Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 11 08:31:31 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   750 |
|    Minimum number of control sets                        |   750 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1950 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   750 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |   144 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |   154 |
| >= 10 to < 12      |    27 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |    11 |
| >= 16              |   324 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             697 |          266 |
| No           | No                    | Yes                    |            1025 |          390 |
| No           | Yes                   | No                     |            1106 |          417 |
| Yes          | No                    | No                     |            5236 |         1869 |
| Yes          | No                    | Yes                    |            4928 |         2133 |
| Yes          | Yes                   | No                     |            4682 |         1184 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                   Clock Signal                                                                  |                                                                                                                                         Enable Signal                                                                                                                                         |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                    | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                                                                                                                                 | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                        |                1 |              1 |         1.00 |
| ~design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/csb_reset                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/push                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_data_V_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_last_V_U/B_V_data_1_load_A                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                                 | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/push                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_last_V_U/B_V_data_1_load_B                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/getinstream_U0_kernel_mode_c_write                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/_zz_iBus_rsp_valid                                                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                         |                1 |              3 |         3.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                                          | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/csb_reset                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_3                                                                                                                                                                                                               | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                         | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__2_n_3                                                                                                                                                                                                  | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                                       | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__7_n_3                                                                                                                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_sync_fifo0__0                                                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo0__0                                                                                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo0__0                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_upsb/rx_sync_fifo0__0                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo0__0                                                                                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_11[0]                                                                                                              | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo0__0                                                                                                                                                                                                                  | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_sync_fifo0__0                                                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                                        | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_sync_fifo0__0                                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0      |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                            |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__1_n_3                                                                                                                                                                                                               | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/litespi_state_reg[3][0]                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/E[0]                                                                                                                                                                                                                                 | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/reset_reg_reg_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/axi_wstrb_o_reg[0]_12[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/dbg_uart_tx_tick                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/flash_csb_core                                                                                                                                                                                                                                 | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/SS[0]                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/housekeeping/xfer_count[3]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/uart_phy_tx_tick                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/p_57_in                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/wb_fsm_reg_reg[0]                                                                                                                                                                                              | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/reset_reg_reg_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/E[0]                                                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/TH_reg                                                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_AS/TH_reg[3]_i_2_n_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_CSR_WRITE_OPCODE_reg_0[0]                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                                | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_25[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/raddr[3]_i_1_n_0                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/axi_reset_m_n_0[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1019                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/output_pin_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_0                                                                                                                                                                                         | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/mOutPtr[4]_i_1_n_0                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_2[0]                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                                                      | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/user_resp/mOutPtr[4]_i_1__7_n_0                                                                                                                                                                                                     | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_21[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__3_n_0                                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[4]_0[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_4[1]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[4]_1[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[4]_2[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[5][1]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[5]_0[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_9[1]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_16[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_8[1]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_write_reg[1]                                                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_10[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                  | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wrstb_reg_2[1]                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[4][1]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[0]_0[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wrstb_reg_3[1]                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wrstb_reg_4[1]                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_3[1]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_17[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_15[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_5[1]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_11[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_13[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_22[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/Q[0]                                                                                                                                                                                                                                     | design_1_i/ps_axil_0/inst/PL_AS/TH_reg[3]_i_2_n_0                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_0[1]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/m_axis_tupsb_reg[4]_i_1_n_0                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AS/TH_reg[3]_i_2_n_0                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_24[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[1]_0                                                                                                                                                                      |                2 |              5 |         2.50 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo0__0                                                                                                                                                                                          | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              5 |         2.50 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_sync_fifo0__0                                                                                                                                                                                                                         | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__2_n_3                                                                                                                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/flash_clk_BUFG                                                                        | design_1_i/spiflash_0/inst/spi_addr[15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_18[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_20[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_readable_reg[0]                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_12[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                  | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_7[1]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[2][1]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[0][1]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_2[1]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_14[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_19[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_6[1]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__3_n_3                                                                                                                                                                                                | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_1[1]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_23[1]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_ps_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/ar_hs                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in                                                                                                                                                                                                                                   | design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/rst_ps7_0_10M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_10M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_dx_rsci_inst/EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp_inst/reg_rst_reg_rep__1[0]                              | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mode_lpi_1_dfm_reg_0[0]                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_11[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/push                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_9[0]                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/Q[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140/WEBWE[0]                                                                                                                                                          | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_write_reg_0                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_0[0]                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[5]_i_1_n_0                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr0                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_18[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_15[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_16[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                5 |              6 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/output_pin_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                                     | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140/full_n_reg_0[0]                                                                                                                                                   | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/axi_awaddr_o_reg[3]_0[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/housekeeping/wbbd_addr[6]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/reset_reg_reg_0                                                                                                                                                                                                      |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/axi_awaddr_o_reg[3]_1[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/WEBWE[0]                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/r_ptr0                                                                                                                                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/enable_la_reg                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[6]_i_1__0_n_0                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                                | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/predata[6]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/csb_reset                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/axi_awaddr_o_reg[2]_2[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/waddr                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_0[0]                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_run_fsm_inst/E[0]                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                                     | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/csrbank9_mosi0_re                                                                                                                                                                                              | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_0                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_pix_in_rsci_inst/EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp_inst/MROW_stage_0_reg[0]                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                                 | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[10]_1[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/E[0]                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/spi_master_mosi_data[7]_i_1_n_0                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/axi_reset_m_n_0[0]                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/rd_ptr_reg                                                                                                                                                                                                                                                    | design_1_i/ps_axil_0/inst/PL_AS/TH_reg[3]_i_2_n_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/push_0                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln30_reg_4550                                                                                                                                                        | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln30_reg_455[15]_i_1_n_3                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln30_reg_4550                                                                                                                                                        | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln30_reg_455[7]_i_1_n_3                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln30_reg_4550                                                                                                                                                        | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln30_reg_455[63]_i_1_n_3                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln32_reg_4440                                                                                                                                                        | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln32_reg_444[15]_i_1_n_3                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_0                                                                                                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/spi_master_miso_latch                                                                                                                                                                                                                          | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln32_reg_4440                                                                                                                                                        | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln32_reg_444[7]_i_1_n_3                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln32_reg_4440                                                                                                                                                        | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln32_reg_444[63]_i_1_n_3                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/spi_master_clk_rise                                                                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/uart_rx_fifo_rdport_re                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_run_fsm_inst/E[0]                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[2]_7[0]                                                                                                                                                                           | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dy_rsci_inst/EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp_inst/reg_rst_reg_rep__4                                 | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_9[0]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_18[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[10]_2[0]                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[9]_5                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                       |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_8[0]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                             |                1 |              8 |         8.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wrstb_reg_3[0]                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/addr[7]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/csb_reset                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_11[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_3[0]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_10[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/E[0]                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/enable_la_reg                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_write_reg[0]                                                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wrstb_reg_2[0]                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_sequential_wbbd_state_reg[0]_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_dx_rsci_inst/EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp_inst/HROW_stage_0_2_reg_0[0]                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_sequential_wbbd_state_reg[2]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_21[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_sequential_wbbd_state_reg[0]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_20[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_sequential_wbbd_state_reg[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                 |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_4[0]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_6[0]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wrstb_reg_4[0]                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_0[0]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_22[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_23[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_7[0]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[2][0]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_13[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[4]_2[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[4]_1[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                       |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[4]_0[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_15[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_2[0]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[4][0]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[5][0]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[0]_0[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[0][0]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_14[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_19[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
| ~design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/flash_clk_BUFG                                                                        |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/flash_csb                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/E[0]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/enable_la_reg                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/flash_clk_BUFG                                                                        | design_1_i/spiflash_0/inst/spi_cmd[7]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/flash_clk_BUFG                                                                        | design_1_i/spiflash_0/inst/spi_addr[7]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_17[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_16[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/housekeeping/wbbd_data[7]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/reset_reg_reg_0                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/axi_wstrb_o_reg[0]_1                                                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_5[0]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wbbd_addr_reg[5]_0[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_12[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_24[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/axi_wstrb_o_reg[0]_0                                                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/FSM_onehot_state_reg[3]_1[0]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/full_n_reg_0[0]                                                                                                                                                                                          | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[8]_i_1__2_n_3                                                                                                                                                                                               | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/p_16_in                                                                                                                                                                                                                          | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_start                                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/dout_vld_reg_0[0]                                                                                                                                                                                                                | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/mgmtsoc_litespimmap_burst_cs_litespi_next_value01                                                                                                                                                                                              | design_1_i/caravel_0/inst/caravel_top/soc/core/mgmtsoc_litespimmap_count[8]_i_1_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                                                                                            | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_start                                                                                                                                                                                           | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_start                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/inverse_lpi_1_dfm_1_reg_rep__3[0]                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/uart_rx_fifo_rdport_re                                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_run_fsm_inst/FSM_sequential_state_var_reg[0]_0[0]                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG                                                                                  |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_run_fsm_inst/E[0]                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_run_fsm_inst/reg_rst_reg_rep__1[0]                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/i_fu_100[8]_i_2_n_3                                                                                                                                                     | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2][0]                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_start                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_start                                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_start                                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start                                                                                                                                                                                                                                 | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_upsb/rx_start                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_start                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/p_14_in                                                                                                                                                                                                                    | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/axi_reset_m_n_1[0]                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_6[0]                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/we                                                                                                                                                                      | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/In_copy/In_copy_run_inst/In_copy_run_run_fsm_inst/FSM_sequential_state_var_reg[1]_0[0]                                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[0]_1[0]                                                                                                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dat_in_rsci_inst/EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp_inst/VROW_stage_0_2_reg                     | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/E[0]                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/we                                                                                                                                                                                                                                  | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_72_1_fu_93/we                                                                                                                                                                                                    | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_7[0]                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                7 |             10 |         1.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_7[0]                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_2[0]                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               10 |             10 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/housekeeping/xfer_state__0[1]                                                                                                                                                                                                                           | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/reset_reg_reg_0                                                                                                                                                                                                      |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_72_1_fu_93/E[0]                                                                                                                                                                                                  | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/E[0]                                                                                                                                                                    | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/mOutPtr[10]_i_1_n_3                                                                                                                                                                                                              | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/flash_clk_BUFG                                                                        |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/flash_csb                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_4[0]                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               10 |             11 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/reg_out1_rsci_iswt0_cse_reg_0[0]                                                                                                                                          | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             12 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/rd_state_reg[0]                                                                                                                                                                                                                 | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                  |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_19[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_14[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                7 |             12 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/flash_clk_BUFG                                                                        | design_1_i/spiflash_0/inst/sel                                                                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/soc/core/flash_csb                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/csb_reset                                                                                                                                                                                                            |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                             |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/I291                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |             14 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                7 |             14 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/I288                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |             14 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/I289                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |             14 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                6 |             14 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/I290                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |             14 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/r_ls_rw_addr0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/r_ls_rw_addr0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/ps_axi_request_reg[0]                                                                                                                                                                                                                                         | design_1_i/ps_axil_0/inst/PL_IS/axi_reset_n_0                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln32_reg_4440                                                                                                                                                        | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln32_reg_444[31]_i_1_n_3                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln30_reg_4550                                                                                                                                                        | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln30_reg_455[31]_i_1_n_3                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_3[0]                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/axi_arvalid_o_i_1_n_0                                                                                                                                                                                                           | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/spi_master_clk_divider1[0]_i_1_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/ps_axi_request_rw_reg[0]                                                                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/PL_IS/axi_reset_n_0                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/axi_awvalid_o_i_1_n_0                                                                                                                                                                                                           | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                             |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_20[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rData_address_reg[4][0]                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                   |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                             |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage[127]_i_2_0[0]                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[10]_3                                                                                                                                                                     |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                                                                                                                                                                                  |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/axi_reset_n_0                                                                                                                                                                                                                                 |               12 |             19 |         1.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/sel                                                                                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/soc/core/dbg_uart_count[0]_i_1_n_0                                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/count_reg_15_sn_1                                                                                                                                                                                              | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_1                                                                                                                                                                                  |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             21 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             21 |         3.00 |
|  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/flash_clk_BUFG                                                                        | design_1_i/spiflash_0/inst/write_addr                                                                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/soc/core/flash_csb                                                                                                                                                                                                                      |               10 |             21 |         2.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_21[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               13 |             23 |         1.77 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/la_enable_reg[0]                                                                                                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/enable_la_reg                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_dx_rsci_inst/EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp_inst/E[0]                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln30_reg_4550                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/axi_awaddr_o_reg[3]_2[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/E[0]                                                                                                                                                                                                           | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/shl_ln32_reg_4440                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                         |                                                                                                                                                                                                                                                                               |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/m_in_15_1_lpi_1_dfm_1_1                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/housekeeping/serial_data_staging_1[12]_i_1_n_0                                                                                                                                                                                                          | design_1_i/caravel_0/inst/caravel_top/housekeeping/oe_n1                                                                                                                                                                                                                      |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             26 |         2.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               16 |             26 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/ar_hs                                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_dx_rsci_inst/EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp_inst/HROW_stage_0_2_reg[0]                              | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                4 |             27 |         6.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/p_57_in                                                                                                                                                                                                                        |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/when_IBusCachedPlugin_l250                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/r_ss_rw_addr0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/f_axi_request_add[28]_i_1_n_0                                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[7]_i_1_n_3                                                                                                                                                                                                    | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                7 |             30 |         4.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_words_count[7]_i_4_n_0                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                9 |             30 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/when_Pipeline_l124_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             30 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_773_reg[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               10 |             30 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             30 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140/i_fu_62[30]_i_2_n_0                                                                                                                                               | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/ap_CS_fsm_state2                                                                                                                                                                                                                       | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/count_3_reg_456[31]_i_1_n_3                                                                                                                                                                                            |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/ap_CS_fsm_state5                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/lshr_ln148_1_reg_4700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/lshr_ln39_1_reg_4100                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                            | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/wb_axi_request_add[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/reset_reg_reg_0                                                                                                                                                                                                      |               11 |             31 |         2.82 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/int_outbuf[63]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/int_s2m_len[31]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/mb_regs[2][31]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/mb_regs[3][31]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/int_pattern[31]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/int_outbuf[31]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_reset_storage[1]_i_2_1[0]                                                                                                                                                              |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/mb_regs[4][31]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_ps_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]                                                                                                                              | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/flow_control_loop_pipe_sequential_init_U/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/In_copy/In_copy_run_inst/In_copy_run_run_fsm_inst/reg_ap_start_rsci_iswt0_cse_reg[0]                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in3_out                                                                                                                                                                                                                              | design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/mb_regs[1][31]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/mb_regs[0][31]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1[31]_i_1_n_0                                                                                                   | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_2_1[0]                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/a_fu_86                                                                                                                                                                  | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/flow_control_loop_pipe_sequential_init_U/clear                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_3_0[0]                                                                                                                                                                   |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/flow_control_loop_pipe_sequential_init_U/icmp_ln128_reg_500_pp0_iter11_reg_reg[0]                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[9]                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg_0[0]                                                                                                          | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/streamtoparallelwithburst_U0_out_memory_read                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/f_axi_rdata                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/mb_regs[1][31]_i_1_n_0                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/mb_regs[4][31]_i_1_n_0                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/r_ss_wdata0                                                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/r_ss_wdata[31]_i_1_n_0                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/r_lm_rs_data0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/wb_axi_rdata[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/wbs_rdata_o[31]_i_1_n_0                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/reset_reg_reg_0                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/wb_axi_wdata[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/reset_reg_reg_0                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/mb_regs[3][31]_i_1_n_0                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/mb_regs[5][31]_i_1_n_0                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/r_ss_rw_addr0                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/r_ss_rw_addr[27]_i_1_n_0                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/mb_regs[6][31]_i_1_n_0                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/axi_awaddr_o_reg[2]_0[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/mb_regs[7][31]_i_1_n_0                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/mb_regs[5][31]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/mb_regs[0][31]_i_1_n_0                                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/data_out_odd_l[31]_i_1__0_n_0                                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/enable_la_reg                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/r_ss_wdata0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/FSM_sequential_axi_fsm_reg_reg[1]_1[0]                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_IS/axi_reset_n_0                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_dx_rsci_inst/EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp_inst/HCOL_if_slc_operator_11_true_acc_8_svs_1_reg[0]    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/mb_regs[7][31]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_pix_in_rsci_inst/EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp_inst/pix_in_rsci_idat_bfwt[31]_i_1_n_0      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dat_in_rsci_inst/EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp_inst/dat_in_rsci_idat_bfwt_31_0[31]_i_1_n_0 | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dat_in_rsci_inst/EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp_inst/VROW_stage_0_1_reg[0]                  | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dat_in_rsci_inst/EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp_inst/E[0]                                   | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dat_in_rsci_inst/EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp_inst/reg_rst_reg_rep[0]                     | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/mb_regs[6][31]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[2]_4[0]                                                                                                                                                                           | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_72_1_fu_93/in_len_V_fu_58                                                                                                                                                                                        | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_72_1_fu_93/flow_control_loop_pipe_sequential_init_U/grp_getinstream_Pipeline_VITIS_LOOP_72_1_fu_93_ap_start_reg_reg                                                                              |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/mgmtsoc_bus_errors                                                                                                                                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_72_1_fu_93/count_fu_540                                                                                                                                                                                          | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_72_1_fu_93/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_72_1_fu_93/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/CsrPlugin_hadException                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/DebugPlugin_busReadDataReg[31]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/int_s2mbuf[31]_i_1_n_3                                                                                                                                                                                                                              | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg[3]                                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg[2]                                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg[1]                                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg[0]                                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_reset_storage[1]_i_2_0[0]                                                                                                                                                                              | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg_0[0]                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_0[0]                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_2_0[0]                                                                                                                                                                              | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_3_0[3]                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/p_6_in                                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/final_s2m_len_V0                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/ap_CS_fsm_state2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/a_fu_92[0]_i_1_n_3                                                                                                                                                      | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/in_len_V00_out                                                                                                                                                                                | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/in_len_V0                                                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/ap_phi_reg_pp0_iter12_phi_ln104_reg_195[31]_i_1_n_3                                                                                                                     |                                                                                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/add_ln132_reg_5090                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/B_V_data_1_payload_A[31]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/int_s2mbuf[63]_i_1_n_3                                                                                                                                                                                                                              | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/ps_axi_request_add[31]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/PL_IS/axi_reset_n_0                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/mgmtsoc_update_value_re                                                                                                                                                                                                                        | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/mgmtsoc_litespisdrphycore_sr_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/int_m2sbuf[31]_i_1_n_3                                                                                                                                                                                                                              | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/int_m2sbuf[63]_i_1_n_3                                                                                                                                                                                                                              | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_3_0[1]                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_hadException_reg[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_3008_reg[0]                                                                                                                                                                              | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_1[0]                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_1[1]                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_1[2]                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_1[3]                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_3_0[2]                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_2[0]                                                                                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_3_0[0]                                                                                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/Q[1]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/aa_cfg_rdata_o[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/a_load_2_reg_504[31]_i_1_n_3                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/s_axi_rdata_o[31]_i_1_n_0                                                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/PL_IS/axi_reset_n_0                                                                                                                                                                                                                                 |               12 |             33 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_pix_in_rsci_inst/EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp_inst/E[0]                                   | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               24 |             34 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_72_1_fu_93/ap_block_pp0_stage0_subdone                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             35 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               18 |             35 |         1.94 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             35 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                8 |             35 |         4.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_index_const_10_lpi_2_dfm                                                                                                                | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                9 |             35 |         3.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/ps_axi_wdata[31]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/PL_IS/axi_reset_n_0                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/data_out_odd_l[49]_i_1_n_0                                                                                                                                                                                                 | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               20 |             36 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/dy_chan_cns_pipe/FIFO/FIFO_REG.GEN_REGS[1].STATREG/E[0]                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/dy_chan_cns_pipe/FIFO/FIFO_REG.GEN_REGS[0].STATREG/E[0]                                                                                                                    | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               13 |             36 |         2.77 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/r_ls_wstrb0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |             36 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/f_axi_wstrb                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                5 |             36 |         7.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/r_ls_wstrb0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             36 |         2.77 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/E[0]                                                                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/PL_IS/axi_reset_n_0                                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |               15 |             37 |         2.47 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               19 |             37 |         1.95 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_CFG_CTRL0/axi_wvalid_o_i_1_n_0                                                                                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               12 |             37 |         3.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_vexriscv_transfer_complete_reg                                                                                                                                                                         | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |                7 |             38 |         5.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/w_ptr0                                                                                                                                                                                                                | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/enable_la_reg                                                                                                                                                                                         |                9 |             39 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/In_copy/In_copy_run_inst/In_copy_run_run_fsm_inst/E[0]                                                                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               24 |             39 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/E[0]                                                                                                                                                                                                                                           | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |               16 |             42 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                9 |             44 |         4.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               18 |             45 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/E[0]                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                9 |             46 |         5.11 |
| ~design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                        |               14 |             46 |         3.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             47 |         4.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/Q[1]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             48 |         4.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[15][49]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               24 |             50 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[0][49]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               30 |             50 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[12][49]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               27 |             50 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[13][49]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               30 |             50 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[9][49]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               45 |             50 |         1.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[14][49]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               24 |             50 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[8][49]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               36 |             50 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[4][49]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               29 |             50 |         1.72 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[1][49]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               29 |             50 |         1.72 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[7][49]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               34 |             50 |         1.47 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[6][49]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               32 |             50 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[5][49]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               32 |             50 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[2][49]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               28 |             50 |         1.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[3][49]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               29 |             50 |         1.72 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[11][49]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               24 |             50 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[10][49]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               33 |             50 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_14[0]                                                                                                              | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               49 |             50 |         1.02 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_12[0]                                                                                                              | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               49 |             50 |         1.02 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_1[0]                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               50 |             51 |         1.02 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_out1_rsci_iswt0_cse_reg_0[0]                                                                                                                   | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               42 |             51 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_12[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               34 |             51 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             52 |         5.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             52 |         4.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_3[0]                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               44 |             52 |         1.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                               | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                8 |             52 |         6.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             52 |         4.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             52 |         5.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/E[0]                                                                                                                                                                                                                                 | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               10 |             52 |         5.20 |
| ~design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0                                                                                                                                                                                                               |                9 |             52 |         5.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                9 |             52 |         5.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/wreq_handling_reg[0]                                                                                                                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                8 |             52 |         6.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_5[0]                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               50 |             53 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_53                                                                                     | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               23 |             53 |         2.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_AS/TH_reg[3]_i_2_n_0                                                                                                                                                                                                                             |               22 |             55 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[2]_0[0]                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               29 |             56 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/Q[0]                                                                                                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               23 |             56 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_10[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               15 |             57 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_13[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               25 |             57 |         2.28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mode_lpi_1_dfm_reg[0]                                                                                                                              | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               41 |             58 |         1.41 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_17[0]                                                                                                                      | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               50 |             58 |         1.16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                                            | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |               10 |             61 |         6.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/trunc_ln91_3_reg_5240                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             61 |         3.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/trunc_ln30_1_reg_4390                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               16 |             61 |         3.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/trunc_ln91_2_reg_5290                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             61 |         3.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/trunc_ln3_reg_4340                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             61 |         4.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                9 |             62 |         6.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             62 |         6.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/trunc_ln_reg_2790                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/p_6_in                                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/streamtoparallelwithburst_U0_out_memory_read                                                                                                                                                                    |               16 |             62 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/p_16_in                                                                                                                                                                                                                          | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |               11 |             62 |         5.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/E[0]                                                                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                9 |             62 |         6.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/push                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             62 |         6.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                                                                                            | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |               11 |             62 |         5.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               18 |             63 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/shiftReg_ce                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               18 |             63 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                              | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |               14 |             63 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               19 |             63 |         3.32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/p_14_in                                                                                                                                                                                                                    | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               11 |             63 |         5.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               15 |             63 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |               20 |             63 |         3.15 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_out1_rsci_iswt0_cse_reg[0]                                                                                                                     | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               45 |             64 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/gmem1_addr_1_read_reg_546[63]_i_1_n_3                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             64 |         5.82 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/sel                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/flow_control_loop_pipe_sequential_init_U/internal_empty_n_reg[0]                                                                                                         |                                                                                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/s2m_len_c_U/U_ladmatr_fifo_w32_d2_S_ram/shiftReg_ce                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               13 |             64 |         4.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/gmem1_addr_read_reg_551[63]_i_1_n_3                                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             64 |         4.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dy_rsci_inst/EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp_inst/E[0]                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               30 |             64 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_onehot_state_reg[2]_8[0]                                                                                                                       | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               40 |             64 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/FSM_onehot_Out_state_reg[3][0]                                                                                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               18 |             64 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/inverse_lpi_1_dfm_1_reg_rep__0[0]                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               40 |             64 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_pix_in_rsci_inst/EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp_inst/not_96                                 | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |                9 |             64 |         7.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/E[0]                                                                                                                                                                                                  | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               13 |             64 |         4.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               18 |             65 |         3.61 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               14 |             65 |         4.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             65 |         4.06 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               12 |             67 |         5.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_1                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               11 |             67 |         6.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/dBus_cmd_ready                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               26 |             67 |         2.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                9 |             68 |         7.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               18 |             68 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               19 |             68 |         3.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             68 |         7.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_run_fsm_inst/reg_rst_reg_rep__4[0]                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               19 |             68 |         3.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               21 |             68 |         3.24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_run_fsm_inst/HROW_stage_0_2_reg[0]                                                                            | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               15 |             68 |         4.53 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               14 |             69 |         4.93 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                                                     | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |               12 |             69 |         5.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_pix_in_rsci_inst/EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp_inst/reg_dat_out_rsci_iswt0_cse             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               34 |             69 |         2.03 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                       | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |                9 |             69 |         7.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               22 |             69 |         3.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             69 |         7.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/sram_read_flag                                                                                                                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               30 |             72 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               22 |             72 |         3.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                      | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |               15 |             73 |         4.87 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                           |               19 |             73 |         3.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               19 |             74 |         3.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/enable_la_reg                                                                                                                                                                                         |               29 |             78 |         2.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               20 |             79 |         3.95 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               21 |             88 |         4.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               26 |             88 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter11_reg_reg__0_0                                                                                     | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/ap_NS_fsm14_out                                                                                                                                                                                                        |               20 |             91 |         4.55 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               28 |             91 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                     | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               18 |             92 |         5.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               25 |             92 |         3.68 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               21 |             92 |         4.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               12 |             94 |         7.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               12 |             94 |         7.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/Q[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               18 |             96 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/ap_CS_fsm_state3                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               27 |            100 |         3.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_lpi_3_dfm_51                                                                                                                 | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               65 |            102 |         1.57 |
| ~design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o_BUFG[13]                                                                 |                                                                                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/axis_rst_n_0                                                                                                                                                                                               |               19 |            104 |         5.47 |
| ~design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out_BUFG[13]                                                                                      |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_1                                                                                                                                                                                        |               20 |            104 |         5.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva[105]_i_1_n_0                                                                                                              | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |               46 |            106 |         2.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |              113 |            113 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                                          | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |               27 |            124 |         4.59 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                                                        | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |               24 |            124 |         5.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               49 |            127 |         2.59 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                                                                  | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               34 |            134 |         3.94 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/soc/core/int_rst                                                                                                                                                                                                                        |               59 |            172 |         2.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/ap_CS_fsm_state3                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               52 |            187 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0                                                                                                                                                                               |               72 |            189 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               | design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2                                                                                                                                                                                        |              154 |            241 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |              146 |            584 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |              268 |            711 |         2.65 |
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


