// Seed: 2346107773
module module_0 (
    output wor id_0,
    input wor id_1,
    output wand id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5
    , id_12,
    output wand id_6,
    output supply0 id_7,
    input supply1 id_8,
    output wor id_9,
    output tri id_10
);
  logic id_13;
  assign id_13 = -1;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd15
) (
    output supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    output wand id_4,
    output wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wor id_8,
    output wor id_9,
    output uwire id_10,
    output wor id_11,
    input tri1 id_12,
    input wand _id_13,
    input supply0 id_14,
    output wor id_15,
    input wor id_16,
    output uwire id_17,
    input wand id_18
    , id_20
);
  wire id_21;
  assign id_9 = id_18 ? 1 : id_20;
  wire ["" : id_13] id_22;
  module_0 modCall_1 (
      id_0,
      id_16,
      id_15,
      id_8,
      id_8,
      id_8,
      id_15,
      id_2,
      id_16,
      id_17,
      id_15
  );
endmodule
