#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr 17 22:57:06 2022
# Process ID: 13540
# Current directory: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8516 C:\Users\smn90\Desktop\Ultrasonic\v1.1\Vivado\Ultrasonicv2.0\Ultrasonicv2.0.xpr
# Log file: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/vivado.log
# Journal file: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 742.352 ; gain = 111.113
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 820.926 ; gain = 14.516
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367162A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1903.758 ; gain = 1082.832
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/top_ultrasonic.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/top_ultrasonic.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-3
Top: top_ultrasonic
INFO: [Device 21-403] Loading part xc7z020clg400-3
WARNING: [Synth 8-2292] literal value truncated to fit in 18 bits [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:14]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2362.441 ; gain = 182.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_ultrasonic' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/measurement.v:1]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/measurement.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:1]
	Parameter AB bound to: 18'b001001001111100000 
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-13540-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-13540-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clock' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:35]
INFO: [Synth 8-6155] done synthesizing module 'top_ultrasonic' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2401.680 ; gain = 222.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2419.609 ; gain = 239.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2419.609 ; gain = 239.969
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ultrasonic_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ultrasonic_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'Y[6]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'Y[5]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'Y[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'Y[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'Y[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'Y[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:11]
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'Y[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'Y[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'Y[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'Y[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'Y[5]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'Y[6]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:31]
WARNING: [Vivado 12-584] No ports matched 's_rst_n'. [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc:32]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_2/new/nnn.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ultrasonic_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2568.465 ; gain = 388.824
18 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2568.465 ; gain = 636.664
startgroup
set_property package_pin "" [get_ports [list  {sel_bit[1]}]]
place_ports {sel_bit[0]} N18
endgroup
place_ports {sel_bit[1]} R17
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Apr 17 23:02:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/top_ultrasonic.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203367162A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367162A
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/top_ultrasonic.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.runs/impl_1/top_ultrasonic.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203367162A
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 23:07:35 2022...
