(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2022-04-05T00:05:09Z")
 (DESIGN "RPI_PSOC5_RPI_SPI8_CARD_TEST")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "RPI_PSOC5_RPI_SPI8_CARD_TEST")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb SCL0\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL0\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA0\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA0\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ord_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_EEPROM\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C1\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C1\:bI2C_UDB\:Shifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI_ADDR\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT IO_10\(0\).pad_out IO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_11\(0\).pad_out IO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_17\(0\).pad_out IO_17\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_22\(0\).pad_out IO_22\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_27\(0\).pad_out IO_27\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_8\(0\).pad_out IO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\).pad_out LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:Net_643_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:Shifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:bus_busy_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:clk_eq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:clkgen_tc2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:lost_arb_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_reset\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_state_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:scl_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:scl_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:sda_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:sda_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:sda_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:sda_x_wire\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_2 LED\(0\).pin_input (7.830:7.830:7.830))
    (INTERCONNECT Net_1302.q IO_8\(0\).pin_input (6.409:6.409:6.409))
    (INTERCONNECT Net_1302.q Net_1302.main_3 (2.301:2.301:2.301))
    (INTERCONNECT IO_9\(0\).fb \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.route_si (6.395:6.395:6.395))
    (INTERCONNECT IO_9\(0\).fb \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.route_si (6.400:6.400:6.400))
    (INTERCONNECT Net_1310.q IO_11\(0\).pin_input (7.082:7.082:7.082))
    (INTERCONNECT Net_1311.q IO_10\(0\).pin_input (7.726:7.726:7.726))
    (INTERCONNECT Net_1311.q Net_1311.main_0 (3.798:3.798:3.798))
    (INTERCONNECT \\SPI_ADDR\:Sync\:ctrl_reg\\.control_1 IO_27\(0\).pin_input (7.302:7.302:7.302))
    (INTERCONNECT \\SPI_ADDR\:Sync\:ctrl_reg\\.control_2 IO_17\(0\).pin_input (7.364:7.364:7.364))
    (INTERCONNECT \\SPI_ADDR\:Sync\:ctrl_reg\\.control_0 IO_22\(0\).pin_input (5.923:5.923:5.923))
    (INTERCONNECT \\USBUART\:USB\\.sof_int \\USBUART\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT SCL0\(0\).pad_out SCL0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL1\(0\).pad_out SCL1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA0\(0\).pad_out SDA0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA1\(0\).pad_out SDA1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL1\(0\).fb SCL1\(0\)_SYNC.in (6.654:6.654:6.654))
    (INTERCONNECT SCL1\(0\)_SYNC.out \\I2C1\:bI2C_UDB\:clk_eq_reg\\.main_1 (2.313:2.313:2.313))
    (INTERCONNECT SCL1\(0\)_SYNC.out \\I2C1\:bI2C_UDB\:scl_in_reg\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT SDA1\(0\).fb SDA1\(0\)_SYNC.in (5.543:5.543:5.543))
    (INTERCONNECT SDA1\(0\)_SYNC.out \\I2C1\:bI2C_UDB\:sda_in_reg\\.main_0 (2.262:2.262:2.262))
    (INTERCONNECT SDA1\(0\)_SYNC.out \\I2C1\:bI2C_UDB\:status_1\\.main_8 (2.262:2.262:2.262))
    (INTERCONNECT \\I2C1\:Net_643_3\\.q SCL1\(0\).pin_input (5.487:5.487:5.487))
    (INTERCONNECT \\I2C1\:Net_643_3\\.q \\I2C1\:bI2C_UDB\:clk_eq_reg\\.main_0 (4.132:4.132:4.132))
    (INTERCONNECT \\I2C1\:Net_643_3\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_8 (5.046:5.046:5.046))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:StsReg\\.interrupt \\I2C1\:I2C_IRQ\\.interrupt (7.498:7.498:7.498))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:bus_busy_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_6 (2.245:2.245:2.245))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clk_eq_reg\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_6 (3.623:3.623:3.623))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.cl1_comb \\I2C1\:Net_643_3\\.main_0 (2.895:2.895:2.895))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:Net_643_3\\.main_7 (8.135:8.135:8.135))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:clkgen_tc2_reg\\.main_1 (9.781:9.781:9.781))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_7 (9.264:9.264:9.264))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_6 (6.800:6.800:6.800))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_7 (10.840:10.840:10.840))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_10 (4.499:4.499:4.499))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_7 (10.842:10.842:10.842))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_4 (9.264:9.264:9.264))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_10 (12.101:12.101:12.101))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_10 (6.800:6.800:6.800))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_10 (9.781:9.781:9.781))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_7 (8.474:8.474:8.474))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc2_reg\\.q \\I2C1\:sda_x_wire\\.main_10 (2.299:2.299:2.299))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.main_0 (2.902:2.902:2.902))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C1\:bI2C_UDB\:cs_addr_clkgen_1\\.main_0 (2.902:2.902:2.902))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C1\:bI2C_UDB\:cs_addr_shifter_0\\.main_0 (2.902:2.902:2.902))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cnt_reset\\.q \\I2C1\:Net_643_3\\.main_8 (3.817:3.817:3.817))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cnt_reset\\.q \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.main_2 (3.798:3.798:3.798))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cnt_reset\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_1\\.main_1 (3.798:3.798:3.798))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cnt_reset\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_0\\.main_3 (3.798:3.798:3.798))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_1 \\I2C1\:bI2C_UDB\:m_reset\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2C1\:bI2C_UDB\:m_state_3\\.main_2 (2.315:2.315:2.315))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_2 (3.240:3.240:3.240))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_3 (2.631:2.631:2.631))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_2 (4.342:4.342:4.342))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C1\:bI2C_UDB\:m_state_4\\.main_0 (4.914:4.914:4.914))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C1\:sda_x_wire\\.main_1 (4.914:4.914:4.914))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_2 (5.174:5.174:5.174))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_1 (6.318:6.318:6.318))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C1\:bI2C_UDB\:m_state_3\\.main_1 (6.595:6.595:6.595))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_1 (6.327:6.327:6.327))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_1 (2.783:2.783:2.783))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_0 (3.884:3.884:3.884))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C1\:bI2C_UDB\:m_state_3\\.main_0 (2.795:2.795:2.795))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_0 (3.893:3.893:3.893))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_7 \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.q \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_0 (3.605:3.605:3.605))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_clkgen_1\\.q \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_1 (2.913:2.913:2.913))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_shifter_0\\.q \\I2C1\:bI2C_UDB\:Shifter\:u0\\.cs_addr_0 (5.573:5.573:5.573))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C1\:bI2C_UDB\:Shifter\:u0\\.cs_addr_1 (3.929:3.929:3.929))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C1\:bI2C_UDB\:lost_arb_reg\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_1 (3.392:3.392:3.392))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_1 (3.373:3.373:3.373))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:bI2C_UDB\:lost_arb_reg\\.main_2 (4.696:4.696:4.696))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_11 (3.243:3.243:3.243))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_11 (7.468:7.468:7.468))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_11 (4.129:4.129:4.129))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_11 (6.883:6.883:6.883))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:sda_x_wire\\.main_9 (7.868:7.868:7.868))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:Net_643_3\\.main_6 (5.017:5.017:5.017))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_5 (7.301:7.301:7.301))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.main_1 (7.274:7.274:7.274))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:clkgen_tc2_reg\\.main_0 (5.548:5.548:5.548))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:lost_arb_reg\\.main_1 (4.280:4.280:4.280))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_6 (7.254:7.254:7.254))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_9 (5.224:5.224:5.224))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_6 (7.678:7.678:7.678))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_3 (5.537:5.537:5.537))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_9 (5.534:5.534:5.534))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_9 (5.235:5.235:5.235))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_5 (6.189:6.189:6.189))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_9 (5.548:5.548:5.548))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_6 (5.017:5.017:5.017))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_6 (8.231:8.231:8.231))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_6 (8.231:8.231:8.231))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_7 (7.274:7.274:7.274))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:sda_x_wire\\.main_8 (6.189:6.189:6.189))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:Net_643_3\\.main_5 (8.356:8.356:8.356))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_4 (5.194:5.194:5.194))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_5 (2.977:2.977:2.977))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_5 (7.673:7.673:7.673))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_5 (2.977:2.977:2.977))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_8 (8.228:8.228:8.228))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_5 (2.861:2.861:2.861))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_8 (4.636:4.636:4.636))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_8 (7.673:7.673:7.673))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_4 (5.893:5.893:5.893))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_8 (5.891:5.891:5.891))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_5 (2.979:2.979:2.979))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_5 (2.979:2.979:2.979))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_6 (8.338:8.338:8.338))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:status_4\\.main_4 (7.673:7.673:7.673))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:sda_x_wire\\.main_7 (5.893:5.893:5.893))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0_split\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_8 (3.633:3.633:3.633))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:Net_643_3\\.main_4 (8.141:8.141:8.141))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_3 (5.281:5.281:5.281))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_4 (2.988:2.988:2.988))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_4 (7.040:7.040:7.040))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_4 (2.988:2.988:2.988))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_7 (7.053:7.053:7.053))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_4 (2.989:2.989:2.989))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_7 (5.981:5.981:5.981))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_7 (7.040:7.040:7.040))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_3 (5.988:5.988:5.988))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_7 (4.698:4.698:4.698))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_5 (8.141:8.141:8.141))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_4 (2.871:2.871:2.871))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_4 (2.871:2.871:2.871))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_5 (8.128:8.128:8.128))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:status_4\\.main_3 (7.040:7.040:7.040))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:sda_x_wire\\.main_6 (5.988:5.988:5.988))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:Net_643_3\\.main_3 (7.006:7.006:7.006))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_2 (4.568:4.568:4.568))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_3 (7.059:7.059:7.059))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_3 (5.560:5.560:5.560))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_3 (7.059:7.059:7.059))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_6 (6.119:6.119:6.119))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_3 (6.682:6.682:6.682))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_2 (4.568:4.568:4.568))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_6 (5.130:5.130:5.130))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_6 (5.560:5.560:5.560))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_2 (3.739:3.739:3.739))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_6 (3.750:3.750:3.750))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_4 (7.006:7.006:7.006))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_3 (7.577:7.577:7.577))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_3 (7.577:7.577:7.577))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_4 (7.564:7.564:7.564))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:status_4\\.main_2 (5.560:5.560:5.560))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:sda_x_wire\\.main_5 (3.739:3.739:3.739))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2_split\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_5 (2.307:2.307:2.307))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:Net_643_3\\.main_2 (3.723:3.723:3.723))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_1 (5.023:5.023:5.023))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_2 (7.454:7.454:7.454))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_0\\.main_2 (3.713:3.713:3.713))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_2 (2.814:2.814:2.814))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_2 (7.454:7.454:7.454))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_5 (2.814:2.814:2.814))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_2 (7.461:7.461:7.461))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_1 (5.023:5.023:5.023))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_5 (5.027:5.027:5.027))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_5 (2.814:2.814:2.814))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_5 (6.400:6.400:6.400))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_3 (3.723:3.723:3.723))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_2 (5.911:5.911:5.911))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_2 (5.911:5.911:5.911))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_3 (3.713:3.713:3.713))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:status_4\\.main_1 (2.814:2.814:2.814))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:sda_x_wire\\.main_4 (3.732:3.732:3.732))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:Net_643_3\\.main_1 (7.704:7.704:7.704))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_0 (5.318:5.318:5.318))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_1 (6.122:6.122:6.122))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_0\\.main_1 (7.689:7.689:7.689))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_1 (7.029:7.029:7.029))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_1 (6.122:6.122:6.122))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_4 (7.614:7.614:7.614))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_1 (6.135:6.135:6.135))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_0 (5.318:5.318:5.318))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_4 (4.915:4.915:4.915))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_4 (7.029:7.029:7.029))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_1 (5.880:5.880:5.880))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_4 (6.662:6.662:6.662))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_2 (7.704:7.704:7.704))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_1 (6.123:6.123:6.123))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_1 (6.123:6.123:6.123))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_2 (7.689:7.689:7.689))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:status_4\\.main_0 (7.029:7.029:7.029))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:sda_x_wire\\.main_3 (5.880:5.880:5.880))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4_split\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_6 (2.298:2.298:2.298))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_2 (2.231:2.231:2.231))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2C1\:bI2C_UDB\:status_5\\.main_2 (2.231:2.231:2.231))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_1 (3.360:3.360:3.360))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_6 (2.632:2.632:2.632))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C1\:bI2C_UDB\:scl_in_last2_reg\\.main_0 (3.360:3.360:3.360))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C1\:bI2C_UDB\:status_5\\.main_1 (3.360:3.360:3.360))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_0 (4.853:4.853:4.853))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_reg\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_5 (3.553:3.553:3.553))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_reg\\.q \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.main_0 (3.553:3.553:3.553))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_reg\\.q \\I2C1\:bI2C_UDB\:status_5\\.main_0 (4.853:4.853:4.853))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_4 (2.235:2.235:2.235))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2C1\:bI2C_UDB\:status_5\\.main_4 (2.235:2.235:2.235))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_3 (2.224:2.224:2.224))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C1\:bI2C_UDB\:sda_in_last2_reg\\.main_0 (2.224:2.224:2.224))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C1\:bI2C_UDB\:status_5\\.main_3 (2.224:2.224:2.224))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_reg\\.q \\I2C1\:bI2C_UDB\:Shifter\:u0\\.route_si (4.020:4.020:4.020))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_reg\\.q \\I2C1\:bI2C_UDB\:sda_in_last_reg\\.main_0 (3.486:3.486:3.486))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.so_comb \\I2C1\:sda_x_wire\\.main_2 (2.830:2.830:2.830))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_0\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_0 (3.189:3.189:3.189))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_0\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_0 (2.283:2.283:2.283))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_1\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_1 (4.071:4.071:4.071))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_1\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_0 (2.531:2.531:2.531))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_2\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_2 (3.917:3.917:3.917))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_2\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_0 (2.242:2.242:2.242))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_3\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_3 (3.389:3.389:3.389))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_3\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_0 (2.617:2.617:2.617))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_4\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_4 (2.331:2.331:2.331))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_5\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_5 (3.624:3.624:3.624))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_0 (2.674:2.674:2.674))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_0 (4.314:4.314:4.314))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:m_state_0\\.main_0 (2.674:2.674:2.674))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:m_state_1\\.main_0 (2.700:2.700:2.700))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_3 (3.760:3.760:3.760))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:m_state_3\\.main_3 (4.314:4.314:4.314))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_3 (3.736:3.736:3.736))
    (INTERCONNECT \\I2C1\:sda_x_wire\\.q SDA1\(0\).pin_input (6.795:6.795:6.795))
    (INTERCONNECT \\I2C1\:sda_x_wire\\.q \\I2C1\:sda_x_wire\\.main_0 (3.796:3.796:3.796))
    (INTERCONNECT SCL0\(0\).fb SCL0\(0\)_SYNC.in (8.402:8.402:8.402))
    (INTERCONNECT SCL0\(0\).fb \\I2C_EEPROM\:I2C_FF\\.scl_in (7.749:7.749:7.749))
    (INTERCONNECT SDA0\(0\).fb SDA0\(0\)_SYNC.in (8.413:8.413:8.413))
    (INTERCONNECT SDA0\(0\).fb \\I2C_EEPROM\:I2C_FF\\.sda_in (6.674:6.674:6.674))
    (INTERCONNECT \\I2C_EEPROM\:I2C_FF\\.scl_out SCL0\(0\).pin_input (2.900:2.900:2.900))
    (INTERCONNECT \\I2C_EEPROM\:I2C_FF\\.interrupt \\I2C_EEPROM\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2C_EEPROM\:I2C_FF\\.sda_out SDA0\(0\).pin_input (2.924:2.924:2.924))
    (INTERCONNECT \\SPIM_1\:BSPIM\:cnt_enable\\.q \\SPIM_1\:BSPIM\:BitCounter\\.enable (2.593:2.593:2.593))
    (INTERCONNECT \\SPIM_1\:BSPIM\:cnt_enable\\.q \\SPIM_1\:BSPIM\:cnt_enable\\.main_8 (2.578:2.578:2.578))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_0 \\SPIM_1\:BSPIM\:cnt_enable\\.main_7 (4.251:4.251:4.251))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_0 \\SPIM_1\:BSPIM\:load_cond\\.main_7 (3.593:3.593:3.593))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_0 \\SPIM_1\:BSPIM\:load_rx_data\\.main_4 (7.453:7.453:7.453))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_0 \\SPIM_1\:BSPIM\:rx_status_6\\.main_4 (7.461:7.461:7.461))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_0 \\SPIM_1\:BSPIM\:state_0\\.main_7 (7.461:7.461:7.461))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_0 \\SPIM_1\:BSPIM\:state_1\\.main_7 (7.453:7.453:7.453))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_0 \\SPIM_1\:BSPIM\:state_2\\.main_7 (7.461:7.461:7.461))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_1 \\SPIM_1\:BSPIM\:cnt_enable\\.main_6 (4.390:4.390:4.390))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_1 \\SPIM_1\:BSPIM\:load_cond\\.main_6 (3.601:3.601:3.601))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_1 \\SPIM_1\:BSPIM\:load_rx_data\\.main_3 (7.571:7.571:7.571))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_1 \\SPIM_1\:BSPIM\:rx_status_6\\.main_3 (7.638:7.638:7.638))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_1 \\SPIM_1\:BSPIM\:state_0\\.main_6 (7.638:7.638:7.638))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_1 \\SPIM_1\:BSPIM\:state_1\\.main_6 (7.571:7.571:7.571))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_1 \\SPIM_1\:BSPIM\:state_2\\.main_6 (7.638:7.638:7.638))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_2 \\SPIM_1\:BSPIM\:cnt_enable\\.main_5 (4.165:4.165:4.165))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_2 \\SPIM_1\:BSPIM\:load_cond\\.main_5 (4.129:4.129:4.129))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_2 \\SPIM_1\:BSPIM\:load_rx_data\\.main_2 (7.167:7.167:7.167))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_2 \\SPIM_1\:BSPIM\:rx_status_6\\.main_2 (7.187:7.187:7.187))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_2 \\SPIM_1\:BSPIM\:state_0\\.main_5 (7.187:7.187:7.187))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_2 \\SPIM_1\:BSPIM\:state_1\\.main_5 (7.167:7.167:7.167))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_2 \\SPIM_1\:BSPIM\:state_2\\.main_5 (7.187:7.187:7.187))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_3 \\SPIM_1\:BSPIM\:cnt_enable\\.main_4 (4.065:4.065:4.065))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_3 \\SPIM_1\:BSPIM\:load_cond\\.main_4 (3.432:3.432:3.432))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_3 \\SPIM_1\:BSPIM\:load_rx_data\\.main_1 (7.530:7.530:7.530))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_3 \\SPIM_1\:BSPIM\:rx_status_6\\.main_1 (7.536:7.536:7.536))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_3 \\SPIM_1\:BSPIM\:state_0\\.main_4 (7.536:7.536:7.536))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_3 \\SPIM_1\:BSPIM\:state_1\\.main_4 (7.530:7.530:7.530))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_3 \\SPIM_1\:BSPIM\:state_2\\.main_4 (7.536:7.536:7.536))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_4 \\SPIM_1\:BSPIM\:cnt_enable\\.main_3 (6.265:6.265:6.265))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_4 \\SPIM_1\:BSPIM\:load_cond\\.main_3 (4.709:4.709:4.709))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_4 \\SPIM_1\:BSPIM\:load_rx_data\\.main_0 (8.398:8.398:8.398))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_4 \\SPIM_1\:BSPIM\:rx_status_6\\.main_0 (8.380:8.380:8.380))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_4 \\SPIM_1\:BSPIM\:state_0\\.main_3 (8.380:8.380:8.380))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_4 \\SPIM_1\:BSPIM\:state_1\\.main_3 (8.398:8.398:8.398))
    (INTERCONNECT \\SPIM_1\:BSPIM\:BitCounter\\.count_4 \\SPIM_1\:BSPIM\:state_2\\.main_3 (8.380:8.380:8.380))
    (INTERCONNECT \\SPIM_1\:BSPIM\:load_cond\\.q \\SPIM_1\:BSPIM\:load_cond\\.main_8 (2.306:2.306:2.306))
    (INTERCONNECT \\SPIM_1\:BSPIM\:load_rx_data\\.q \\SPIM_1\:BSPIM\:TxStsReg\\.status_3 (6.586:6.586:6.586))
    (INTERCONNECT \\SPIM_1\:BSPIM\:load_rx_data\\.q \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.f1_load (4.215:4.215:4.215))
    (INTERCONNECT \\SPIM_1\:BSPIM\:load_rx_data\\.q \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.f1_load (4.217:4.217:4.217))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.so_comb Net_1311.main_4 (2.322:2.322:2.322))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPIM_1\:BSPIM\:RxStsReg\\.status_4 (6.315:6.315:6.315))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPIM_1\:BSPIM\:rx_status_6\\.main_5 (4.697:4.697:4.697))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.f1_bus_stat_comb \\SPIM_1\:BSPIM\:RxStsReg\\.status_5 (2.290:2.290:2.290))
    (INTERCONNECT \\SPIM_1\:BSPIM\:rx_status_6\\.q \\SPIM_1\:BSPIM\:RxStsReg\\.status_6 (2.326:2.326:2.326))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q Net_1302.main_2 (7.330:7.330:7.330))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q Net_1310.main_2 (7.330:7.330:7.330))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q Net_1311.main_3 (7.330:7.330:7.330))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q \\SPIM_1\:BSPIM\:cnt_enable\\.main_2 (9.647:9.647:9.647))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q \\SPIM_1\:BSPIM\:load_cond\\.main_2 (9.639:9.639:9.639))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_0 (5.524:5.524:5.524))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_0 (5.526:5.526:5.526))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q \\SPIM_1\:BSPIM\:state_0\\.main_2 (7.316:7.316:7.316))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q \\SPIM_1\:BSPIM\:state_1\\.main_2 (4.209:4.209:4.209))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q \\SPIM_1\:BSPIM\:state_2\\.main_2 (7.316:7.316:7.316))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q \\SPIM_1\:BSPIM\:tx_status_0\\.main_2 (7.316:7.316:7.316))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_0\\.q \\SPIM_1\:BSPIM\:tx_status_4\\.main_2 (4.209:4.209:4.209))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q Net_1302.main_1 (5.171:5.171:5.171))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q Net_1310.main_1 (5.171:5.171:5.171))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q Net_1311.main_2 (5.171:5.171:5.171))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q \\SPIM_1\:BSPIM\:cnt_enable\\.main_1 (8.364:8.364:8.364))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q \\SPIM_1\:BSPIM\:load_cond\\.main_1 (8.402:8.402:8.402))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_1 (5.167:5.167:5.167))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_1 (5.168:5.168:5.168))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q \\SPIM_1\:BSPIM\:state_0\\.main_1 (4.022:4.022:4.022))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q \\SPIM_1\:BSPIM\:state_1\\.main_1 (5.170:5.170:5.170))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q \\SPIM_1\:BSPIM\:state_2\\.main_1 (4.022:4.022:4.022))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q \\SPIM_1\:BSPIM\:tx_status_0\\.main_1 (4.022:4.022:4.022))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_1\\.q \\SPIM_1\:BSPIM\:tx_status_4\\.main_1 (5.170:5.170:5.170))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q Net_1302.main_0 (8.244:8.244:8.244))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q Net_1310.main_0 (8.244:8.244:8.244))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q Net_1311.main_1 (8.244:8.244:8.244))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q \\SPIM_1\:BSPIM\:cnt_enable\\.main_0 (10.504:10.504:10.504))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q \\SPIM_1\:BSPIM\:load_cond\\.main_0 (10.496:10.496:10.496))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_2 (8.227:8.227:8.227))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_2 (7.651:7.651:7.651))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q \\SPIM_1\:BSPIM\:state_0\\.main_0 (8.743:8.743:8.743))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q \\SPIM_1\:BSPIM\:state_1\\.main_0 (8.757:8.757:8.757))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q \\SPIM_1\:BSPIM\:state_2\\.main_0 (8.743:8.743:8.743))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q \\SPIM_1\:BSPIM\:tx_status_0\\.main_0 (8.743:8.743:8.743))
    (INTERCONNECT \\SPIM_1\:BSPIM\:state_2\\.q \\SPIM_1\:BSPIM\:tx_status_4\\.main_0 (8.757:8.757:8.757))
    (INTERCONNECT \\SPIM_1\:BSPIM\:tx_status_0\\.q \\SPIM_1\:BSPIM\:TxStsReg\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPIM_1\:BSPIM\:TxStsReg\\.status_1 (6.602:6.602:6.602))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPIM_1\:BSPIM\:state_0\\.main_8 (5.713:5.713:5.713))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPIM_1\:BSPIM\:state_1\\.main_8 (5.153:5.153:5.153))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPIM_1\:BSPIM\:state_2\\.main_8 (5.713:5.713:5.713))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.f0_bus_stat_comb \\SPIM_1\:BSPIM\:TxStsReg\\.status_2 (2.307:2.307:2.307))
    (INTERCONNECT \\SPIM_1\:BSPIM\:tx_status_4\\.q \\SPIM_1\:BSPIM\:TxStsReg\\.status_4 (2.310:2.310:2.310))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_1302.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_1310.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_1311.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPIM_1\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPIM_1\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPIM_1\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPIM_1\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPIM_1\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPIM_1\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPIM_1\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPIM_1\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART\:Dp\\.interrupt \\USBUART\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.usb_int \\USBUART\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.arb_int \\USBUART\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ord_int \\USBUART\:ord_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_0 \\USBUART\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_1 \\USBUART\:ep_1\\.interrupt (9.092:9.092:9.092))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_2 \\USBUART\:ep_2\\.interrupt (8.726:8.726:8.726))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_3 \\USBUART\:ep_3\\.interrupt (8.724:8.724:8.724))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C_EEPROM\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.ce0 \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.cl0 \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.z0 \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.ff0 \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.ce1 \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.cl1 \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.z1 \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.ff1 \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.co_msb \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.sol_msb \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.cfbo \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.sor \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM_1\:BSPIM\:sR16\:Dp\:u1\\.cmsbo \\SPIM_1\:BSPIM\:sR16\:Dp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT SDA0\(0\).pad_out SDA0\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA0\(0\)_PAD SDA0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL0\(0\).pad_out SCL0\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL0\(0\)_PAD SCL0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_12\(0\)_PAD IO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_8\(0\).pad_out IO_8\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT IO_8\(0\)_PAD IO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_11\(0\).pad_out IO_11\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT IO_11\(0\)_PAD IO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_13\(0\)_PAD IO_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_6\(0\)_PAD IO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_16\(0\)_PAD IO_16\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_2\(0\)_PAD IO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_14\(0\)_PAD IO_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_5\(0\)_PAD IO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_19\(0\)_PAD IO_19\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_20\(0\)_PAD IO_20\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_26\(0\)_PAD IO_26\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_21\(0\)_PAD IO_21\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_17\(0\).pad_out IO_17\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT IO_17\(0\)_PAD IO_17\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_18\(0\)_PAD IO_18\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_27\(0\).pad_out IO_27\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT IO_27\(0\)_PAD IO_27\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_22\(0\).pad_out IO_22\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT IO_22\(0\)_PAD IO_22\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_23\(0\)_PAD IO_23\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_24\(0\)_PAD IO_24\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_7\(0\)_PAD IO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_15\(0\)_PAD IO_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_4\(0\)_PAD IO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_25\(0\)_PAD IO_25\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_3\(0\)_PAD IO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\).pad_out LED\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA1\(0\).pad_out SDA1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA1\(0\)_PAD SDA1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL1\(0\).pad_out SCL1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL1\(0\)_PAD SCL1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_9\(0\)_PAD IO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_10\(0\).pad_out IO_10\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT IO_10\(0\)_PAD IO_10\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
