Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Aug 14 20:59:27 2022
| Host         : LAPTOP-FQ40HM1E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_colorbar_top_timing_summary_routed.rpt -pb hdmi_colorbar_top_timing_summary_routed.pb -rpx hdmi_colorbar_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_colorbar_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.709        0.000                      0                  176        0.122        0.000                      0                  176        0.540        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
sys_clk                           {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0_clk_wiz_0_0  {0.000 6.737}        13.474          74.219          
  clk_out2_clk_wiz_0_clk_wiz_0_0  {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0_clk_wiz_0_0  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_clk_wiz_0_0        8.709        0.000                      0                  150        0.122        0.000                      0                  150        6.237        0.000                       0                    92  
  clk_out2_clk_wiz_0_clk_wiz_0_0                                                                                                                                                    0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0_clk_wiz_0_0                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out1_clk_wiz_0_clk_wiz_0_0  clk_out1_clk_wiz_0_clk_wiz_0_0       10.652        0.000                      0                   26        0.395        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_clk_wiz_0_0
  To Clock:  clk_out1_clk_wiz_0_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.456ns (12.703%)  route 3.134ns (87.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 12.164 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.741    -0.631    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.175 r  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          3.134     2.959    u_rgb2dvi_0/serializer_clk/AR[0]
    OLOGIC_X0Y69         OSERDESE2                                    r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.535    12.164    u_rgb2dvi_0/serializer_clk/CLK
    OLOGIC_X0Y69         OSERDESE2                                    r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
                         clock pessimism              0.587    12.751    
                         clock uncertainty           -0.234    12.517    
    OLOGIC_X0Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.668    u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -2.959    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.828ns (21.245%)  route 3.069ns (78.755%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.744    -0.628    u_video_driver/CLK
    SLICE_X40Y99         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.172 r  u_video_driver/cnt_h_reg[10]/Q
                         net (fo=14, routed)          1.090     0.918    u_video_driver/cnt_h_reg[10]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124     1.042 r  u_video_driver/cnt_v[9]_i_5/O
                         net (fo=1, routed)           0.286     1.328    u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.124     1.452 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=11, routed)          1.140     2.592    u_video_driver/cnt_v
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124     2.716 r  u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.553     3.270    u_video_driver/cnt_v[9]_i_1_n_0
    SLICE_X38Y93         FDRE                                         r  u_video_driver/cnt_v_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565    12.193    u_video_driver/CLK
    SLICE_X38Y93         FDRE                                         r  u_video_driver/cnt_v_reg[1]/C
                         clock pessimism              0.587    12.781    
                         clock uncertainty           -0.234    12.547    
    SLICE_X38Y93         FDRE (Setup_fdre_C_R)       -0.524    12.023    u_video_driver/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                          -3.270    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.828ns (21.245%)  route 3.069ns (78.755%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.744    -0.628    u_video_driver/CLK
    SLICE_X40Y99         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.172 r  u_video_driver/cnt_h_reg[10]/Q
                         net (fo=14, routed)          1.090     0.918    u_video_driver/cnt_h_reg[10]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124     1.042 r  u_video_driver/cnt_v[9]_i_5/O
                         net (fo=1, routed)           0.286     1.328    u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.124     1.452 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=11, routed)          1.140     2.592    u_video_driver/cnt_v
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124     2.716 r  u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.553     3.270    u_video_driver/cnt_v[9]_i_1_n_0
    SLICE_X38Y93         FDRE                                         r  u_video_driver/cnt_v_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565    12.193    u_video_driver/CLK
    SLICE_X38Y93         FDRE                                         r  u_video_driver/cnt_v_reg[2]/C
                         clock pessimism              0.587    12.781    
                         clock uncertainty           -0.234    12.547    
    SLICE_X38Y93         FDRE (Setup_fdre_C_R)       -0.524    12.023    u_video_driver/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                          -3.270    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.828ns (21.177%)  route 3.082ns (78.823%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.744    -0.628    u_video_driver/CLK
    SLICE_X40Y99         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.172 r  u_video_driver/cnt_h_reg[10]/Q
                         net (fo=14, routed)          1.090     0.918    u_video_driver/cnt_h_reg[10]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124     1.042 r  u_video_driver/cnt_v[9]_i_5/O
                         net (fo=1, routed)           0.286     1.328    u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.124     1.452 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=11, routed)          1.140     2.592    u_video_driver/cnt_v
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124     2.716 r  u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.566     3.282    u_video_driver/cnt_v[9]_i_1_n_0
    SLICE_X36Y94         FDRE                                         r  u_video_driver/cnt_v_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565    12.193    u_video_driver/CLK
    SLICE_X36Y94         FDRE                                         r  u_video_driver/cnt_v_reg[0]/C
                         clock pessimism              0.587    12.781    
                         clock uncertainty           -0.234    12.547    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.429    12.118    u_video_driver/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  8.836    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.213%)  route 3.075ns (78.787%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.744    -0.628    u_video_driver/CLK
    SLICE_X40Y99         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.172 r  u_video_driver/cnt_h_reg[10]/Q
                         net (fo=14, routed)          1.090     0.918    u_video_driver/cnt_h_reg[10]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124     1.042 r  u_video_driver/cnt_v[9]_i_5/O
                         net (fo=1, routed)           0.286     1.328    u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.124     1.452 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=11, routed)          1.140     2.592    u_video_driver/cnt_v
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124     2.716 r  u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.559     3.275    u_video_driver/cnt_v[9]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  u_video_driver/cnt_v_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565    12.193    u_video_driver/CLK
    SLICE_X36Y93         FDRE                                         r  u_video_driver/cnt_v_reg[6]/C
                         clock pessimism              0.587    12.781    
                         clock uncertainty           -0.234    12.547    
    SLICE_X36Y93         FDRE (Setup_fdre_C_R)       -0.429    12.118    u_video_driver/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.213%)  route 3.075ns (78.787%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.744    -0.628    u_video_driver/CLK
    SLICE_X40Y99         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.172 r  u_video_driver/cnt_h_reg[10]/Q
                         net (fo=14, routed)          1.090     0.918    u_video_driver/cnt_h_reg[10]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124     1.042 r  u_video_driver/cnt_v[9]_i_5/O
                         net (fo=1, routed)           0.286     1.328    u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.124     1.452 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=11, routed)          1.140     2.592    u_video_driver/cnt_v
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124     2.716 r  u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.559     3.275    u_video_driver/cnt_v[9]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  u_video_driver/cnt_v_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565    12.193    u_video_driver/CLK
    SLICE_X36Y93         FDRE                                         r  u_video_driver/cnt_v_reg[7]/C
                         clock pessimism              0.587    12.781    
                         clock uncertainty           -0.234    12.547    
    SLICE_X36Y93         FDRE (Setup_fdre_C_R)       -0.429    12.118    u_video_driver/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.213%)  route 3.075ns (78.787%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.744    -0.628    u_video_driver/CLK
    SLICE_X40Y99         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.172 r  u_video_driver/cnt_h_reg[10]/Q
                         net (fo=14, routed)          1.090     0.918    u_video_driver/cnt_h_reg[10]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124     1.042 r  u_video_driver/cnt_v[9]_i_5/O
                         net (fo=1, routed)           0.286     1.328    u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.124     1.452 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=11, routed)          1.140     2.592    u_video_driver/cnt_v
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124     2.716 r  u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.559     3.275    u_video_driver/cnt_v[9]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  u_video_driver/cnt_v_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565    12.193    u_video_driver/CLK
    SLICE_X36Y93         FDRE                                         r  u_video_driver/cnt_v_reg[8]/C
                         clock pessimism              0.587    12.781    
                         clock uncertainty           -0.234    12.547    
    SLICE_X36Y93         FDRE (Setup_fdre_C_R)       -0.429    12.118    u_video_driver/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.213%)  route 3.075ns (78.787%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.744    -0.628    u_video_driver/CLK
    SLICE_X40Y99         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.172 r  u_video_driver/cnt_h_reg[10]/Q
                         net (fo=14, routed)          1.090     0.918    u_video_driver/cnt_h_reg[10]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124     1.042 r  u_video_driver/cnt_v[9]_i_5/O
                         net (fo=1, routed)           0.286     1.328    u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.124     1.452 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=11, routed)          1.140     2.592    u_video_driver/cnt_v
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124     2.716 r  u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.559     3.275    u_video_driver/cnt_v[9]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  u_video_driver/cnt_v_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565    12.193    u_video_driver/CLK
    SLICE_X36Y93         FDRE                                         r  u_video_driver/cnt_v_reg[9]/C
                         clock pessimism              0.587    12.781    
                         clock uncertainty           -0.234    12.547    
    SLICE_X36Y93         FDRE (Setup_fdre_C_R)       -0.429    12.118    u_video_driver/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.847ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.828ns (21.237%)  route 3.071ns (78.763%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.744    -0.628    u_video_driver/CLK
    SLICE_X40Y99         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.172 r  u_video_driver/cnt_h_reg[10]/Q
                         net (fo=14, routed)          1.090     0.918    u_video_driver/cnt_h_reg[10]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124     1.042 r  u_video_driver/cnt_v[9]_i_5/O
                         net (fo=1, routed)           0.286     1.328    u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.124     1.452 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=11, routed)          1.140     2.592    u_video_driver/cnt_v
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124     2.716 r  u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.555     3.271    u_video_driver/cnt_v[9]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  u_video_driver/cnt_v_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565    12.193    u_video_driver/CLK
    SLICE_X37Y93         FDRE                                         r  u_video_driver/cnt_v_reg[3]/C
                         clock pessimism              0.587    12.781    
                         clock uncertainty           -0.234    12.547    
    SLICE_X37Y93         FDRE (Setup_fdre_C_R)       -0.429    12.118    u_video_driver/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  8.847    

Slack (MET) :             8.847ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.828ns (21.237%)  route 3.071ns (78.763%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.744    -0.628    u_video_driver/CLK
    SLICE_X40Y99         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.172 r  u_video_driver/cnt_h_reg[10]/Q
                         net (fo=14, routed)          1.090     0.918    u_video_driver/cnt_h_reg[10]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124     1.042 r  u_video_driver/cnt_v[9]_i_5/O
                         net (fo=1, routed)           0.286     1.328    u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.124     1.452 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=11, routed)          1.140     2.592    u_video_driver/cnt_v
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124     2.716 r  u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.555     3.271    u_video_driver/cnt_v[9]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  u_video_driver/cnt_v_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565    12.193    u_video_driver/CLK
    SLICE_X37Y93         FDRE                                         r  u_video_driver/cnt_v_reg[4]/C
                         clock pessimism              0.587    12.781    
                         clock uncertainty           -0.234    12.547    
    SLICE_X37Y93         FDRE (Setup_fdre_C_R)       -0.429    12.118    u_video_driver/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  8.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.589    -0.475    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X39Y99         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  u_rgb2dvi_0/encoder_b/c0_q_reg/Q
                         net (fo=1, routed)           0.056    -0.278    u_rgb2dvi_0/encoder_b/c0_q
    SLICE_X39Y99         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.706    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X39Y99         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/C
                         clock pessimism              0.231    -0.475    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.075    -0.400    u_rgb2dvi_0/encoder_b/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.247%)  route 0.091ns (32.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_video_driver/CLK
    SLICE_X37Y93         FDRE                                         r  u_video_driver/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  u_video_driver/cnt_v_reg[5]/Q
                         net (fo=6, routed)           0.091    -0.244    u_video_driver/cnt_v_reg[5]
    SLICE_X36Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.199 r  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.199    u_video_driver/p_0_in__0[9]
    SLICE_X36Y93         FDRE                                         r  u_video_driver/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.858    -0.707    u_video_driver/CLK
    SLICE_X36Y93         FDRE                                         r  u_video_driver/cnt_v_reg[9]/C
                         clock pessimism              0.244    -0.463    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.092    -0.371    u_video_driver/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_video_display/pixel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/din_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.589    -0.475    u_video_display/CLK
    SLICE_X39Y97         FDRE                                         r  u_video_display/pixel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  u_video_display/pixel_data_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.229    u_video_driver/Q[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.184 r  u_video_driver/din_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    u_rgb2dvi_0/encoder_b/din_q_reg[0]_0
    SLICE_X39Y96         FDRE                                         r  u_rgb2dvi_0/encoder_b/din_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.858    -0.707    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X39Y96         FDRE                                         r  u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
                         clock pessimism              0.247    -0.460    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.091    -0.369    u_rgb2dvi_0/encoder_b/din_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.932%)  route 0.105ns (36.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.591    -0.473    u_video_driver/CLK
    SLICE_X41Y99         FDRE                                         r  u_video_driver/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  u_video_driver/cnt_h_reg[8]/Q
                         net (fo=16, routed)          0.105    -0.227    u_video_driver/cnt_h_reg[8]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.182 r  u_video_driver/cnt_h[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    u_video_driver/p_0_in[10]
    SLICE_X40Y99         FDRE                                         r  u_video_driver/cnt_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.861    -0.704    u_video_driver/CLK
    SLICE_X40Y99         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
                         clock pessimism              0.244    -0.460    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092    -0.368    u_video_driver/cnt_h_reg[10]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.604%)  route 0.168ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X39Y93         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  u_rgb2dvi_0/encoder_b/c1_q_reg/Q
                         net (fo=1, routed)           0.168    -0.167    u_rgb2dvi_0/encoder_b/c1_q
    SLICE_X41Y93         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X41Y93         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_reg_reg/C
                         clock pessimism              0.267    -0.438    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.070    -0.368    u_rgb2dvi_0/encoder_b/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/c0_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.171%)  route 0.098ns (31.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.589    -0.475    u_video_driver/CLK
    SLICE_X38Y99         FDRE                                         r  u_video_driver/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_video_driver/cnt_h_reg[5]/Q
                         net (fo=8, routed)           0.098    -0.213    u_video_driver/cnt_h_reg[5]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.168 r  u_video_driver/c0_q_i_1/O
                         net (fo=1, routed)           0.000    -0.168    u_rgb2dvi_0/encoder_b/c0
    SLICE_X39Y99         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.706    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X39Y99         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_q_reg/C
                         clock pessimism              0.244    -0.462    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.091    -0.371    u_rgb2dvi_0/encoder_b/c0_q_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_g/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.776%)  route 0.147ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.589    -0.475    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X38Y97         FDRE                                         r  u_rgb2dvi_0/encoder_g/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_rgb2dvi_0/encoder_g/din_q_reg[0]/Q
                         net (fo=9, routed)           0.147    -0.164    u_rgb2dvi_0/encoder_g/q_m_4
    SLICE_X41Y98         FDRE                                         r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.861    -0.704    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X41Y98         FDRE                                         r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/C
                         clock pessimism              0.267    -0.437    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.070    -0.367    u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.886%)  route 0.168ns (47.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.590    -0.474    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X43Y95         FDRE                                         r  u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/Q
                         net (fo=10, routed)          0.168    -0.165    u_rgb2dvi_0/encoder_r/q_m_reg_reg_n_0_[8]
    SLICE_X42Y95         LUT2 (Prop_lut2_I0_O)        0.048    -0.117 r  u_rgb2dvi_0/encoder_r/dout[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.117    u_rgb2dvi_0/encoder_r/dout[8]_i_1__1_n_0
    SLICE_X42Y95         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.860    -0.705    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X42Y95         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[8]/C
                         clock pessimism              0.244    -0.461    
    SLICE_X42Y95         FDCE (Hold_fdce_C_D)         0.131    -0.330    u_rgb2dvi_0/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/c1_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_video_driver/CLK
    SLICE_X38Y93         FDRE                                         r  u_video_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  u_video_driver/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.116    -0.195    u_video_driver/cnt_v_reg[1]
    SLICE_X39Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.150 r  u_video_driver/c1_q_i_1/O
                         net (fo=1, routed)           0.000    -0.150    u_rgb2dvi_0/encoder_b/c1
    SLICE_X39Y93         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.858    -0.707    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X39Y93         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/C
                         clock pessimism              0.244    -0.463    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.091    -0.372    u_rgb2dvi_0/encoder_b/c1_q_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_video_display/pixel_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/din_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.226ns (67.150%)  route 0.111ns (32.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.589    -0.475    u_video_display/CLK
    SLICE_X39Y97         FDRE                                         r  u_video_display/pixel_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  u_video_display/pixel_data_reg[16]/Q
                         net (fo=1, routed)           0.111    -0.236    u_video_driver/Q[3]
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.098    -0.138 r  u_video_driver/din_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.138    u_rgb2dvi_0/encoder_r/din_q_reg[0]_0
    SLICE_X39Y96         FDRE                                         r  u_rgb2dvi_0/encoder_r/din_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.858    -0.707    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X39Y96         FDRE                                         r  u_rgb2dvi_0/encoder_r/din_q_reg[0]/C
                         clock pessimism              0.247    -0.460    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.092    -0.368    u_rgb2dvi_0/encoder_r/din_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_clk_wiz_0_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0    clk_wiz_0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y92     u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y91     u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y70     u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y69     u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y98     u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y97     u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y96     u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y95     u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y99     u_rgb2dvi_0/encoder_b/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y99     u_rgb2dvi_0/encoder_b/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y99     u_rgb2dvi_0/encoder_b/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y99     u_rgb2dvi_0/encoder_b/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y93     u_rgb2dvi_0/encoder_b/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y93     u_rgb2dvi_0/encoder_b/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X41Y93     u_rgb2dvi_0/encoder_b/c1_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X41Y93     u_rgb2dvi_0/encoder_b/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X40Y93     u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X40Y93     u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y99     u_rgb2dvi_0/encoder_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y99     u_rgb2dvi_0/encoder_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y93     u_rgb2dvi_0/encoder_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y98     u_rgb2dvi_0/encoder_b/de_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y98     u_rgb2dvi_0/encoder_b/de_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y96     u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y93     u_rgb2dvi_0/encoder_b/n1q_m_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y98     u_rgb2dvi_0/encoder_g/n0q_m_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y98     u_rgb2dvi_0/encoder_g/n0q_m_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y99     u_rgb2dvi_0/encoder_g/n1d_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_clk_wiz_0_0
  To Clock:  clk_out2_clk_wiz_0_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_clk_wiz_0_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1    clk_wiz_0/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y92     u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y91     u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y70     u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y69     u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y98     u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y97     u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y96     u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y95     u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_clk_wiz_0_0
  To Clock:  clkfbout_clk_wiz_0_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2    clk_wiz_0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_clk_wiz_0_0
  To Clock:  clk_out1_clk_wiz_0_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.652ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.102%)  route 1.705ns (78.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.741    -0.631    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.175 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.705     1.530    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X43Y98         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X43Y98         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[0]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                 10.652    

Slack (MET) :             10.652ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.102%)  route 1.705ns (78.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.741    -0.631    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.175 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.705     1.530    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X43Y98         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X43Y98         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[1]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                 10.652    

Slack (MET) :             10.652ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.102%)  route 1.705ns (78.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.741    -0.631    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.175 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.705     1.530    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X43Y98         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X43Y98         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[2]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                 10.652    

Slack (MET) :             10.652ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.102%)  route 1.705ns (78.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.741    -0.631    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.175 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.705     1.530    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X43Y98         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X43Y98         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[4]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                 10.652    

Slack (MET) :             10.652ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.102%)  route 1.705ns (78.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.741    -0.631    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.175 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.705     1.530    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X43Y98         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X43Y98         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[8]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                 10.652    

Slack (MET) :             10.652ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.102%)  route 1.705ns (78.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.741    -0.631    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.175 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.705     1.530    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X43Y98         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X43Y98         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[9]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                 10.652    

Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.102%)  route 1.705ns (78.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.741    -0.631    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.175 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.705     1.530    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y98         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y98         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[1]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319    12.268    u_rgb2dvi_0/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                 10.738    

Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.102%)  route 1.705ns (78.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.741    -0.631    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.175 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.705     1.530    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y98         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y98         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319    12.268    u_rgb2dvi_0/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                 10.738    

Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.102%)  route 1.705ns (78.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.741    -0.631    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.175 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.705     1.530    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y98         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y98         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319    12.268    u_rgb2dvi_0/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                 10.738    

Slack (MET) :             11.123ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.456ns (26.986%)  route 1.234ns (73.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.741    -0.631    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.175 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.234     1.059    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X40Y97         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X40Y97         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X40Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 11.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.048%)  route 0.179ns (55.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.179    -0.156    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X40Y91         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.706    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y91         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X40Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.048%)  route 0.179ns (55.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.179    -0.156    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X40Y91         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.706    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y91         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[3]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X40Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    u_rgb2dvi_0/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.241    -0.094    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X41Y92         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.706    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X41Y92         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[0]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X41Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    u_rgb2dvi_0/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.241    -0.094    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X41Y92         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.706    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X41Y92         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[2]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X41Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    u_rgb2dvi_0/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.241    -0.094    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X41Y92         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.706    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X41Y92         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[8]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X41Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    u_rgb2dvi_0/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.241    -0.094    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X41Y92         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.706    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X41Y92         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X41Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.550%)  route 0.321ns (69.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.321    -0.014    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X40Y93         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    u_rgb2dvi_0/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.550%)  route 0.321ns (69.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.321    -0.014    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X40Y93         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    u_rgb2dvi_0/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.662%)  route 0.408ns (74.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.408     0.074    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X42Y94         FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.860    -0.705    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X42Y94         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    u_rgb2dvi_0/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.662%)  route 0.408ns (74.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.476    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y89         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.408     0.074    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X43Y94         FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.860    -0.705    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X43Y94         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[9]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X43Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    u_rgb2dvi_0/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.623    





