120-mW 3-D rendering engine 6-Mb embedded DRAM 32-GB/s runtime reconfigurable bus PDA chip A three-dimensional 3-D rendering engine part mobile personal digital assistant PDA chip Six-megabit DRAM macros 8-pixel-parallel rendering logic logically 32-GB/s runtime reconfigurable bus reducing area % conventional local frame-buffer architectures low power consumption polygon-dependent access DRAM macros line-block mapping providing read-modify-write data transaction 3-D rendering engine 222-Mpolygons/s drawing speed using 018- mu m CMOS memory logic technology area mm/sup power consumption mW 