// Seed: 3740665856
module module_0 (
    output tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply0 id_7
    , id_10,
    output wand id_8
);
  always @(1) begin : LABEL_0
    #id_11;
  end
  bufif1 primCall (id_0, id_1, id_3);
  module_2 modCall_1 (
      id_10,
      id_10
  );
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output tri id_2
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
