
f7disco_blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021c4  080001f8  080001f8  000011f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080023bc  080023bc  000033bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080023cc  080023cc  0000400c  2**0
                  CONTENTS
  4 .ARM          00000008  080023cc  080023cc  000033cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080023d4  080023d4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080023d4  080023d4  000033d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080023d8  080023d8  000033d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080023dc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080023e8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080023e8  0000402c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000882e  00000000  00000000  0000403a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000064  00000000  00000000  0000c868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00005e97  00000000  00000000  0000c8cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001516  00000000  00000000  00012763  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000005c0  00000000  00000000  00013c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0012e7d2  00000000  00000000  00014240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000042a  00000000  00000000  00142a12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0003120a  00000000  00000000  00142e3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00174046  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000014e0  00000000  00000000  0017408c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	080023a4 	.word	0x080023a4

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	080023a4 	.word	0x080023a4

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b96a 	b.w	8000524 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	460c      	mov	r4, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d14e      	bne.n	8000312 <__udivmoddi4+0xaa>
 8000274:	4694      	mov	ip, r2
 8000276:	458c      	cmp	ip, r1
 8000278:	4686      	mov	lr, r0
 800027a:	fab2 f282 	clz	r2, r2
 800027e:	d962      	bls.n	8000346 <__udivmoddi4+0xde>
 8000280:	b14a      	cbz	r2, 8000296 <__udivmoddi4+0x2e>
 8000282:	f1c2 0320 	rsb	r3, r2, #32
 8000286:	4091      	lsls	r1, r2
 8000288:	fa20 f303 	lsr.w	r3, r0, r3
 800028c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000290:	4319      	orrs	r1, r3
 8000292:	fa00 fe02 	lsl.w	lr, r0, r2
 8000296:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800029a:	fa1f f68c 	uxth.w	r6, ip
 800029e:	fbb1 f4f7 	udiv	r4, r1, r7
 80002a2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002a6:	fb07 1114 	mls	r1, r7, r4, r1
 80002aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ae:	fb04 f106 	mul.w	r1, r4, r6
 80002b2:	4299      	cmp	r1, r3
 80002b4:	d90a      	bls.n	80002cc <__udivmoddi4+0x64>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f104 30ff 	add.w	r0, r4, #4294967295
 80002be:	f080 8112 	bcs.w	80004e6 <__udivmoddi4+0x27e>
 80002c2:	4299      	cmp	r1, r3
 80002c4:	f240 810f 	bls.w	80004e6 <__udivmoddi4+0x27e>
 80002c8:	3c02      	subs	r4, #2
 80002ca:	4463      	add	r3, ip
 80002cc:	1a59      	subs	r1, r3, r1
 80002ce:	fa1f f38e 	uxth.w	r3, lr
 80002d2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002d6:	fb07 1110 	mls	r1, r7, r0, r1
 80002da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002de:	fb00 f606 	mul.w	r6, r0, r6
 80002e2:	429e      	cmp	r6, r3
 80002e4:	d90a      	bls.n	80002fc <__udivmoddi4+0x94>
 80002e6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ea:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ee:	f080 80fc 	bcs.w	80004ea <__udivmoddi4+0x282>
 80002f2:	429e      	cmp	r6, r3
 80002f4:	f240 80f9 	bls.w	80004ea <__udivmoddi4+0x282>
 80002f8:	4463      	add	r3, ip
 80002fa:	3802      	subs	r0, #2
 80002fc:	1b9b      	subs	r3, r3, r6
 80002fe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000302:	2100      	movs	r1, #0
 8000304:	b11d      	cbz	r5, 800030e <__udivmoddi4+0xa6>
 8000306:	40d3      	lsrs	r3, r2
 8000308:	2200      	movs	r2, #0
 800030a:	e9c5 3200 	strd	r3, r2, [r5]
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	428b      	cmp	r3, r1
 8000314:	d905      	bls.n	8000322 <__udivmoddi4+0xba>
 8000316:	b10d      	cbz	r5, 800031c <__udivmoddi4+0xb4>
 8000318:	e9c5 0100 	strd	r0, r1, [r5]
 800031c:	2100      	movs	r1, #0
 800031e:	4608      	mov	r0, r1
 8000320:	e7f5      	b.n	800030e <__udivmoddi4+0xa6>
 8000322:	fab3 f183 	clz	r1, r3
 8000326:	2900      	cmp	r1, #0
 8000328:	d146      	bne.n	80003b8 <__udivmoddi4+0x150>
 800032a:	42a3      	cmp	r3, r4
 800032c:	d302      	bcc.n	8000334 <__udivmoddi4+0xcc>
 800032e:	4290      	cmp	r0, r2
 8000330:	f0c0 80f0 	bcc.w	8000514 <__udivmoddi4+0x2ac>
 8000334:	1a86      	subs	r6, r0, r2
 8000336:	eb64 0303 	sbc.w	r3, r4, r3
 800033a:	2001      	movs	r0, #1
 800033c:	2d00      	cmp	r5, #0
 800033e:	d0e6      	beq.n	800030e <__udivmoddi4+0xa6>
 8000340:	e9c5 6300 	strd	r6, r3, [r5]
 8000344:	e7e3      	b.n	800030e <__udivmoddi4+0xa6>
 8000346:	2a00      	cmp	r2, #0
 8000348:	f040 8090 	bne.w	800046c <__udivmoddi4+0x204>
 800034c:	eba1 040c 	sub.w	r4, r1, ip
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	fa1f f78c 	uxth.w	r7, ip
 8000358:	2101      	movs	r1, #1
 800035a:	fbb4 f6f8 	udiv	r6, r4, r8
 800035e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000362:	fb08 4416 	mls	r4, r8, r6, r4
 8000366:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800036a:	fb07 f006 	mul.w	r0, r7, r6
 800036e:	4298      	cmp	r0, r3
 8000370:	d908      	bls.n	8000384 <__udivmoddi4+0x11c>
 8000372:	eb1c 0303 	adds.w	r3, ip, r3
 8000376:	f106 34ff 	add.w	r4, r6, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x11a>
 800037c:	4298      	cmp	r0, r3
 800037e:	f200 80cd 	bhi.w	800051c <__udivmoddi4+0x2b4>
 8000382:	4626      	mov	r6, r4
 8000384:	1a1c      	subs	r4, r3, r0
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb4 f0f8 	udiv	r0, r4, r8
 800038e:	fb08 4410 	mls	r4, r8, r0, r4
 8000392:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000396:	fb00 f707 	mul.w	r7, r0, r7
 800039a:	429f      	cmp	r7, r3
 800039c:	d908      	bls.n	80003b0 <__udivmoddi4+0x148>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 34ff 	add.w	r4, r0, #4294967295
 80003a6:	d202      	bcs.n	80003ae <__udivmoddi4+0x146>
 80003a8:	429f      	cmp	r7, r3
 80003aa:	f200 80b0 	bhi.w	800050e <__udivmoddi4+0x2a6>
 80003ae:	4620      	mov	r0, r4
 80003b0:	1bdb      	subs	r3, r3, r7
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	e7a5      	b.n	8000304 <__udivmoddi4+0x9c>
 80003b8:	f1c1 0620 	rsb	r6, r1, #32
 80003bc:	408b      	lsls	r3, r1
 80003be:	fa22 f706 	lsr.w	r7, r2, r6
 80003c2:	431f      	orrs	r7, r3
 80003c4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003c8:	fa04 f301 	lsl.w	r3, r4, r1
 80003cc:	ea43 030c 	orr.w	r3, r3, ip
 80003d0:	40f4      	lsrs	r4, r6
 80003d2:	fa00 f801 	lsl.w	r8, r0, r1
 80003d6:	0c38      	lsrs	r0, r7, #16
 80003d8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003dc:	fbb4 fef0 	udiv	lr, r4, r0
 80003e0:	fa1f fc87 	uxth.w	ip, r7
 80003e4:	fb00 441e 	mls	r4, r0, lr, r4
 80003e8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ec:	fb0e f90c 	mul.w	r9, lr, ip
 80003f0:	45a1      	cmp	r9, r4
 80003f2:	fa02 f201 	lsl.w	r2, r2, r1
 80003f6:	d90a      	bls.n	800040e <__udivmoddi4+0x1a6>
 80003f8:	193c      	adds	r4, r7, r4
 80003fa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003fe:	f080 8084 	bcs.w	800050a <__udivmoddi4+0x2a2>
 8000402:	45a1      	cmp	r9, r4
 8000404:	f240 8081 	bls.w	800050a <__udivmoddi4+0x2a2>
 8000408:	f1ae 0e02 	sub.w	lr, lr, #2
 800040c:	443c      	add	r4, r7
 800040e:	eba4 0409 	sub.w	r4, r4, r9
 8000412:	fa1f f983 	uxth.w	r9, r3
 8000416:	fbb4 f3f0 	udiv	r3, r4, r0
 800041a:	fb00 4413 	mls	r4, r0, r3, r4
 800041e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000422:	fb03 fc0c 	mul.w	ip, r3, ip
 8000426:	45a4      	cmp	ip, r4
 8000428:	d907      	bls.n	800043a <__udivmoddi4+0x1d2>
 800042a:	193c      	adds	r4, r7, r4
 800042c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000430:	d267      	bcs.n	8000502 <__udivmoddi4+0x29a>
 8000432:	45a4      	cmp	ip, r4
 8000434:	d965      	bls.n	8000502 <__udivmoddi4+0x29a>
 8000436:	3b02      	subs	r3, #2
 8000438:	443c      	add	r4, r7
 800043a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800043e:	fba0 9302 	umull	r9, r3, r0, r2
 8000442:	eba4 040c 	sub.w	r4, r4, ip
 8000446:	429c      	cmp	r4, r3
 8000448:	46ce      	mov	lr, r9
 800044a:	469c      	mov	ip, r3
 800044c:	d351      	bcc.n	80004f2 <__udivmoddi4+0x28a>
 800044e:	d04e      	beq.n	80004ee <__udivmoddi4+0x286>
 8000450:	b155      	cbz	r5, 8000468 <__udivmoddi4+0x200>
 8000452:	ebb8 030e 	subs.w	r3, r8, lr
 8000456:	eb64 040c 	sbc.w	r4, r4, ip
 800045a:	fa04 f606 	lsl.w	r6, r4, r6
 800045e:	40cb      	lsrs	r3, r1
 8000460:	431e      	orrs	r6, r3
 8000462:	40cc      	lsrs	r4, r1
 8000464:	e9c5 6400 	strd	r6, r4, [r5]
 8000468:	2100      	movs	r1, #0
 800046a:	e750      	b.n	800030e <__udivmoddi4+0xa6>
 800046c:	f1c2 0320 	rsb	r3, r2, #32
 8000470:	fa20 f103 	lsr.w	r1, r0, r3
 8000474:	fa0c fc02 	lsl.w	ip, ip, r2
 8000478:	fa24 f303 	lsr.w	r3, r4, r3
 800047c:	4094      	lsls	r4, r2
 800047e:	430c      	orrs	r4, r1
 8000480:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000484:	fa00 fe02 	lsl.w	lr, r0, r2
 8000488:	fa1f f78c 	uxth.w	r7, ip
 800048c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000490:	fb08 3110 	mls	r1, r8, r0, r3
 8000494:	0c23      	lsrs	r3, r4, #16
 8000496:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049a:	fb00 f107 	mul.w	r1, r0, r7
 800049e:	4299      	cmp	r1, r3
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x24c>
 80004a2:	eb1c 0303 	adds.w	r3, ip, r3
 80004a6:	f100 36ff 	add.w	r6, r0, #4294967295
 80004aa:	d22c      	bcs.n	8000506 <__udivmoddi4+0x29e>
 80004ac:	4299      	cmp	r1, r3
 80004ae:	d92a      	bls.n	8000506 <__udivmoddi4+0x29e>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4463      	add	r3, ip
 80004b4:	1a5b      	subs	r3, r3, r1
 80004b6:	b2a4      	uxth	r4, r4
 80004b8:	fbb3 f1f8 	udiv	r1, r3, r8
 80004bc:	fb08 3311 	mls	r3, r8, r1, r3
 80004c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004c4:	fb01 f307 	mul.w	r3, r1, r7
 80004c8:	42a3      	cmp	r3, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x276>
 80004cc:	eb1c 0404 	adds.w	r4, ip, r4
 80004d0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004d4:	d213      	bcs.n	80004fe <__udivmoddi4+0x296>
 80004d6:	42a3      	cmp	r3, r4
 80004d8:	d911      	bls.n	80004fe <__udivmoddi4+0x296>
 80004da:	3902      	subs	r1, #2
 80004dc:	4464      	add	r4, ip
 80004de:	1ae4      	subs	r4, r4, r3
 80004e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004e4:	e739      	b.n	800035a <__udivmoddi4+0xf2>
 80004e6:	4604      	mov	r4, r0
 80004e8:	e6f0      	b.n	80002cc <__udivmoddi4+0x64>
 80004ea:	4608      	mov	r0, r1
 80004ec:	e706      	b.n	80002fc <__udivmoddi4+0x94>
 80004ee:	45c8      	cmp	r8, r9
 80004f0:	d2ae      	bcs.n	8000450 <__udivmoddi4+0x1e8>
 80004f2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004f6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004fa:	3801      	subs	r0, #1
 80004fc:	e7a8      	b.n	8000450 <__udivmoddi4+0x1e8>
 80004fe:	4631      	mov	r1, r6
 8000500:	e7ed      	b.n	80004de <__udivmoddi4+0x276>
 8000502:	4603      	mov	r3, r0
 8000504:	e799      	b.n	800043a <__udivmoddi4+0x1d2>
 8000506:	4630      	mov	r0, r6
 8000508:	e7d4      	b.n	80004b4 <__udivmoddi4+0x24c>
 800050a:	46d6      	mov	lr, sl
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1a6>
 800050e:	4463      	add	r3, ip
 8000510:	3802      	subs	r0, #2
 8000512:	e74d      	b.n	80003b0 <__udivmoddi4+0x148>
 8000514:	4606      	mov	r6, r0
 8000516:	4623      	mov	r3, r4
 8000518:	4608      	mov	r0, r1
 800051a:	e70f      	b.n	800033c <__udivmoddi4+0xd4>
 800051c:	3e02      	subs	r6, #2
 800051e:	4463      	add	r3, ip
 8000520:	e730      	b.n	8000384 <__udivmoddi4+0x11c>
 8000522:	bf00      	nop

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000528:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000560 <LoopFillZerobss+0xe>
 
/* Call the clock system initialization function.*/
  bl  SystemInit   
 800052c:	f000 fb18 	bl	8000b60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000530:	480c      	ldr	r0, [pc, #48]	@ (8000564 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000532:	490d      	ldr	r1, [pc, #52]	@ (8000568 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000534:	4a0d      	ldr	r2, [pc, #52]	@ (800056c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000538:	e002      	b.n	8000540 <LoopCopyDataInit>

0800053a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800053a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800053c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800053e:	3304      	adds	r3, #4

08000540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000544:	d3f9      	bcc.n	800053a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000546:	4a0a      	ldr	r2, [pc, #40]	@ (8000570 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000548:	4c0a      	ldr	r4, [pc, #40]	@ (8000574 <LoopFillZerobss+0x22>)
  movs r3, #0
 800054a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800054c:	e001      	b.n	8000552 <LoopFillZerobss>

0800054e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800054e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000550:	3204      	adds	r2, #4

08000552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000554:	d3fb      	bcc.n	800054e <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 8000556:	f001 ff01 	bl	800235c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800055a:	f000 fad1 	bl	8000b00 <main>
  bx  lr    
 800055e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000560:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000564:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000568:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800056c:	080023dc 	.word	0x080023dc
  ldr r2, =_sbss
 8000570:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000574:	2000002c 	.word	0x2000002c

08000578 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000578:	e7fe      	b.n	8000578 <ADC_IRQHandler>
	...

0800057c <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000580:	f3bf 8f4f 	dsb	sy
}
 8000584:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000586:	f3bf 8f6f 	isb	sy
}
 800058a:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800058c:	4b0d      	ldr	r3, [pc, #52]	@ (80005c4 <SCB_EnableICache+0x48>)
 800058e:	2200      	movs	r2, #0
 8000590:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000594:	f3bf 8f4f 	dsb	sy
}
 8000598:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800059a:	f3bf 8f6f 	isb	sy
}
 800059e:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80005a0:	4b08      	ldr	r3, [pc, #32]	@ (80005c4 <SCB_EnableICache+0x48>)
 80005a2:	695b      	ldr	r3, [r3, #20]
 80005a4:	4a07      	ldr	r2, [pc, #28]	@ (80005c4 <SCB_EnableICache+0x48>)
 80005a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005aa:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80005ac:	f3bf 8f4f 	dsb	sy
}
 80005b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005b2:	f3bf 8f6f 	isb	sy
}
 80005b6:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	e000ed00 	.word	0xe000ed00

080005c8 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80005ce:	4b24      	ldr	r3, [pc, #144]	@ (8000660 <SCB_EnableDCache+0x98>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80005d6:	f3bf 8f4f 	dsb	sy
}
 80005da:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80005dc:	4b20      	ldr	r3, [pc, #128]	@ (8000660 <SCB_EnableDCache+0x98>)
 80005de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80005e2:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	0b5b      	lsrs	r3, r3, #13
 80005e8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80005ec:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	08db      	lsrs	r3, r3, #3
 80005f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80005f6:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	015a      	lsls	r2, r3, #5
 80005fc:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000600:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000602:	68ba      	ldr	r2, [r7, #8]
 8000604:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000606:	4916      	ldr	r1, [pc, #88]	@ (8000660 <SCB_EnableDCache+0x98>)
 8000608:	4313      	orrs	r3, r2
 800060a:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	1e5a      	subs	r2, r3, #1
 8000612:	60ba      	str	r2, [r7, #8]
 8000614:	2b00      	cmp	r3, #0
 8000616:	bf14      	ite	ne
 8000618:	2301      	movne	r3, #1
 800061a:	2300      	moveq	r3, #0
 800061c:	b2db      	uxtb	r3, r3
 800061e:	2b00      	cmp	r3, #0
 8000620:	d1ea      	bne.n	80005f8 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	1e5a      	subs	r2, r3, #1
 8000626:	60fa      	str	r2, [r7, #12]
 8000628:	2b00      	cmp	r3, #0
 800062a:	bf14      	ite	ne
 800062c:	2301      	movne	r3, #1
 800062e:	2300      	moveq	r3, #0
 8000630:	b2db      	uxtb	r3, r3
 8000632:	2b00      	cmp	r3, #0
 8000634:	d1db      	bne.n	80005ee <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000636:	f3bf 8f4f 	dsb	sy
}
 800063a:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800063c:	4b08      	ldr	r3, [pc, #32]	@ (8000660 <SCB_EnableDCache+0x98>)
 800063e:	695b      	ldr	r3, [r3, #20]
 8000640:	4a07      	ldr	r2, [pc, #28]	@ (8000660 <SCB_EnableDCache+0x98>)
 8000642:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000646:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000648:	f3bf 8f4f 	dsb	sy
}
 800064c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800064e:	f3bf 8f6f 	isb	sy
}
 8000652:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000654:	bf00      	nop
 8000656:	3714      	adds	r7, #20
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <_Z16SystemInitializev>:
//
//Used to initialize CPU caches, NVIC and SysTick, as well as oscillators, PLLs, system clocks, bus clocks and some peripheral clocks
//Also enables all GPIO ports, and both DMA1 and DMA2 peripherals
//
//Returns OK if successful, or Fail if initialization failed
Result SystemInitialize(void) {
 8000664:	b580      	push	{r7, lr}
 8000666:	b0c6      	sub	sp, #280	@ 0x118
 8000668:	af00      	add	r7, sp, #0

  //------------------------------------
  //Enable CPU Instruction & Data Caches
  SCB_EnableICache();
 800066a:	f7ff ff87 	bl	800057c <SCB_EnableICache>
  SCB_EnableDCache();
 800066e:	f7ff ffab 	bl	80005c8 <SCB_EnableDCache>

	//----------------------
	//Enable ART Accelerator
  __HAL_FLASH_ART_ENABLE();
 8000672:	4b67      	ldr	r3, [pc, #412]	@ (8000810 <_Z16SystemInitializev+0x1ac>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a66      	ldr	r2, [pc, #408]	@ (8000810 <_Z16SystemInitializev+0x1ac>)
 8000678:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800067c:	6013      	str	r3, [r2, #0]

  //---------------------
  //Enable Flash Prefetch
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800067e:	4b64      	ldr	r3, [pc, #400]	@ (8000810 <_Z16SystemInitializev+0x1ac>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4a63      	ldr	r2, [pc, #396]	@ (8000810 <_Z16SystemInitializev+0x1ac>)
 8000684:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000688:	6013      	str	r3, [r2, #0]

  //--------------------------
  //Set NVIC Priority Grouping
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800068a:	2003      	movs	r0, #3
 800068c:	f000 fb7c 	bl	8000d88 <HAL_NVIC_SetPriorityGrouping>

  //------------
  //Init SysTick
  HAL_InitTick(TICK_INT_PRIORITY);
 8000690:	2000      	movs	r0, #0
 8000692:	f000 fa77 	bl	8000b84 <HAL_InitTick>

  //------------------------------
  //Configure LSE Drive Capability
  HAL_PWR_EnableBkUpAccess();
 8000696:	f000 fd71 	bl	800117c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800069a:	4b5e      	ldr	r3, [pc, #376]	@ (8000814 <_Z16SystemInitializev+0x1b0>)
 800069c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800069e:	4a5d      	ldr	r2, [pc, #372]	@ (8000814 <_Z16SystemInitializev+0x1b0>)
 80006a0:	f023 0318 	bic.w	r3, r3, #24
 80006a4:	6713      	str	r3, [r2, #112]	@ 0x70

  //------------------------------------------------
  //Configure Main Internal Regulator Output Voltage
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a6:	4b5b      	ldr	r3, [pc, #364]	@ (8000814 <_Z16SystemInitializev+0x1b0>)
 80006a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006aa:	4a5a      	ldr	r2, [pc, #360]	@ (8000814 <_Z16SystemInitializev+0x1b0>)
 80006ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80006b2:	4b58      	ldr	r3, [pc, #352]	@ (8000814 <_Z16SystemInitializev+0x1b0>)
 80006b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80006bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006be:	4b56      	ldr	r3, [pc, #344]	@ (8000818 <_Z16SystemInitializev+0x1b4>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4a55      	ldr	r2, [pc, #340]	@ (8000818 <_Z16SystemInitializev+0x1b4>)
 80006c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006c8:	6013      	str	r3, [r2, #0]
 80006ca:	4b53      	ldr	r3, [pc, #332]	@ (8000818 <_Z16SystemInitializev+0x1b4>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80006d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
  //
  //Configure High Speed External (HSE) oscillator to be used for primary system clocks, and setup primary PLL to provide a 216MHz clock
  //Configure Low Speed External (LSE) oscillator to be used for clock source for Real Timer Clock (RTC) peripheral
  //NOTE: HSE Oscillator on STM32F769I-DISCO/STM32F769I-DISC1 board is provided by a 25MHz oscillator (labeled X2 on the PCB)
  //      LSE Oscillator on STM32F769I-DISCO/STM32F769I-DISC1 board is provided by a 32.768kHz oscillator (labeled X3 on the PCB)
  RCC_OscInitTypeDef RCC_OscInit = {0};
 80006d6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80006da:	2234      	movs	r2, #52	@ 0x34
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f001 fe34 	bl	800234c <memset>
  RCC_OscInit.OscillatorType = RCC_OSCILLATORTYPE_HSE | //Define HSE (High Speed External) oscillator to be configured (used for main system clock)
 80006e4:	2305      	movs	r3, #5
 80006e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  		                         RCC_OSCILLATORTYPE_LSE;  //Define LSE (Low Speed External) oscillator to be configured (used for RTC - Real Time Clock)
  RCC_OscInit.HSEState       = RCC_HSE_ON;              //Enable HSE
 80006ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  RCC_OscInit.LSEState       = RCC_LSE_ON;              //Enable LSE
 80006f2:	2301      	movs	r3, #1
 80006f4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  RCC_OscInit.PLL.PLLState   = RCC_PLL_ON;              //Enable primary PLL
 80006f8:	2302      	movs	r3, #2
 80006fa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  RCC_OscInit.PLL.PLLSource  = RCC_PLLSOURCE_HSE;       //Set primary PLL source to HSE
 80006fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000702:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100

    //Set primary PLL values required for 216Mhz system clock
  RCC_OscInit.PLL.PLLM       = 25;
 8000706:	2319      	movs	r3, #25
 8000708:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  RCC_OscInit.PLL.PLLN       = 432;
 800070c:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8000710:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
  RCC_OscInit.PLL.PLLP       = RCC_PLLP_DIV2;
 8000714:	2302      	movs	r3, #2
 8000716:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  RCC_OscInit.PLL.PLLQ       = 4;
 800071a:	2304      	movs	r3, #4
 800071c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

  if (HAL_RCC_OscConfig(&RCC_OscInit) != HAL_OK) {  //Initialize Oscillators using values in init structure
 8000720:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000724:	4618      	mov	r0, r3
 8000726:	f000 fd89 	bl	800123c <HAL_RCC_OscConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	bf14      	ite	ne
 8000730:	2301      	movne	r3, #1
 8000732:	2300      	moveq	r3, #0
 8000734:	b2db      	uxtb	r3, r3
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <_Z16SystemInitializev+0xda>
  	return Fail;
 800073a:	2301      	movs	r3, #1
 800073c:	e143      	b.n	80009c6 <_Z16SystemInitializev+0x362>
  }

  //-------------------
  //Enable SysCfg Clock
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073e:	4b35      	ldr	r3, [pc, #212]	@ (8000814 <_Z16SystemInitializev+0x1b0>)
 8000740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000742:	4a34      	ldr	r2, [pc, #208]	@ (8000814 <_Z16SystemInitializev+0x1b0>)
 8000744:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000748:	6453      	str	r3, [r2, #68]	@ 0x44
 800074a:	4b32      	ldr	r3, [pc, #200]	@ (8000814 <_Z16SystemInitializev+0x1b0>)
 800074c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800074e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000752:	637b      	str	r3, [r7, #52]	@ 0x34
 8000754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

  //---------------------
  //Enable Overdrive Mode
  //
  //This is required to provide best system stability given that we are running at the maximum clock rate of 216MHz for the STM32F769I device
  if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8000756:	f000 fd21 	bl	800119c <HAL_PWREx_EnableOverDrive>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	bf14      	ite	ne
 8000760:	2301      	movne	r3, #1
 8000762:	2300      	moveq	r3, #0
 8000764:	b2db      	uxtb	r3, r3
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <_Z16SystemInitializev+0x10a>
  	return Fail;
 800076a:	2301      	movs	r3, #1
 800076c:	e12b      	b.n	80009c6 <_Z16SystemInitializev+0x362>
  }

  //---------------------------
  //Initialize CPU & Bus Clocks
  RCC_ClkInitTypeDef RCC_ClkInit = {0};
 800076e:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]
 800077c:	611a      	str	r2, [r3, #16]
  RCC_ClkInit.ClockType      = RCC_CLOCKTYPE_HCLK |      //Define which clocks are to be configured (HCLK, SYSCLK, PCLK1, PCLK2)
 800077e:	230f      	movs	r3, #15
 8000780:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  		                         RCC_CLOCKTYPE_SYSCLK |
                               RCC_CLOCKTYPE_PCLK1 |
															 RCC_CLOCKTYPE_PCLK2;

  RCC_ClkInit.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;  //Define primary PLL clock as system clock source
 8000784:	2302      	movs	r3, #2
 8000786:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  RCC_ClkInit.AHBCLKDivider  = RCC_SYSCLK_DIV1;          //Set clock divider for host bus (AHB), DIV1 provides an AHB frequency of 216MHz
 800078a:	2300      	movs	r3, #0
 800078c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

  RCC_ClkInit.APB1CLKDivider = RCC_HCLK_DIV4;            //Set clock divider for peripheral bus 1 (APB1), DIV4 provides an APB1 frequency of 54MHz
 8000790:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000794:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                                                         //NOTE: APB1 timer clocks are clock doubled, providing APB1 timers with 108MHz

  RCC_ClkInit.APB2CLKDivider = RCC_HCLK_DIV2;            //Set clock divider for peripheral bus 2 (APB2), DIV2 provides an APB2 frequency of 108MHz
 8000798:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800079c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
                                                         //NOTE: APB2 timer clocks are clock doubled, providing APB2 timers with 216MHz clocks

  if (HAL_RCC_ClockConfig(&RCC_ClkInit, FLASH_LATENCY_7) != HAL_OK) { //Initialize system clocks using required values, and setting Flash latency to 7 cycles
 80007a0:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80007a4:	2107      	movs	r1, #7
 80007a6:	4618      	mov	r0, r3
 80007a8:	f000 fff6 	bl	8001798 <HAL_RCC_ClockConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	bf14      	ite	ne
 80007b2:	2301      	movne	r3, #1
 80007b4:	2300      	moveq	r3, #0
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <_Z16SystemInitializev+0x15c>
  	return Fail;
 80007bc:	2301      	movs	r3, #1
 80007be:	e102      	b.n	80009c6 <_Z16SystemInitializev+0x362>
  }

  //----------------------------
  //Initialize Peripheral Clocks
  RCC_PeriphCLKInitTypeDef RCC_PeriphClkInit = {0};
 80007c0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80007c4:	2290      	movs	r2, #144	@ 0x90
 80007c6:	2100      	movs	r1, #0
 80007c8:	4618      	mov	r0, r3
 80007ca:	f001 fdbf 	bl	800234c <memset>
  RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC |
 80007ce:	2328      	movs	r3, #40	@ 0x28
 80007d0:	643b      	str	r3, [r7, #64]	@ 0x40
  		                                     RCC_PERIPHCLK_LTDC;

    //Define settings for PLLSAI, as this PLL is also used as the clock source for the LTDC peripheral which we require to run the LCD screen
	RCC_PeriphClkInit.PLLSAI.PLLSAIN       = 384;
 80007d2:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80007d6:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_PeriphClkInit.PLLSAI.PLLSAIP       = RCC_PLLSAIP_DIV8;
 80007d8:	2303      	movs	r3, #3
 80007da:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_PeriphClkInit.PLLSAI.PLLSAIR       = 7;
 80007dc:	2307      	movs	r3, #7
 80007de:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_PeriphClkInit.PLLSAI.PLLSAIQ       = 8;
 80007e0:	2308      	movs	r3, #8
 80007e2:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_PeriphClkInit.PLLSAIDivQ           = 1;
 80007e4:	2301      	movs	r3, #1
 80007e6:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_PeriphClkInit.PLLSAIDivR           = RCC_PLLSAIDIVR_2;
 80007e8:	2300      	movs	r3, #0
 80007ea:	66fb      	str	r3, [r7, #108]	@ 0x6c

  RCC_PeriphClkInit.RTCClockSelection    = RCC_RTCCLKSOURCE_LSE; //Set the LSE oscillator as the clock source for the Real Time Clock
 80007ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007f0:	673b      	str	r3, [r7, #112]	@ 0x70

  if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit) != HAL_OK) { //Initialize the peripheral clocks used the required values
 80007f2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80007f6:	4618      	mov	r0, r3
 80007f8:	f001 f980 	bl	8001afc <HAL_RCCEx_PeriphCLKConfig>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	bf14      	ite	ne
 8000802:	2301      	movne	r3, #1
 8000804:	2300      	moveq	r3, #0
 8000806:	b2db      	uxtb	r3, r3
 8000808:	2b00      	cmp	r3, #0
 800080a:	d007      	beq.n	800081c <_Z16SystemInitializev+0x1b8>
  	return Fail;
 800080c:	2301      	movs	r3, #1
 800080e:	e0da      	b.n	80009c6 <_Z16SystemInitializev+0x362>
 8000810:	40023c00 	.word	0x40023c00
 8000814:	40023800 	.word	0x40023800
 8000818:	40007000 	.word	0x40007000
  }

  //------------------
  //Enable GPIO Clocks
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081c:	4b6c      	ldr	r3, [pc, #432]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800081e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000820:	4a6b      	ldr	r2, [pc, #428]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000822:	f043 0301 	orr.w	r3, r3, #1
 8000826:	6313      	str	r3, [r2, #48]	@ 0x30
 8000828:	4b69      	ldr	r3, [pc, #420]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800082a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082c:	f003 0301 	and.w	r3, r3, #1
 8000830:	633b      	str	r3, [r7, #48]	@ 0x30
 8000832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000834:	4b66      	ldr	r3, [pc, #408]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000838:	4a65      	ldr	r2, [pc, #404]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800083a:	f043 0302 	orr.w	r3, r3, #2
 800083e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000840:	4b63      	ldr	r3, [pc, #396]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000844:	f003 0302 	and.w	r3, r3, #2
 8000848:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800084a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084c:	4b60      	ldr	r3, [pc, #384]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800084e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000850:	4a5f      	ldr	r2, [pc, #380]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000852:	f043 0304 	orr.w	r3, r3, #4
 8000856:	6313      	str	r3, [r2, #48]	@ 0x30
 8000858:	4b5d      	ldr	r3, [pc, #372]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800085a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085c:	f003 0304 	and.w	r3, r3, #4
 8000860:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000864:	4b5a      	ldr	r3, [pc, #360]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000868:	4a59      	ldr	r2, [pc, #356]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800086a:	f043 0308 	orr.w	r3, r3, #8
 800086e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000870:	4b57      	ldr	r3, [pc, #348]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000874:	f003 0308 	and.w	r3, r3, #8
 8000878:	627b      	str	r3, [r7, #36]	@ 0x24
 800087a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800087c:	4b54      	ldr	r3, [pc, #336]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800087e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000880:	4a53      	ldr	r2, [pc, #332]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000882:	f043 0310 	orr.w	r3, r3, #16
 8000886:	6313      	str	r3, [r2, #48]	@ 0x30
 8000888:	4b51      	ldr	r3, [pc, #324]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800088a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088c:	f003 0310 	and.w	r3, r3, #16
 8000890:	623b      	str	r3, [r7, #32]
 8000892:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000894:	4b4e      	ldr	r3, [pc, #312]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000898:	4a4d      	ldr	r2, [pc, #308]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800089a:	f043 0320 	orr.w	r3, r3, #32
 800089e:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a0:	4b4b      	ldr	r3, [pc, #300]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 80008a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a4:	f003 0320 	and.w	r3, r3, #32
 80008a8:	61fb      	str	r3, [r7, #28]
 80008aa:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008ac:	4b48      	ldr	r3, [pc, #288]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 80008ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b0:	4a47      	ldr	r2, [pc, #284]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 80008b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b8:	4b45      	ldr	r3, [pc, #276]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 80008ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008bc:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 80008c0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80008c4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80008ce:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80008d2:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008d4:	4b3e      	ldr	r3, [pc, #248]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 80008d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d8:	4a3d      	ldr	r2, [pc, #244]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 80008da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008de:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e0:	4b3b      	ldr	r3, [pc, #236]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 80008e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e4:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 80008e8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80008ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80008f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80008fa:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80008fc:	4b34      	ldr	r3, [pc, #208]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 80008fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000900:	4a33      	ldr	r2, [pc, #204]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000902:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000906:	6313      	str	r3, [r2, #48]	@ 0x30
 8000908:	4b31      	ldr	r3, [pc, #196]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800090a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090c:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8000910:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000914:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800091e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000922:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000924:	4b2a      	ldr	r3, [pc, #168]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000928:	4a29      	ldr	r2, [pc, #164]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800092a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800092e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000930:	4b27      	ldr	r3, [pc, #156]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000934:	f403 7200 	and.w	r2, r3, #512	@ 0x200
 8000938:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800093c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000946:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800094a:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800094c:	4b20      	ldr	r3, [pc, #128]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800094e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000950:	4a1f      	ldr	r2, [pc, #124]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000952:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000956:	6313      	str	r3, [r2, #48]	@ 0x30
 8000958:	4b1d      	ldr	r3, [pc, #116]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800095a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095c:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8000960:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000964:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800096e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000972:	681b      	ldr	r3, [r3, #0]

  //-----------------
  //Enable DMA Clocks
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000974:	4b16      	ldr	r3, [pc, #88]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000978:	4a15      	ldr	r2, [pc, #84]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800097a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800097e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000980:	4b13      	ldr	r3, [pc, #76]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 8000982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000984:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8000988:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800098c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000996:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800099a:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800099c:	4b0c      	ldr	r3, [pc, #48]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 800099e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a0:	4a0b      	ldr	r2, [pc, #44]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 80009a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80009a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a8:	4b09      	ldr	r3, [pc, #36]	@ (80009d0 <_Z16SystemInitializev+0x36c>)
 80009aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80009b0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80009b4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80009be:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80009c2:	681b      	ldr	r3, [r3, #0]

  //Return
  return OK;
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40023800 	.word	0x40023800

080009d4 <NMI_Handler>:
//includes
#include "handler.hpp"
#include "stm32f7xx_hal.h"


void  NMI_Handler(void) {
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
	while(1)	{}
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <NMI_Handler+0x4>

080009dc <HardFault_Handler>:
}

void  HardFault_Handler(void) {
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
	while(1)	{}
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <HardFault_Handler+0x4>

080009e4 <MemManage_Handler>:
}

void  MemManage_Handler(void) {
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0

}
 80009e8:	bf00      	nop
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr

080009f2 <BusFault_Handler>:

void  BusFault_Handler(void) {
 80009f2:	b480      	push	{r7}
 80009f4:	af00      	add	r7, sp, #0
	while(1)	{}
 80009f6:	bf00      	nop
 80009f8:	e7fd      	b.n	80009f6 <BusFault_Handler+0x4>

080009fa <UsageFault_Handler>:
}

void  UsageFault_Handler(void) {
 80009fa:	b480      	push	{r7}
 80009fc:	af00      	add	r7, sp, #0
	while(1)	{}
 80009fe:	bf00      	nop
 8000a00:	e7fd      	b.n	80009fe <UsageFault_Handler+0x4>

08000a02 <SVC_Handler>:
}

void  SVC_Handler(void) {
 8000a02:	b480      	push	{r7}
 8000a04:	af00      	add	r7, sp, #0
//	while(1)	{}
}
 8000a06:	bf00      	nop
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr

08000a10 <DebugMon_Handler>:

void  DebugMon_Handler(void) {
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
//	while(1)	{}
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr

08000a1e <PendSV_Handler>:

void  PendSV_Handler(void) {
 8000a1e:	b480      	push	{r7}
 8000a20:	af00      	add	r7, sp, #0
//	while(1)	{}
}
 8000a22:	bf00      	nop
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <SysTick_Handler>:

void  SysTick_Handler(void) {
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000a30:	f000 f8d8 	bl	8000be4 <HAL_IncTick>
}
 8000a34:	bf00      	nop
 8000a36:	bd80      	pop	{r7, pc}

08000a38 <_Z8LED_Initv>:
//includes
#include "main.hpp"
#include "boot.hpp"

// GPIO initialization for the LEDs
void LED_Init(void) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b086      	sub	sp, #24
 8000a3c:	af00      	add	r7, sp, #0
	  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000a3e:	4b16      	ldr	r3, [pc, #88]	@ (8000a98 <_Z8LED_Initv+0x60>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	4a15      	ldr	r2, [pc, #84]	@ (8000a98 <_Z8LED_Initv+0x60>)
 8000a44:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4a:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <_Z8LED_Initv+0x60>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000a52:	603b      	str	r3, [r7, #0]
 8000a54:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]

    // Configure Red LED pin
    GPIO_InitStruct.Pin = USERLED_RED_GPIO_PIN;
 8000a64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a68:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a72:	2300      	movs	r3, #0
 8000a74:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(USERLED_RED_GPIO_PORT, &GPIO_InitStruct);
 8000a76:	1d3b      	adds	r3, r7, #4
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4808      	ldr	r0, [pc, #32]	@ (8000a9c <_Z8LED_Initv+0x64>)
 8000a7c:	f000 f9b8 	bl	8000df0 <HAL_GPIO_Init>

    // Configure Green LED pin
    GPIO_InitStruct.Pin = USERLED_GREEN_GPIO_PIN;
 8000a80:	2320      	movs	r3, #32
 8000a82:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(USERLED_GREEN_GPIO_PORT, &GPIO_InitStruct);
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	4619      	mov	r1, r3
 8000a88:	4804      	ldr	r0, [pc, #16]	@ (8000a9c <_Z8LED_Initv+0x64>)
 8000a8a:	f000 f9b1 	bl	8000df0 <HAL_GPIO_Init>
}
 8000a8e:	bf00      	nop
 8000a90:	3718      	adds	r7, #24
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40023800 	.word	0x40023800
 8000a9c:	40022400 	.word	0x40022400

08000aa0 <_Z10Red_LED_Onv>:
void Toggle_Green_LED(void) {
    HAL_GPIO_TogglePin( USERLED_GREEN_GPIO_PORT, USERLED_GREEN_GPIO_PIN);
}

// Turn Red LED On
void Red_LED_On(void) {
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(USERLED_RED_GPIO_PORT, USERLED_RED_GPIO_PIN, GPIO_PIN_SET);
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aaa:	4802      	ldr	r0, [pc, #8]	@ (8000ab4 <_Z10Red_LED_Onv+0x14>)
 8000aac:	f000 fb4c 	bl	8001148 <HAL_GPIO_WritePin>
}
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40022400 	.word	0x40022400

08000ab8 <_Z11Red_LED_Offv>:

// Turn Red LED Off
void Red_LED_Off(void) {
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(USERLED_RED_GPIO_PORT, USERLED_RED_GPIO_PIN, GPIO_PIN_RESET);
 8000abc:	2200      	movs	r2, #0
 8000abe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ac2:	4802      	ldr	r0, [pc, #8]	@ (8000acc <_Z11Red_LED_Offv+0x14>)
 8000ac4:	f000 fb40 	bl	8001148 <HAL_GPIO_WritePin>
}
 8000ac8:	bf00      	nop
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40022400 	.word	0x40022400

08000ad0 <_Z12Green_LED_Onv>:

// Turn Green LED On
void Green_LED_On(void) {
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(USERLED_GREEN_GPIO_PORT, USERLED_GREEN_GPIO_PIN, GPIO_PIN_SET);
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	2120      	movs	r1, #32
 8000ad8:	4802      	ldr	r0, [pc, #8]	@ (8000ae4 <_Z12Green_LED_Onv+0x14>)
 8000ada:	f000 fb35 	bl	8001148 <HAL_GPIO_WritePin>
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40022400 	.word	0x40022400

08000ae8 <_Z13Green_LED_Offv>:

// Turn Green LED Off
void Green_LED_Off(void) {
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(USERLED_GREEN_GPIO_PORT, USERLED_GREEN_GPIO_PIN, GPIO_PIN_RESET);
 8000aec:	2200      	movs	r2, #0
 8000aee:	2120      	movs	r1, #32
 8000af0:	4802      	ldr	r0, [pc, #8]	@ (8000afc <_Z13Green_LED_Offv+0x14>)
 8000af2:	f000 fb29 	bl	8001148 <HAL_GPIO_WritePin>
}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40022400 	.word	0x40022400

08000b00 <main>:


//main
//App entry point
int main(void) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0

	if (SystemInitialize() == Fail)	{
 8000b06:	f7ff fdad 	bl	8000664 <_Z16SystemInitializev>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	bf0c      	ite	eq
 8000b10:	2301      	moveq	r3, #1
 8000b12:	2300      	movne	r3, #0
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <main+0x1e>
		while (1)	{}
 8000b1a:	bf00      	nop
 8000b1c:	e7fd      	b.n	8000b1a <main+0x1a>
	}

	LED_Init();
 8000b1e:	f7ff ff8b 	bl	8000a38 <_Z8LED_Initv>

	while(1)	{

		uint32_t timer;

		        Red_LED_On();
 8000b22:	f7ff ffbd 	bl	8000aa0 <_Z10Red_LED_Onv>
		        Green_LED_Off();
 8000b26:	f7ff ffdf 	bl	8000ae8 <_Z13Green_LED_Offv>

		        timer=0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	607b      	str	r3, [r7, #4]
		        while (	timer < 10000)	{ timer++; }
 8000b2e:	e002      	b.n	8000b36 <main+0x36>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	3301      	adds	r3, #1
 8000b34:	607b      	str	r3, [r7, #4]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d9f7      	bls.n	8000b30 <main+0x30>

		        // Turn Red LED Off, Green LED On
		        Red_LED_Off();
 8000b40:	f7ff ffba 	bl	8000ab8 <_Z11Red_LED_Offv>
		        Green_LED_On();
 8000b44:	f7ff ffc4 	bl	8000ad0 <_Z12Green_LED_Onv>

		        timer=0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	607b      	str	r3, [r7, #4]
		        while (	timer < 10000)	{ timer++; }
 8000b4c:	e002      	b.n	8000b54 <main+0x54>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	3301      	adds	r3, #1
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d9f7      	bls.n	8000b4e <main+0x4e>
	}
 8000b5e:	e7e0      	b.n	8000b22 <main+0x22>

08000b60 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b64:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <SystemInit+0x20>)
 8000b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b6a:	4a05      	ldr	r2, [pc, #20]	@ (8000b80 <SystemInit+0x20>)
 8000b6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	e000ed00 	.word	0xe000ed00

08000b84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <HAL_InitTick+0x54>)
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	4b12      	ldr	r3, [pc, #72]	@ (8000bdc <HAL_InitTick+0x58>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	4619      	mov	r1, r3
 8000b96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f000 f917 	bl	8000dd6 <HAL_SYSTICK_Config>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e00e      	b.n	8000bd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	2b0f      	cmp	r3, #15
 8000bb6:	d80a      	bhi.n	8000bce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	6879      	ldr	r1, [r7, #4]
 8000bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc0:	f000 f8ed 	bl	8000d9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bc4:	4a06      	ldr	r2, [pc, #24]	@ (8000be0 <HAL_InitTick+0x5c>)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	e000      	b.n	8000bd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	20000000 	.word	0x20000000
 8000bdc:	20000008 	.word	0x20000008
 8000be0:	20000004 	.word	0x20000004

08000be4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000be8:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <HAL_IncTick+0x20>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	461a      	mov	r2, r3
 8000bee:	4b06      	ldr	r3, [pc, #24]	@ (8000c08 <HAL_IncTick+0x24>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4413      	add	r3, r2
 8000bf4:	4a04      	ldr	r2, [pc, #16]	@ (8000c08 <HAL_IncTick+0x24>)
 8000bf6:	6013      	str	r3, [r2, #0]
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	20000008 	.word	0x20000008
 8000c08:	20000028 	.word	0x20000028

08000c0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c10:	4b03      	ldr	r3, [pc, #12]	@ (8000c20 <HAL_GetTick+0x14>)
 8000c12:	681b      	ldr	r3, [r3, #0]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	20000028 	.word	0x20000028

08000c24 <__NVIC_SetPriorityGrouping>:
{
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	f003 0307 	and.w	r3, r3, #7
 8000c32:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c34:	4b0b      	ldr	r3, [pc, #44]	@ (8000c64 <__NVIC_SetPriorityGrouping+0x40>)
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c3a:	68ba      	ldr	r2, [r7, #8]
 8000c3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c40:	4013      	ands	r3, r2
 8000c42:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c4c:	4b06      	ldr	r3, [pc, #24]	@ (8000c68 <__NVIC_SetPriorityGrouping+0x44>)
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c52:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <__NVIC_SetPriorityGrouping+0x40>)
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	60d3      	str	r3, [r2, #12]
}
 8000c58:	bf00      	nop
 8000c5a:	3714      	adds	r7, #20
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	e000ed00 	.word	0xe000ed00
 8000c68:	05fa0000 	.word	0x05fa0000

08000c6c <__NVIC_GetPriorityGrouping>:
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c70:	4b04      	ldr	r3, [pc, #16]	@ (8000c84 <__NVIC_GetPriorityGrouping+0x18>)
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	0a1b      	lsrs	r3, r3, #8
 8000c76:	f003 0307 	and.w	r3, r3, #7
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <__NVIC_SetPriority>:
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	6039      	str	r1, [r7, #0]
 8000c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	db0a      	blt.n	8000cb2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	b2da      	uxtb	r2, r3
 8000ca0:	490c      	ldr	r1, [pc, #48]	@ (8000cd4 <__NVIC_SetPriority+0x4c>)
 8000ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca6:	0112      	lsls	r2, r2, #4
 8000ca8:	b2d2      	uxtb	r2, r2
 8000caa:	440b      	add	r3, r1
 8000cac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000cb0:	e00a      	b.n	8000cc8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4908      	ldr	r1, [pc, #32]	@ (8000cd8 <__NVIC_SetPriority+0x50>)
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	3b04      	subs	r3, #4
 8000cc0:	0112      	lsls	r2, r2, #4
 8000cc2:	b2d2      	uxtb	r2, r2
 8000cc4:	440b      	add	r3, r1
 8000cc6:	761a      	strb	r2, [r3, #24]
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	e000e100 	.word	0xe000e100
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <NVIC_EncodePriority>:
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b089      	sub	sp, #36	@ 0x24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	f1c3 0307 	rsb	r3, r3, #7
 8000cf6:	2b04      	cmp	r3, #4
 8000cf8:	bf28      	it	cs
 8000cfa:	2304      	movcs	r3, #4
 8000cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3304      	adds	r3, #4
 8000d02:	2b06      	cmp	r3, #6
 8000d04:	d902      	bls.n	8000d0c <NVIC_EncodePriority+0x30>
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	3b03      	subs	r3, #3
 8000d0a:	e000      	b.n	8000d0e <NVIC_EncodePriority+0x32>
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d10:	f04f 32ff 	mov.w	r2, #4294967295
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	401a      	ands	r2, r3
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d24:	f04f 31ff 	mov.w	r1, #4294967295
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	43d9      	mvns	r1, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d34:	4313      	orrs	r3, r2
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3724      	adds	r7, #36	@ 0x24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
	...

08000d44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d54:	d301      	bcc.n	8000d5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d56:	2301      	movs	r3, #1
 8000d58:	e00f      	b.n	8000d7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d84 <SysTick_Config+0x40>)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	3b01      	subs	r3, #1
 8000d60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d62:	210f      	movs	r1, #15
 8000d64:	f04f 30ff 	mov.w	r0, #4294967295
 8000d68:	f7ff ff8e 	bl	8000c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d6c:	4b05      	ldr	r3, [pc, #20]	@ (8000d84 <SysTick_Config+0x40>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d72:	4b04      	ldr	r3, [pc, #16]	@ (8000d84 <SysTick_Config+0x40>)
 8000d74:	2207      	movs	r2, #7
 8000d76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d78:	2300      	movs	r3, #0
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	e000e010 	.word	0xe000e010

08000d88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	f7ff ff47 	bl	8000c24 <__NVIC_SetPriorityGrouping>
}
 8000d96:	bf00      	nop
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}

08000d9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b086      	sub	sp, #24
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	4603      	mov	r3, r0
 8000da6:	60b9      	str	r1, [r7, #8]
 8000da8:	607a      	str	r2, [r7, #4]
 8000daa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000dac:	2300      	movs	r3, #0
 8000dae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000db0:	f7ff ff5c 	bl	8000c6c <__NVIC_GetPriorityGrouping>
 8000db4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000db6:	687a      	ldr	r2, [r7, #4]
 8000db8:	68b9      	ldr	r1, [r7, #8]
 8000dba:	6978      	ldr	r0, [r7, #20]
 8000dbc:	f7ff ff8e 	bl	8000cdc <NVIC_EncodePriority>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dc6:	4611      	mov	r1, r2
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff ff5d 	bl	8000c88 <__NVIC_SetPriority>
}
 8000dce:	bf00      	nop
 8000dd0:	3718      	adds	r7, #24
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b082      	sub	sp, #8
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dde:	6878      	ldr	r0, [r7, #4]
 8000de0:	f7ff ffb0 	bl	8000d44 <SysTick_Config>
 8000de4:	4603      	mov	r3, r0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
	...

08000df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b089      	sub	sp, #36	@ 0x24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000e02:	2300      	movs	r3, #0
 8000e04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000e06:	2300      	movs	r3, #0
 8000e08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	61fb      	str	r3, [r7, #28]
 8000e0e:	e175      	b.n	80010fc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000e10:	2201      	movs	r2, #1
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	697a      	ldr	r2, [r7, #20]
 8000e20:	4013      	ands	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8000e24:	693a      	ldr	r2, [r7, #16]
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	f040 8164 	bne.w	80010f6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f003 0303 	and.w	r3, r3, #3
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d005      	beq.n	8000e46 <HAL_GPIO_Init+0x56>
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	f003 0303 	and.w	r3, r3, #3
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d130      	bne.n	8000ea8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	2203      	movs	r2, #3
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	43db      	mvns	r3, r3
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	68da      	ldr	r2, [r3, #12]
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	43db      	mvns	r3, r3
 8000e86:	69ba      	ldr	r2, [r7, #24]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	091b      	lsrs	r3, r3, #4
 8000e92:	f003 0201 	and.w	r2, r3, #1
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	69ba      	ldr	r2, [r7, #24]
 8000ea6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	f003 0303 	and.w	r3, r3, #3
 8000eb0:	2b03      	cmp	r3, #3
 8000eb2:	d017      	beq.n	8000ee4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	2203      	movs	r2, #3
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4013      	ands	r3, r2
 8000eca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	689a      	ldr	r2, [r3, #8]
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f003 0303 	and.w	r3, r3, #3
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d123      	bne.n	8000f38 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000ef0:	69fb      	ldr	r3, [r7, #28]
 8000ef2:	08da      	lsrs	r2, r3, #3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	3208      	adds	r2, #8
 8000ef8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000efc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	f003 0307 	and.w	r3, r3, #7
 8000f04:	009b      	lsls	r3, r3, #2
 8000f06:	220f      	movs	r2, #15
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	69ba      	ldr	r2, [r7, #24]
 8000f10:	4013      	ands	r3, r2
 8000f12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	691a      	ldr	r2, [r3, #16]
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	69ba      	ldr	r2, [r7, #24]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	08da      	lsrs	r2, r3, #3
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	3208      	adds	r2, #8
 8000f32:	69b9      	ldr	r1, [r7, #24]
 8000f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	2203      	movs	r2, #3
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	43db      	mvns	r3, r3
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f003 0203 	and.w	r2, r3, #3
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	4313      	orrs	r3, r2
 8000f64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	69ba      	ldr	r2, [r7, #24]
 8000f6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	f000 80be 	beq.w	80010f6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f7a:	4b66      	ldr	r3, [pc, #408]	@ (8001114 <HAL_GPIO_Init+0x324>)
 8000f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f7e:	4a65      	ldr	r2, [pc, #404]	@ (8001114 <HAL_GPIO_Init+0x324>)
 8000f80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f84:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f86:	4b63      	ldr	r3, [pc, #396]	@ (8001114 <HAL_GPIO_Init+0x324>)
 8000f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000f92:	4a61      	ldr	r2, [pc, #388]	@ (8001118 <HAL_GPIO_Init+0x328>)
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	089b      	lsrs	r3, r3, #2
 8000f98:	3302      	adds	r3, #2
 8000f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	220f      	movs	r2, #15
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a58      	ldr	r2, [pc, #352]	@ (800111c <HAL_GPIO_Init+0x32c>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d037      	beq.n	800102e <HAL_GPIO_Init+0x23e>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a57      	ldr	r2, [pc, #348]	@ (8001120 <HAL_GPIO_Init+0x330>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d031      	beq.n	800102a <HAL_GPIO_Init+0x23a>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a56      	ldr	r2, [pc, #344]	@ (8001124 <HAL_GPIO_Init+0x334>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d02b      	beq.n	8001026 <HAL_GPIO_Init+0x236>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a55      	ldr	r2, [pc, #340]	@ (8001128 <HAL_GPIO_Init+0x338>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d025      	beq.n	8001022 <HAL_GPIO_Init+0x232>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a54      	ldr	r2, [pc, #336]	@ (800112c <HAL_GPIO_Init+0x33c>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d01f      	beq.n	800101e <HAL_GPIO_Init+0x22e>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a53      	ldr	r2, [pc, #332]	@ (8001130 <HAL_GPIO_Init+0x340>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d019      	beq.n	800101a <HAL_GPIO_Init+0x22a>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a52      	ldr	r2, [pc, #328]	@ (8001134 <HAL_GPIO_Init+0x344>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d013      	beq.n	8001016 <HAL_GPIO_Init+0x226>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a51      	ldr	r2, [pc, #324]	@ (8001138 <HAL_GPIO_Init+0x348>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d00d      	beq.n	8001012 <HAL_GPIO_Init+0x222>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a50      	ldr	r2, [pc, #320]	@ (800113c <HAL_GPIO_Init+0x34c>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d007      	beq.n	800100e <HAL_GPIO_Init+0x21e>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a4f      	ldr	r2, [pc, #316]	@ (8001140 <HAL_GPIO_Init+0x350>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d101      	bne.n	800100a <HAL_GPIO_Init+0x21a>
 8001006:	2309      	movs	r3, #9
 8001008:	e012      	b.n	8001030 <HAL_GPIO_Init+0x240>
 800100a:	230a      	movs	r3, #10
 800100c:	e010      	b.n	8001030 <HAL_GPIO_Init+0x240>
 800100e:	2308      	movs	r3, #8
 8001010:	e00e      	b.n	8001030 <HAL_GPIO_Init+0x240>
 8001012:	2307      	movs	r3, #7
 8001014:	e00c      	b.n	8001030 <HAL_GPIO_Init+0x240>
 8001016:	2306      	movs	r3, #6
 8001018:	e00a      	b.n	8001030 <HAL_GPIO_Init+0x240>
 800101a:	2305      	movs	r3, #5
 800101c:	e008      	b.n	8001030 <HAL_GPIO_Init+0x240>
 800101e:	2304      	movs	r3, #4
 8001020:	e006      	b.n	8001030 <HAL_GPIO_Init+0x240>
 8001022:	2303      	movs	r3, #3
 8001024:	e004      	b.n	8001030 <HAL_GPIO_Init+0x240>
 8001026:	2302      	movs	r3, #2
 8001028:	e002      	b.n	8001030 <HAL_GPIO_Init+0x240>
 800102a:	2301      	movs	r3, #1
 800102c:	e000      	b.n	8001030 <HAL_GPIO_Init+0x240>
 800102e:	2300      	movs	r3, #0
 8001030:	69fa      	ldr	r2, [r7, #28]
 8001032:	f002 0203 	and.w	r2, r2, #3
 8001036:	0092      	lsls	r2, r2, #2
 8001038:	4093      	lsls	r3, r2
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	4313      	orrs	r3, r2
 800103e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001040:	4935      	ldr	r1, [pc, #212]	@ (8001118 <HAL_GPIO_Init+0x328>)
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	089b      	lsrs	r3, r3, #2
 8001046:	3302      	adds	r3, #2
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800104e:	4b3d      	ldr	r3, [pc, #244]	@ (8001144 <HAL_GPIO_Init+0x354>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	43db      	mvns	r3, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4013      	ands	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d003      	beq.n	8001072 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	4313      	orrs	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001072:	4a34      	ldr	r2, [pc, #208]	@ (8001144 <HAL_GPIO_Init+0x354>)
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001078:	4b32      	ldr	r3, [pc, #200]	@ (8001144 <HAL_GPIO_Init+0x354>)
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	43db      	mvns	r3, r3
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4013      	ands	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d003      	beq.n	800109c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	4313      	orrs	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800109c:	4a29      	ldr	r2, [pc, #164]	@ (8001144 <HAL_GPIO_Init+0x354>)
 800109e:	69bb      	ldr	r3, [r7, #24]
 80010a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010a2:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <HAL_GPIO_Init+0x354>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	43db      	mvns	r3, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4013      	ands	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010c6:	4a1f      	ldr	r2, [pc, #124]	@ (8001144 <HAL_GPIO_Init+0x354>)
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001144 <HAL_GPIO_Init+0x354>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	43db      	mvns	r3, r3
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	4013      	ands	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d003      	beq.n	80010f0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010f0:	4a14      	ldr	r2, [pc, #80]	@ (8001144 <HAL_GPIO_Init+0x354>)
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	3301      	adds	r3, #1
 80010fa:	61fb      	str	r3, [r7, #28]
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	2b0f      	cmp	r3, #15
 8001100:	f67f ae86 	bls.w	8000e10 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001104:	bf00      	nop
 8001106:	bf00      	nop
 8001108:	3724      	adds	r7, #36	@ 0x24
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	40023800 	.word	0x40023800
 8001118:	40013800 	.word	0x40013800
 800111c:	40020000 	.word	0x40020000
 8001120:	40020400 	.word	0x40020400
 8001124:	40020800 	.word	0x40020800
 8001128:	40020c00 	.word	0x40020c00
 800112c:	40021000 	.word	0x40021000
 8001130:	40021400 	.word	0x40021400
 8001134:	40021800 	.word	0x40021800
 8001138:	40021c00 	.word	0x40021c00
 800113c:	40022000 	.word	0x40022000
 8001140:	40022400 	.word	0x40022400
 8001144:	40013c00 	.word	0x40013c00

08001148 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	460b      	mov	r3, r1
 8001152:	807b      	strh	r3, [r7, #2]
 8001154:	4613      	mov	r3, r2
 8001156:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001158:	787b      	ldrb	r3, [r7, #1]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d003      	beq.n	8001166 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800115e:	887a      	ldrh	r2, [r7, #2]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001164:	e003      	b.n	800116e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001166:	887b      	ldrh	r3, [r7, #2]
 8001168:	041a      	lsls	r2, r3, #16
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	619a      	str	r2, [r3, #24]
}
 800116e:	bf00      	nop
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
	...

0800117c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001180:	4b05      	ldr	r3, [pc, #20]	@ (8001198 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a04      	ldr	r2, [pc, #16]	@ (8001198 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001186:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800118a:	6013      	str	r3, [r2, #0]
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	40007000 	.word	0x40007000

0800119c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80011a6:	4b23      	ldr	r3, [pc, #140]	@ (8001234 <HAL_PWREx_EnableOverDrive+0x98>)
 80011a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011aa:	4a22      	ldr	r2, [pc, #136]	@ (8001234 <HAL_PWREx_EnableOverDrive+0x98>)
 80011ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011b2:	4b20      	ldr	r3, [pc, #128]	@ (8001234 <HAL_PWREx_EnableOverDrive+0x98>)
 80011b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ba:	603b      	str	r3, [r7, #0]
 80011bc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80011be:	4b1e      	ldr	r3, [pc, #120]	@ (8001238 <HAL_PWREx_EnableOverDrive+0x9c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a1d      	ldr	r2, [pc, #116]	@ (8001238 <HAL_PWREx_EnableOverDrive+0x9c>)
 80011c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011c8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011ca:	f7ff fd1f 	bl	8000c0c <HAL_GetTick>
 80011ce:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80011d0:	e009      	b.n	80011e6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80011d2:	f7ff fd1b 	bl	8000c0c <HAL_GetTick>
 80011d6:	4602      	mov	r2, r0
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011e0:	d901      	bls.n	80011e6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e022      	b.n	800122c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80011e6:	4b14      	ldr	r3, [pc, #80]	@ (8001238 <HAL_PWREx_EnableOverDrive+0x9c>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011f2:	d1ee      	bne.n	80011d2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80011f4:	4b10      	ldr	r3, [pc, #64]	@ (8001238 <HAL_PWREx_EnableOverDrive+0x9c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a0f      	ldr	r2, [pc, #60]	@ (8001238 <HAL_PWREx_EnableOverDrive+0x9c>)
 80011fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011fe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001200:	f7ff fd04 	bl	8000c0c <HAL_GetTick>
 8001204:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001206:	e009      	b.n	800121c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001208:	f7ff fd00 	bl	8000c0c <HAL_GetTick>
 800120c:	4602      	mov	r2, r0
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001216:	d901      	bls.n	800121c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001218:	2303      	movs	r3, #3
 800121a:	e007      	b.n	800122c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800121c:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <HAL_PWREx_EnableOverDrive+0x9c>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001224:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001228:	d1ee      	bne.n	8001208 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800122a:	2300      	movs	r3, #0
}
 800122c:	4618      	mov	r0, r3
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40023800 	.word	0x40023800
 8001238:	40007000 	.word	0x40007000

0800123c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001244:	2300      	movs	r3, #0
 8001246:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d101      	bne.n	8001252 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e29b      	b.n	800178a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	2b00      	cmp	r3, #0
 800125c:	f000 8087 	beq.w	800136e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001260:	4b96      	ldr	r3, [pc, #600]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	f003 030c 	and.w	r3, r3, #12
 8001268:	2b04      	cmp	r3, #4
 800126a:	d00c      	beq.n	8001286 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800126c:	4b93      	ldr	r3, [pc, #588]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f003 030c 	and.w	r3, r3, #12
 8001274:	2b08      	cmp	r3, #8
 8001276:	d112      	bne.n	800129e <HAL_RCC_OscConfig+0x62>
 8001278:	4b90      	ldr	r3, [pc, #576]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001280:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001284:	d10b      	bne.n	800129e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001286:	4b8d      	ldr	r3, [pc, #564]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d06c      	beq.n	800136c <HAL_RCC_OscConfig+0x130>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d168      	bne.n	800136c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e275      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012a6:	d106      	bne.n	80012b6 <HAL_RCC_OscConfig+0x7a>
 80012a8:	4b84      	ldr	r3, [pc, #528]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a83      	ldr	r2, [pc, #524]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80012ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	e02e      	b.n	8001314 <HAL_RCC_OscConfig+0xd8>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d10c      	bne.n	80012d8 <HAL_RCC_OscConfig+0x9c>
 80012be:	4b7f      	ldr	r3, [pc, #508]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a7e      	ldr	r2, [pc, #504]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80012c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012c8:	6013      	str	r3, [r2, #0]
 80012ca:	4b7c      	ldr	r3, [pc, #496]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a7b      	ldr	r2, [pc, #492]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80012d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012d4:	6013      	str	r3, [r2, #0]
 80012d6:	e01d      	b.n	8001314 <HAL_RCC_OscConfig+0xd8>
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012e0:	d10c      	bne.n	80012fc <HAL_RCC_OscConfig+0xc0>
 80012e2:	4b76      	ldr	r3, [pc, #472]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a75      	ldr	r2, [pc, #468]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80012e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012ec:	6013      	str	r3, [r2, #0]
 80012ee:	4b73      	ldr	r3, [pc, #460]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a72      	ldr	r2, [pc, #456]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80012f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012f8:	6013      	str	r3, [r2, #0]
 80012fa:	e00b      	b.n	8001314 <HAL_RCC_OscConfig+0xd8>
 80012fc:	4b6f      	ldr	r3, [pc, #444]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a6e      	ldr	r2, [pc, #440]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001306:	6013      	str	r3, [r2, #0]
 8001308:	4b6c      	ldr	r3, [pc, #432]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a6b      	ldr	r2, [pc, #428]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 800130e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d013      	beq.n	8001344 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800131c:	f7ff fc76 	bl	8000c0c <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001324:	f7ff fc72 	bl	8000c0c <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b64      	cmp	r3, #100	@ 0x64
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e229      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001336:	4b61      	ldr	r3, [pc, #388]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d0f0      	beq.n	8001324 <HAL_RCC_OscConfig+0xe8>
 8001342:	e014      	b.n	800136e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001344:	f7ff fc62 	bl	8000c0c <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800134c:	f7ff fc5e 	bl	8000c0c <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b64      	cmp	r3, #100	@ 0x64
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e215      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800135e:	4b57      	ldr	r3, [pc, #348]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d1f0      	bne.n	800134c <HAL_RCC_OscConfig+0x110>
 800136a:	e000      	b.n	800136e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800136c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	2b00      	cmp	r3, #0
 8001378:	d069      	beq.n	800144e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800137a:	4b50      	ldr	r3, [pc, #320]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	f003 030c 	and.w	r3, r3, #12
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00b      	beq.n	800139e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001386:	4b4d      	ldr	r3, [pc, #308]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f003 030c 	and.w	r3, r3, #12
 800138e:	2b08      	cmp	r3, #8
 8001390:	d11c      	bne.n	80013cc <HAL_RCC_OscConfig+0x190>
 8001392:	4b4a      	ldr	r3, [pc, #296]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d116      	bne.n	80013cc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800139e:	4b47      	ldr	r3, [pc, #284]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 0302 	and.w	r3, r3, #2
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d005      	beq.n	80013b6 <HAL_RCC_OscConfig+0x17a>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d001      	beq.n	80013b6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e1e9      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013b6:	4b41      	ldr	r3, [pc, #260]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	691b      	ldr	r3, [r3, #16]
 80013c2:	00db      	lsls	r3, r3, #3
 80013c4:	493d      	ldr	r1, [pc, #244]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80013c6:	4313      	orrs	r3, r2
 80013c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ca:	e040      	b.n	800144e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d023      	beq.n	800141c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013d4:	4b39      	ldr	r3, [pc, #228]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a38      	ldr	r2, [pc, #224]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80013da:	f043 0301 	orr.w	r3, r3, #1
 80013de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013e0:	f7ff fc14 	bl	8000c0c <HAL_GetTick>
 80013e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e6:	e008      	b.n	80013fa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013e8:	f7ff fc10 	bl	8000c0c <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d901      	bls.n	80013fa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e1c7      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013fa:	4b30      	ldr	r3, [pc, #192]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d0f0      	beq.n	80013e8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001406:	4b2d      	ldr	r3, [pc, #180]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	691b      	ldr	r3, [r3, #16]
 8001412:	00db      	lsls	r3, r3, #3
 8001414:	4929      	ldr	r1, [pc, #164]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001416:	4313      	orrs	r3, r2
 8001418:	600b      	str	r3, [r1, #0]
 800141a:	e018      	b.n	800144e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800141c:	4b27      	ldr	r3, [pc, #156]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a26      	ldr	r2, [pc, #152]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001422:	f023 0301 	bic.w	r3, r3, #1
 8001426:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001428:	f7ff fbf0 	bl	8000c0c <HAL_GetTick>
 800142c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800142e:	e008      	b.n	8001442 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001430:	f7ff fbec 	bl	8000c0c <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	2b02      	cmp	r3, #2
 800143c:	d901      	bls.n	8001442 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800143e:	2303      	movs	r3, #3
 8001440:	e1a3      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001442:	4b1e      	ldr	r3, [pc, #120]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d1f0      	bne.n	8001430 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0308 	and.w	r3, r3, #8
 8001456:	2b00      	cmp	r3, #0
 8001458:	d038      	beq.n	80014cc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d019      	beq.n	8001496 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001462:	4b16      	ldr	r3, [pc, #88]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001464:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001466:	4a15      	ldr	r2, [pc, #84]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800146e:	f7ff fbcd 	bl	8000c0c <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001476:	f7ff fbc9 	bl	8000c0c <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e180      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001488:	4b0c      	ldr	r3, [pc, #48]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 800148a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0f0      	beq.n	8001476 <HAL_RCC_OscConfig+0x23a>
 8001494:	e01a      	b.n	80014cc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001496:	4b09      	ldr	r3, [pc, #36]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 8001498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800149a:	4a08      	ldr	r2, [pc, #32]	@ (80014bc <HAL_RCC_OscConfig+0x280>)
 800149c:	f023 0301 	bic.w	r3, r3, #1
 80014a0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014a2:	f7ff fbb3 	bl	8000c0c <HAL_GetTick>
 80014a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a8:	e00a      	b.n	80014c0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014aa:	f7ff fbaf 	bl	8000c0c <HAL_GetTick>
 80014ae:	4602      	mov	r2, r0
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d903      	bls.n	80014c0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e166      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
 80014bc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014c0:	4b92      	ldr	r3, [pc, #584]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80014c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014c4:	f003 0302 	and.w	r3, r3, #2
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1ee      	bne.n	80014aa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0304 	and.w	r3, r3, #4
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	f000 80a4 	beq.w	8001622 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014da:	4b8c      	ldr	r3, [pc, #560]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d10d      	bne.n	8001502 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80014e6:	4b89      	ldr	r3, [pc, #548]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80014e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ea:	4a88      	ldr	r2, [pc, #544]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80014ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014f2:	4b86      	ldr	r3, [pc, #536]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80014f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014fe:	2301      	movs	r3, #1
 8001500:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001502:	4b83      	ldr	r3, [pc, #524]	@ (8001710 <HAL_RCC_OscConfig+0x4d4>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800150a:	2b00      	cmp	r3, #0
 800150c:	d118      	bne.n	8001540 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800150e:	4b80      	ldr	r3, [pc, #512]	@ (8001710 <HAL_RCC_OscConfig+0x4d4>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a7f      	ldr	r2, [pc, #508]	@ (8001710 <HAL_RCC_OscConfig+0x4d4>)
 8001514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001518:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800151a:	f7ff fb77 	bl	8000c0c <HAL_GetTick>
 800151e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001520:	e008      	b.n	8001534 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001522:	f7ff fb73 	bl	8000c0c <HAL_GetTick>
 8001526:	4602      	mov	r2, r0
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	2b64      	cmp	r3, #100	@ 0x64
 800152e:	d901      	bls.n	8001534 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001530:	2303      	movs	r3, #3
 8001532:	e12a      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001534:	4b76      	ldr	r3, [pc, #472]	@ (8001710 <HAL_RCC_OscConfig+0x4d4>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800153c:	2b00      	cmp	r3, #0
 800153e:	d0f0      	beq.n	8001522 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	2b01      	cmp	r3, #1
 8001546:	d106      	bne.n	8001556 <HAL_RCC_OscConfig+0x31a>
 8001548:	4b70      	ldr	r3, [pc, #448]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 800154a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800154c:	4a6f      	ldr	r2, [pc, #444]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 800154e:	f043 0301 	orr.w	r3, r3, #1
 8001552:	6713      	str	r3, [r2, #112]	@ 0x70
 8001554:	e02d      	b.n	80015b2 <HAL_RCC_OscConfig+0x376>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d10c      	bne.n	8001578 <HAL_RCC_OscConfig+0x33c>
 800155e:	4b6b      	ldr	r3, [pc, #428]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001562:	4a6a      	ldr	r2, [pc, #424]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001564:	f023 0301 	bic.w	r3, r3, #1
 8001568:	6713      	str	r3, [r2, #112]	@ 0x70
 800156a:	4b68      	ldr	r3, [pc, #416]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 800156c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800156e:	4a67      	ldr	r2, [pc, #412]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001570:	f023 0304 	bic.w	r3, r3, #4
 8001574:	6713      	str	r3, [r2, #112]	@ 0x70
 8001576:	e01c      	b.n	80015b2 <HAL_RCC_OscConfig+0x376>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	2b05      	cmp	r3, #5
 800157e:	d10c      	bne.n	800159a <HAL_RCC_OscConfig+0x35e>
 8001580:	4b62      	ldr	r3, [pc, #392]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001584:	4a61      	ldr	r2, [pc, #388]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001586:	f043 0304 	orr.w	r3, r3, #4
 800158a:	6713      	str	r3, [r2, #112]	@ 0x70
 800158c:	4b5f      	ldr	r3, [pc, #380]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 800158e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001590:	4a5e      	ldr	r2, [pc, #376]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001592:	f043 0301 	orr.w	r3, r3, #1
 8001596:	6713      	str	r3, [r2, #112]	@ 0x70
 8001598:	e00b      	b.n	80015b2 <HAL_RCC_OscConfig+0x376>
 800159a:	4b5c      	ldr	r3, [pc, #368]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 800159c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800159e:	4a5b      	ldr	r2, [pc, #364]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80015a0:	f023 0301 	bic.w	r3, r3, #1
 80015a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80015a6:	4b59      	ldr	r3, [pc, #356]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80015a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015aa:	4a58      	ldr	r2, [pc, #352]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80015ac:	f023 0304 	bic.w	r3, r3, #4
 80015b0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d015      	beq.n	80015e6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ba:	f7ff fb27 	bl	8000c0c <HAL_GetTick>
 80015be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c0:	e00a      	b.n	80015d8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015c2:	f7ff fb23 	bl	8000c0c <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e0d8      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015d8:	4b4c      	ldr	r3, [pc, #304]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80015da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0ee      	beq.n	80015c2 <HAL_RCC_OscConfig+0x386>
 80015e4:	e014      	b.n	8001610 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015e6:	f7ff fb11 	bl	8000c0c <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ec:	e00a      	b.n	8001604 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ee:	f7ff fb0d 	bl	8000c0c <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d901      	bls.n	8001604 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e0c2      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001604:	4b41      	ldr	r3, [pc, #260]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001606:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1ee      	bne.n	80015ee <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001610:	7dfb      	ldrb	r3, [r7, #23]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d105      	bne.n	8001622 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001616:	4b3d      	ldr	r3, [pc, #244]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161a:	4a3c      	ldr	r2, [pc, #240]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 800161c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001620:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	2b00      	cmp	r3, #0
 8001628:	f000 80ae 	beq.w	8001788 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800162c:	4b37      	ldr	r3, [pc, #220]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f003 030c 	and.w	r3, r3, #12
 8001634:	2b08      	cmp	r3, #8
 8001636:	d06d      	beq.n	8001714 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	2b02      	cmp	r3, #2
 800163e:	d14b      	bne.n	80016d8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001640:	4b32      	ldr	r3, [pc, #200]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a31      	ldr	r2, [pc, #196]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001646:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800164a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800164c:	f7ff fade 	bl	8000c0c <HAL_GetTick>
 8001650:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001652:	e008      	b.n	8001666 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001654:	f7ff fada 	bl	8000c0c <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e091      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001666:	4b29      	ldr	r3, [pc, #164]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1f0      	bne.n	8001654 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	69da      	ldr	r2, [r3, #28]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6a1b      	ldr	r3, [r3, #32]
 800167a:	431a      	orrs	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001680:	019b      	lsls	r3, r3, #6
 8001682:	431a      	orrs	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001688:	085b      	lsrs	r3, r3, #1
 800168a:	3b01      	subs	r3, #1
 800168c:	041b      	lsls	r3, r3, #16
 800168e:	431a      	orrs	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001694:	061b      	lsls	r3, r3, #24
 8001696:	431a      	orrs	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169c:	071b      	lsls	r3, r3, #28
 800169e:	491b      	ldr	r1, [pc, #108]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80016a0:	4313      	orrs	r3, r2
 80016a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016a4:	4b19      	ldr	r3, [pc, #100]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a18      	ldr	r2, [pc, #96]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80016aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b0:	f7ff faac 	bl	8000c0c <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016b8:	f7ff faa8 	bl	8000c0c <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e05f      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ca:	4b10      	ldr	r3, [pc, #64]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0f0      	beq.n	80016b8 <HAL_RCC_OscConfig+0x47c>
 80016d6:	e057      	b.n	8001788 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d8:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a0b      	ldr	r2, [pc, #44]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 80016de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e4:	f7ff fa92 	bl	8000c0c <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ec:	f7ff fa8e 	bl	8000c0c <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e045      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016fe:	4b03      	ldr	r3, [pc, #12]	@ (800170c <HAL_RCC_OscConfig+0x4d0>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1f0      	bne.n	80016ec <HAL_RCC_OscConfig+0x4b0>
 800170a:	e03d      	b.n	8001788 <HAL_RCC_OscConfig+0x54c>
 800170c:	40023800 	.word	0x40023800
 8001710:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001714:	4b1f      	ldr	r3, [pc, #124]	@ (8001794 <HAL_RCC_OscConfig+0x558>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	699b      	ldr	r3, [r3, #24]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d030      	beq.n	8001784 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800172c:	429a      	cmp	r2, r3
 800172e:	d129      	bne.n	8001784 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800173a:	429a      	cmp	r2, r3
 800173c:	d122      	bne.n	8001784 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001744:	4013      	ands	r3, r2
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800174a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800174c:	4293      	cmp	r3, r2
 800174e:	d119      	bne.n	8001784 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800175a:	085b      	lsrs	r3, r3, #1
 800175c:	3b01      	subs	r3, #1
 800175e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001760:	429a      	cmp	r2, r3
 8001762:	d10f      	bne.n	8001784 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800176e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001770:	429a      	cmp	r2, r3
 8001772:	d107      	bne.n	8001784 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001780:	429a      	cmp	r2, r3
 8001782:	d001      	beq.n	8001788 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e000      	b.n	800178a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	3718      	adds	r7, #24
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800

08001798 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d101      	bne.n	80017b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e0d0      	b.n	8001952 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017b0:	4b6a      	ldr	r3, [pc, #424]	@ (800195c <HAL_RCC_ClockConfig+0x1c4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 030f 	and.w	r3, r3, #15
 80017b8:	683a      	ldr	r2, [r7, #0]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d910      	bls.n	80017e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017be:	4b67      	ldr	r3, [pc, #412]	@ (800195c <HAL_RCC_ClockConfig+0x1c4>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f023 020f 	bic.w	r2, r3, #15
 80017c6:	4965      	ldr	r1, [pc, #404]	@ (800195c <HAL_RCC_ClockConfig+0x1c4>)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ce:	4b63      	ldr	r3, [pc, #396]	@ (800195c <HAL_RCC_ClockConfig+0x1c4>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 030f 	and.w	r3, r3, #15
 80017d6:	683a      	ldr	r2, [r7, #0]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d001      	beq.n	80017e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e0b8      	b.n	8001952 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d020      	beq.n	800182e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0304 	and.w	r3, r3, #4
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d005      	beq.n	8001804 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017f8:	4b59      	ldr	r3, [pc, #356]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	4a58      	ldr	r2, [pc, #352]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 80017fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001802:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0308 	and.w	r3, r3, #8
 800180c:	2b00      	cmp	r3, #0
 800180e:	d005      	beq.n	800181c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001810:	4b53      	ldr	r3, [pc, #332]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	4a52      	ldr	r2, [pc, #328]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 8001816:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800181a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800181c:	4b50      	ldr	r3, [pc, #320]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	494d      	ldr	r1, [pc, #308]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 800182a:	4313      	orrs	r3, r2
 800182c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b00      	cmp	r3, #0
 8001838:	d040      	beq.n	80018bc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d107      	bne.n	8001852 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001842:	4b47      	ldr	r3, [pc, #284]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d115      	bne.n	800187a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e07f      	b.n	8001952 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	2b02      	cmp	r3, #2
 8001858:	d107      	bne.n	800186a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800185a:	4b41      	ldr	r3, [pc, #260]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d109      	bne.n	800187a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e073      	b.n	8001952 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800186a:	4b3d      	ldr	r3, [pc, #244]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e06b      	b.n	8001952 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800187a:	4b39      	ldr	r3, [pc, #228]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f023 0203 	bic.w	r2, r3, #3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	4936      	ldr	r1, [pc, #216]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 8001888:	4313      	orrs	r3, r2
 800188a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800188c:	f7ff f9be 	bl	8000c0c <HAL_GetTick>
 8001890:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001892:	e00a      	b.n	80018aa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001894:	f7ff f9ba 	bl	8000c0c <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e053      	b.n	8001952 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f003 020c 	and.w	r2, r3, #12
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d1eb      	bne.n	8001894 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018bc:	4b27      	ldr	r3, [pc, #156]	@ (800195c <HAL_RCC_ClockConfig+0x1c4>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 030f 	and.w	r3, r3, #15
 80018c4:	683a      	ldr	r2, [r7, #0]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d210      	bcs.n	80018ec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ca:	4b24      	ldr	r3, [pc, #144]	@ (800195c <HAL_RCC_ClockConfig+0x1c4>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f023 020f 	bic.w	r2, r3, #15
 80018d2:	4922      	ldr	r1, [pc, #136]	@ (800195c <HAL_RCC_ClockConfig+0x1c4>)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018da:	4b20      	ldr	r3, [pc, #128]	@ (800195c <HAL_RCC_ClockConfig+0x1c4>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 030f 	and.w	r3, r3, #15
 80018e2:	683a      	ldr	r2, [r7, #0]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d001      	beq.n	80018ec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e032      	b.n	8001952 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0304 	and.w	r3, r3, #4
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d008      	beq.n	800190a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018f8:	4b19      	ldr	r3, [pc, #100]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	4916      	ldr	r1, [pc, #88]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 8001906:	4313      	orrs	r3, r2
 8001908:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0308 	and.w	r3, r3, #8
 8001912:	2b00      	cmp	r3, #0
 8001914:	d009      	beq.n	800192a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001916:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	691b      	ldr	r3, [r3, #16]
 8001922:	00db      	lsls	r3, r3, #3
 8001924:	490e      	ldr	r1, [pc, #56]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 8001926:	4313      	orrs	r3, r2
 8001928:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800192a:	f000 f821 	bl	8001970 <HAL_RCC_GetSysClockFreq>
 800192e:	4602      	mov	r2, r0
 8001930:	4b0b      	ldr	r3, [pc, #44]	@ (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	091b      	lsrs	r3, r3, #4
 8001936:	f003 030f 	and.w	r3, r3, #15
 800193a:	490a      	ldr	r1, [pc, #40]	@ (8001964 <HAL_RCC_ClockConfig+0x1cc>)
 800193c:	5ccb      	ldrb	r3, [r1, r3]
 800193e:	fa22 f303 	lsr.w	r3, r2, r3
 8001942:	4a09      	ldr	r2, [pc, #36]	@ (8001968 <HAL_RCC_ClockConfig+0x1d0>)
 8001944:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001946:	4b09      	ldr	r3, [pc, #36]	@ (800196c <HAL_RCC_ClockConfig+0x1d4>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff f91a 	bl	8000b84 <HAL_InitTick>

  return HAL_OK;
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40023c00 	.word	0x40023c00
 8001960:	40023800 	.word	0x40023800
 8001964:	080023bc 	.word	0x080023bc
 8001968:	20000000 	.word	0x20000000
 800196c:	20000004 	.word	0x20000004

08001970 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001970:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001974:	b090      	sub	sp, #64	@ 0x40
 8001976:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001978:	2300      	movs	r3, #0
 800197a:	637b      	str	r3, [r7, #52]	@ 0x34
 800197c:	2300      	movs	r3, #0
 800197e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001980:	2300      	movs	r3, #0
 8001982:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8001984:	2300      	movs	r3, #0
 8001986:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001988:	4b59      	ldr	r3, [pc, #356]	@ (8001af0 <HAL_RCC_GetSysClockFreq+0x180>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f003 030c 	and.w	r3, r3, #12
 8001990:	2b08      	cmp	r3, #8
 8001992:	d00d      	beq.n	80019b0 <HAL_RCC_GetSysClockFreq+0x40>
 8001994:	2b08      	cmp	r3, #8
 8001996:	f200 80a1 	bhi.w	8001adc <HAL_RCC_GetSysClockFreq+0x16c>
 800199a:	2b00      	cmp	r3, #0
 800199c:	d002      	beq.n	80019a4 <HAL_RCC_GetSysClockFreq+0x34>
 800199e:	2b04      	cmp	r3, #4
 80019a0:	d003      	beq.n	80019aa <HAL_RCC_GetSysClockFreq+0x3a>
 80019a2:	e09b      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019a4:	4b53      	ldr	r3, [pc, #332]	@ (8001af4 <HAL_RCC_GetSysClockFreq+0x184>)
 80019a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80019a8:	e09b      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019aa:	4b53      	ldr	r3, [pc, #332]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0x188>)
 80019ac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80019ae:	e098      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019b0:	4b4f      	ldr	r3, [pc, #316]	@ (8001af0 <HAL_RCC_GetSysClockFreq+0x180>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019b8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80019ba:	4b4d      	ldr	r3, [pc, #308]	@ (8001af0 <HAL_RCC_GetSysClockFreq+0x180>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d028      	beq.n	8001a18 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019c6:	4b4a      	ldr	r3, [pc, #296]	@ (8001af0 <HAL_RCC_GetSysClockFreq+0x180>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	099b      	lsrs	r3, r3, #6
 80019cc:	2200      	movs	r2, #0
 80019ce:	623b      	str	r3, [r7, #32]
 80019d0:	627a      	str	r2, [r7, #36]	@ 0x24
 80019d2:	6a3b      	ldr	r3, [r7, #32]
 80019d4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80019d8:	2100      	movs	r1, #0
 80019da:	4b47      	ldr	r3, [pc, #284]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0x188>)
 80019dc:	fb03 f201 	mul.w	r2, r3, r1
 80019e0:	2300      	movs	r3, #0
 80019e2:	fb00 f303 	mul.w	r3, r0, r3
 80019e6:	4413      	add	r3, r2
 80019e8:	4a43      	ldr	r2, [pc, #268]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0x188>)
 80019ea:	fba0 1202 	umull	r1, r2, r0, r2
 80019ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80019f0:	460a      	mov	r2, r1
 80019f2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80019f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019f6:	4413      	add	r3, r2
 80019f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019fc:	2200      	movs	r2, #0
 80019fe:	61bb      	str	r3, [r7, #24]
 8001a00:	61fa      	str	r2, [r7, #28]
 8001a02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a06:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001a0a:	f7fe fc15 	bl	8000238 <__aeabi_uldivmod>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4613      	mov	r3, r2
 8001a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001a16:	e053      	b.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a18:	4b35      	ldr	r3, [pc, #212]	@ (8001af0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	099b      	lsrs	r3, r3, #6
 8001a1e:	2200      	movs	r2, #0
 8001a20:	613b      	str	r3, [r7, #16]
 8001a22:	617a      	str	r2, [r7, #20]
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001a2a:	f04f 0b00 	mov.w	fp, #0
 8001a2e:	4652      	mov	r2, sl
 8001a30:	465b      	mov	r3, fp
 8001a32:	f04f 0000 	mov.w	r0, #0
 8001a36:	f04f 0100 	mov.w	r1, #0
 8001a3a:	0159      	lsls	r1, r3, #5
 8001a3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a40:	0150      	lsls	r0, r2, #5
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	ebb2 080a 	subs.w	r8, r2, sl
 8001a4a:	eb63 090b 	sbc.w	r9, r3, fp
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	f04f 0300 	mov.w	r3, #0
 8001a56:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001a5a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001a5e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001a62:	ebb2 0408 	subs.w	r4, r2, r8
 8001a66:	eb63 0509 	sbc.w	r5, r3, r9
 8001a6a:	f04f 0200 	mov.w	r2, #0
 8001a6e:	f04f 0300 	mov.w	r3, #0
 8001a72:	00eb      	lsls	r3, r5, #3
 8001a74:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a78:	00e2      	lsls	r2, r4, #3
 8001a7a:	4614      	mov	r4, r2
 8001a7c:	461d      	mov	r5, r3
 8001a7e:	eb14 030a 	adds.w	r3, r4, sl
 8001a82:	603b      	str	r3, [r7, #0]
 8001a84:	eb45 030b 	adc.w	r3, r5, fp
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	f04f 0300 	mov.w	r3, #0
 8001a92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a96:	4629      	mov	r1, r5
 8001a98:	028b      	lsls	r3, r1, #10
 8001a9a:	4621      	mov	r1, r4
 8001a9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001aa0:	4621      	mov	r1, r4
 8001aa2:	028a      	lsls	r2, r1, #10
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aaa:	2200      	movs	r2, #0
 8001aac:	60bb      	str	r3, [r7, #8]
 8001aae:	60fa      	str	r2, [r7, #12]
 8001ab0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ab4:	f7fe fbc0 	bl	8000238 <__aeabi_uldivmod>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	460b      	mov	r3, r1
 8001abc:	4613      	mov	r3, r2
 8001abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8001af0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	0c1b      	lsrs	r3, r3, #16
 8001ac6:	f003 0303 	and.w	r3, r3, #3
 8001aca:	3301      	adds	r3, #1
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001ad0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ada:	e002      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001adc:	4b05      	ldr	r3, [pc, #20]	@ (8001af4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ade:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ae0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3740      	adds	r7, #64	@ 0x40
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001aee:	bf00      	nop
 8001af0:	40023800 	.word	0x40023800
 8001af4:	00f42400 	.word	0x00f42400
 8001af8:	017d7840 	.word	0x017d7840

08001afc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b088      	sub	sp, #32
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001b14:	2300      	movs	r3, #0
 8001b16:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d012      	beq.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001b24:	4b69      	ldr	r3, [pc, #420]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	4a68      	ldr	r2, [pc, #416]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b2a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001b2e:	6093      	str	r3, [r2, #8]
 8001b30:	4b66      	ldr	r3, [pc, #408]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b38:	4964      	ldr	r1, [pc, #400]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001b46:	2301      	movs	r3, #1
 8001b48:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d017      	beq.n	8001b86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001b56:	4b5d      	ldr	r3, [pc, #372]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b5c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b64:	4959      	ldr	r1, [pc, #356]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001b74:	d101      	bne.n	8001b7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001b76:	2301      	movs	r3, #1
 8001b78:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001b82:	2301      	movs	r3, #1
 8001b84:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d017      	beq.n	8001bc2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001b92:	4b4e      	ldr	r3, [pc, #312]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b98:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba0:	494a      	ldr	r1, [pc, #296]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001bb0:	d101      	bne.n	8001bb6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d101      	bne.n	8001bc2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0320 	and.w	r3, r3, #32
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f000 808b 	beq.w	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001be0:	4b3a      	ldr	r3, [pc, #232]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be4:	4a39      	ldr	r2, [pc, #228]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001be6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bea:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bec:	4b37      	ldr	r3, [pc, #220]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bf4:	60bb      	str	r3, [r7, #8]
 8001bf6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001bf8:	4b35      	ldr	r3, [pc, #212]	@ (8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a34      	ldr	r2, [pc, #208]	@ (8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001bfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c04:	f7ff f802 	bl	8000c0c <HAL_GetTick>
 8001c08:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c0c:	f7fe fffe 	bl	8000c0c <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b64      	cmp	r3, #100	@ 0x64
 8001c18:	d901      	bls.n	8001c1e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e38f      	b.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001c1e:	4b2c      	ldr	r3, [pc, #176]	@ (8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d0f0      	beq.n	8001c0c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001c2a:	4b28      	ldr	r3, [pc, #160]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c32:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d035      	beq.n	8001ca6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d02e      	beq.n	8001ca6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c48:	4b20      	ldr	r3, [pc, #128]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c50:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c52:	4b1e      	ldr	r3, [pc, #120]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c56:	4a1d      	ldr	r2, [pc, #116]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c5c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c62:	4a1a      	ldr	r2, [pc, #104]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c68:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001c6a:	4a18      	ldr	r2, [pc, #96]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001c70:	4b16      	ldr	r3, [pc, #88]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c74:	f003 0301 	and.w	r3, r3, #1
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d114      	bne.n	8001ca6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c7c:	f7fe ffc6 	bl	8000c0c <HAL_GetTick>
 8001c80:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c82:	e00a      	b.n	8001c9a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c84:	f7fe ffc2 	bl	8000c0c <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d901      	bls.n	8001c9a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e351      	b.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d0ee      	beq.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001cb2:	d111      	bne.n	8001cd8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001cb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001cc0:	4b04      	ldr	r3, [pc, #16]	@ (8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001cc2:	400b      	ands	r3, r1
 8001cc4:	4901      	ldr	r1, [pc, #4]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	608b      	str	r3, [r1, #8]
 8001cca:	e00b      	b.n	8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001ccc:	40023800 	.word	0x40023800
 8001cd0:	40007000 	.word	0x40007000
 8001cd4:	0ffffcff 	.word	0x0ffffcff
 8001cd8:	4bac      	ldr	r3, [pc, #688]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	4aab      	ldr	r2, [pc, #684]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001cde:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001ce2:	6093      	str	r3, [r2, #8]
 8001ce4:	4ba9      	ldr	r3, [pc, #676]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ce6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cf0:	49a6      	ldr	r1, [pc, #664]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0310 	and.w	r3, r3, #16
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d010      	beq.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001d02:	4ba2      	ldr	r3, [pc, #648]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d08:	4aa0      	ldr	r2, [pc, #640]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001d0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d0e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d12:	4b9e      	ldr	r3, [pc, #632]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001d14:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d1c:	499b      	ldr	r1, [pc, #620]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d00a      	beq.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d30:	4b96      	ldr	r3, [pc, #600]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d36:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001d3e:	4993      	ldr	r1, [pc, #588]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001d40:	4313      	orrs	r3, r2
 8001d42:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d00a      	beq.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001d52:	4b8e      	ldr	r3, [pc, #568]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d58:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001d60:	498a      	ldr	r1, [pc, #552]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d00a      	beq.n	8001d8a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001d74:	4b85      	ldr	r3, [pc, #532]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d82:	4982      	ldr	r1, [pc, #520]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001d84:	4313      	orrs	r3, r2
 8001d86:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00a      	beq.n	8001dac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001d96:	4b7d      	ldr	r3, [pc, #500]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d9c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001da4:	4979      	ldr	r1, [pc, #484]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d00a      	beq.n	8001dce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001db8:	4b74      	ldr	r3, [pc, #464]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dbe:	f023 0203 	bic.w	r2, r3, #3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc6:	4971      	ldr	r1, [pc, #452]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d00a      	beq.n	8001df0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001dda:	4b6c      	ldr	r3, [pc, #432]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001de0:	f023 020c 	bic.w	r2, r3, #12
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001de8:	4968      	ldr	r1, [pc, #416]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d00a      	beq.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001dfc:	4b63      	ldr	r3, [pc, #396]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e02:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e0a:	4960      	ldr	r1, [pc, #384]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d00a      	beq.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001e1e:	4b5b      	ldr	r3, [pc, #364]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e24:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e2c:	4957      	ldr	r1, [pc, #348]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d00a      	beq.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001e40:	4b52      	ldr	r3, [pc, #328]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e46:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e4e:	494f      	ldr	r1, [pc, #316]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d00a      	beq.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001e62:	4b4a      	ldr	r3, [pc, #296]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e68:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e70:	4946      	ldr	r1, [pc, #280]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d00a      	beq.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001e84:	4b41      	ldr	r3, [pc, #260]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e8a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e92:	493e      	ldr	r1, [pc, #248]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d00a      	beq.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001ea6:	4b39      	ldr	r3, [pc, #228]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eb4:	4935      	ldr	r1, [pc, #212]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d00a      	beq.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001ec8:	4b30      	ldr	r3, [pc, #192]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ece:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001ed6:	492d      	ldr	r1, [pc, #180]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d011      	beq.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001eea:	4b28      	ldr	r3, [pc, #160]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ef0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001ef8:	4924      	ldr	r1, [pc, #144]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001efa:	4313      	orrs	r3, r2
 8001efc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001f04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001f08:	d101      	bne.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0308 	and.w	r3, r3, #8
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d00a      	beq.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001f2a:	4b18      	ldr	r3, [pc, #96]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f30:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f38:	4914      	ldr	r1, [pc, #80]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d00b      	beq.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f52:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f5c:	490b      	ldr	r1, [pc, #44]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d00f      	beq.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8001f70:	4b06      	ldr	r3, [pc, #24]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f76:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001f80:	4902      	ldr	r1, [pc, #8]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001f88:	e002      	b.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8001f8a:	bf00      	nop
 8001f8c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d00b      	beq.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001f9c:	4b8a      	ldr	r3, [pc, #552]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001f9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fa2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fac:	4986      	ldr	r1, [pc, #536]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d00b      	beq.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001fc0:	4b81      	ldr	r3, [pc, #516]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fc6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fd0:	497d      	ldr	r1, [pc, #500]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d006      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 80d6 	beq.w	8002198 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001fec:	4b76      	ldr	r3, [pc, #472]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a75      	ldr	r2, [pc, #468]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001ff2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001ff6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ff8:	f7fe fe08 	bl	8000c0c <HAL_GetTick>
 8001ffc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001ffe:	e008      	b.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002000:	f7fe fe04 	bl	8000c0c <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b64      	cmp	r3, #100	@ 0x64
 800200c:	d901      	bls.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e195      	b.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002012:	4b6d      	ldr	r3, [pc, #436]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f0      	bne.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	2b00      	cmp	r3, #0
 8002028:	d021      	beq.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800202e:	2b00      	cmp	r3, #0
 8002030:	d11d      	bne.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002032:	4b65      	ldr	r3, [pc, #404]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002034:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002038:	0c1b      	lsrs	r3, r3, #16
 800203a:	f003 0303 	and.w	r3, r3, #3
 800203e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002040:	4b61      	ldr	r3, [pc, #388]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002042:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002046:	0e1b      	lsrs	r3, r3, #24
 8002048:	f003 030f 	and.w	r3, r3, #15
 800204c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	019a      	lsls	r2, r3, #6
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	041b      	lsls	r3, r3, #16
 8002058:	431a      	orrs	r2, r3
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	061b      	lsls	r3, r3, #24
 800205e:	431a      	orrs	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	071b      	lsls	r3, r3, #28
 8002066:	4958      	ldr	r1, [pc, #352]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002068:	4313      	orrs	r3, r2
 800206a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d004      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800207e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002082:	d00a      	beq.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800208c:	2b00      	cmp	r3, #0
 800208e:	d02e      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002094:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002098:	d129      	bne.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800209a:	4b4b      	ldr	r3, [pc, #300]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800209c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80020a0:	0c1b      	lsrs	r3, r3, #16
 80020a2:	f003 0303 	and.w	r3, r3, #3
 80020a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80020a8:	4b47      	ldr	r3, [pc, #284]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80020ae:	0f1b      	lsrs	r3, r3, #28
 80020b0:	f003 0307 	and.w	r3, r3, #7
 80020b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	019a      	lsls	r2, r3, #6
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	041b      	lsls	r3, r3, #16
 80020c0:	431a      	orrs	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	061b      	lsls	r3, r3, #24
 80020c8:	431a      	orrs	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	071b      	lsls	r3, r3, #28
 80020ce:	493e      	ldr	r1, [pc, #248]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020d0:	4313      	orrs	r3, r2
 80020d2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80020d6:	4b3c      	ldr	r3, [pc, #240]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020dc:	f023 021f 	bic.w	r2, r3, #31
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e4:	3b01      	subs	r3, #1
 80020e6:	4938      	ldr	r1, [pc, #224]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d01d      	beq.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80020fa:	4b33      	ldr	r3, [pc, #204]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002100:	0e1b      	lsrs	r3, r3, #24
 8002102:	f003 030f 	and.w	r3, r3, #15
 8002106:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002108:	4b2f      	ldr	r3, [pc, #188]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800210a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800210e:	0f1b      	lsrs	r3, r3, #28
 8002110:	f003 0307 	and.w	r3, r3, #7
 8002114:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	019a      	lsls	r2, r3, #6
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	041b      	lsls	r3, r3, #16
 8002122:	431a      	orrs	r2, r3
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	061b      	lsls	r3, r3, #24
 8002128:	431a      	orrs	r2, r3
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	071b      	lsls	r3, r3, #28
 800212e:	4926      	ldr	r1, [pc, #152]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002130:	4313      	orrs	r3, r2
 8002132:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d011      	beq.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	019a      	lsls	r2, r3, #6
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	691b      	ldr	r3, [r3, #16]
 800214c:	041b      	lsls	r3, r3, #16
 800214e:	431a      	orrs	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	061b      	lsls	r3, r3, #24
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	071b      	lsls	r3, r3, #28
 800215e:	491a      	ldr	r1, [pc, #104]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002160:	4313      	orrs	r3, r2
 8002162:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002166:	4b18      	ldr	r3, [pc, #96]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a17      	ldr	r2, [pc, #92]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800216c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002170:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002172:	f7fe fd4b 	bl	8000c0c <HAL_GetTick>
 8002176:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002178:	e008      	b.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800217a:	f7fe fd47 	bl	8000c0c <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	2b64      	cmp	r3, #100	@ 0x64
 8002186:	d901      	bls.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e0d8      	b.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800218c:	4b0e      	ldr	r3, [pc, #56]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d0f0      	beq.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	2b01      	cmp	r3, #1
 800219c:	f040 80ce 	bne.w	800233c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80021a0:	4b09      	ldr	r3, [pc, #36]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a08      	ldr	r2, [pc, #32]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021ac:	f7fe fd2e 	bl	8000c0c <HAL_GetTick>
 80021b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80021b2:	e00b      	b.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80021b4:	f7fe fd2a 	bl	8000c0c <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b64      	cmp	r3, #100	@ 0x64
 80021c0:	d904      	bls.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e0bb      	b.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80021c6:	bf00      	nop
 80021c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80021cc:	4b5e      	ldr	r3, [pc, #376]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80021d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80021d8:	d0ec      	beq.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d009      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d02e      	beq.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d12a      	bne.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002202:	4b51      	ldr	r3, [pc, #324]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002208:	0c1b      	lsrs	r3, r3, #16
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002210:	4b4d      	ldr	r3, [pc, #308]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002216:	0f1b      	lsrs	r3, r3, #28
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	019a      	lsls	r2, r3, #6
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	041b      	lsls	r3, r3, #16
 8002228:	431a      	orrs	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	061b      	lsls	r3, r3, #24
 8002230:	431a      	orrs	r2, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	071b      	lsls	r3, r3, #28
 8002236:	4944      	ldr	r1, [pc, #272]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002238:	4313      	orrs	r3, r2
 800223a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800223e:	4b42      	ldr	r3, [pc, #264]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002240:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002244:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800224c:	3b01      	subs	r3, #1
 800224e:	021b      	lsls	r3, r3, #8
 8002250:	493d      	ldr	r1, [pc, #244]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002252:	4313      	orrs	r3, r2
 8002254:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d022      	beq.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002268:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800226c:	d11d      	bne.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800226e:	4b36      	ldr	r3, [pc, #216]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002274:	0e1b      	lsrs	r3, r3, #24
 8002276:	f003 030f 	and.w	r3, r3, #15
 800227a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800227c:	4b32      	ldr	r3, [pc, #200]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800227e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002282:	0f1b      	lsrs	r3, r3, #28
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	019a      	lsls	r2, r3, #6
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	041b      	lsls	r3, r3, #16
 8002296:	431a      	orrs	r2, r3
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	061b      	lsls	r3, r3, #24
 800229c:	431a      	orrs	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	071b      	lsls	r3, r3, #28
 80022a2:	4929      	ldr	r1, [pc, #164]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0308 	and.w	r3, r3, #8
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d028      	beq.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80022b6:	4b24      	ldr	r3, [pc, #144]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80022b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022bc:	0e1b      	lsrs	r3, r3, #24
 80022be:	f003 030f 	and.w	r3, r3, #15
 80022c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80022c4:	4b20      	ldr	r3, [pc, #128]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80022c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ca:	0c1b      	lsrs	r3, r3, #16
 80022cc:	f003 0303 	and.w	r3, r3, #3
 80022d0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	019a      	lsls	r2, r3, #6
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	041b      	lsls	r3, r3, #16
 80022dc:	431a      	orrs	r2, r3
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	061b      	lsls	r3, r3, #24
 80022e2:	431a      	orrs	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	69db      	ldr	r3, [r3, #28]
 80022e8:	071b      	lsls	r3, r3, #28
 80022ea:	4917      	ldr	r1, [pc, #92]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80022f2:	4b15      	ldr	r3, [pc, #84]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80022f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002300:	4911      	ldr	r1, [pc, #68]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002302:	4313      	orrs	r3, r2
 8002304:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002308:	4b0f      	ldr	r3, [pc, #60]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a0e      	ldr	r2, [pc, #56]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800230e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002312:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002314:	f7fe fc7a 	bl	8000c0c <HAL_GetTick>
 8002318:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800231a:	e008      	b.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800231c:	f7fe fc76 	bl	8000c0c <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b64      	cmp	r3, #100	@ 0x64
 8002328:	d901      	bls.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e007      	b.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800232e:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002336:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800233a:	d1ef      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3720      	adds	r7, #32
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	40023800 	.word	0x40023800

0800234c <memset>:
 800234c:	4402      	add	r2, r0
 800234e:	4603      	mov	r3, r0
 8002350:	4293      	cmp	r3, r2
 8002352:	d100      	bne.n	8002356 <memset+0xa>
 8002354:	4770      	bx	lr
 8002356:	f803 1b01 	strb.w	r1, [r3], #1
 800235a:	e7f9      	b.n	8002350 <memset+0x4>

0800235c <__libc_init_array>:
 800235c:	b570      	push	{r4, r5, r6, lr}
 800235e:	4d0d      	ldr	r5, [pc, #52]	@ (8002394 <__libc_init_array+0x38>)
 8002360:	4c0d      	ldr	r4, [pc, #52]	@ (8002398 <__libc_init_array+0x3c>)
 8002362:	1b64      	subs	r4, r4, r5
 8002364:	10a4      	asrs	r4, r4, #2
 8002366:	2600      	movs	r6, #0
 8002368:	42a6      	cmp	r6, r4
 800236a:	d109      	bne.n	8002380 <__libc_init_array+0x24>
 800236c:	4d0b      	ldr	r5, [pc, #44]	@ (800239c <__libc_init_array+0x40>)
 800236e:	4c0c      	ldr	r4, [pc, #48]	@ (80023a0 <__libc_init_array+0x44>)
 8002370:	f000 f818 	bl	80023a4 <_init>
 8002374:	1b64      	subs	r4, r4, r5
 8002376:	10a4      	asrs	r4, r4, #2
 8002378:	2600      	movs	r6, #0
 800237a:	42a6      	cmp	r6, r4
 800237c:	d105      	bne.n	800238a <__libc_init_array+0x2e>
 800237e:	bd70      	pop	{r4, r5, r6, pc}
 8002380:	f855 3b04 	ldr.w	r3, [r5], #4
 8002384:	4798      	blx	r3
 8002386:	3601      	adds	r6, #1
 8002388:	e7ee      	b.n	8002368 <__libc_init_array+0xc>
 800238a:	f855 3b04 	ldr.w	r3, [r5], #4
 800238e:	4798      	blx	r3
 8002390:	3601      	adds	r6, #1
 8002392:	e7f2      	b.n	800237a <__libc_init_array+0x1e>
 8002394:	080023d4 	.word	0x080023d4
 8002398:	080023d4 	.word	0x080023d4
 800239c:	080023d4 	.word	0x080023d4
 80023a0:	080023d8 	.word	0x080023d8

080023a4 <_init>:
 80023a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023a6:	bf00      	nop
 80023a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023aa:	bc08      	pop	{r3}
 80023ac:	469e      	mov	lr, r3
 80023ae:	4770      	bx	lr

080023b0 <_fini>:
 80023b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023b2:	bf00      	nop
 80023b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023b6:	bc08      	pop	{r3}
 80023b8:	469e      	mov	lr, r3
 80023ba:	4770      	bx	lr
