run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc5vsx95tff1136-1
-top arb_clk_dcm_phasegen_wrapper
-ifmt MIXED
-ifn arb_clk_dcm_phasegen_wrapper_xst.prj
-ofn ../implementation/arb_clk_dcm_phasegen_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation/arb_clk_dcm_phasegen_wrapper}
-vlgincdir {"/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/" "/tools/xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/" }
