# ELBREAD: Elaboration process.
# ELBREAD: Error: ELBREAD_0081 breadboard.v (9): Design unit register instantiated in digital_clock.breadboard not found in searched libraries: digital_clock.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock -check $dsn/src/breadboard.v
# Error: VCP2020 breadboard.v : (17, 17): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 breadboard.v : (17, 17): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 breadboard.v : (17, 17): Syntax error. Unexpected token: end[_END].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/pla_timerCompare.v
# Warning: VCP2640 No modules defined.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock -check $dsn/src/breadboard.v
# Error: VCP2020 breadboard.v : (17, 13): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 breadboard.v : (17, 13): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 breadboard.v : (17, 13): Syntax error. Unexpected token: end[_END].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock -check $dsn/src/breadboard.v
# Error: VCP2020 breadboard.v : (17, 13): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 breadboard.v : (17, 13): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 breadboard.v : (17, 13): Syntax error. Unexpected token: end[_END].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/breadboard.v
# Unit top modules: breadboard.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+breadboard breadboard
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ms.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.4 [s]
# SLP: Finished : 1.5 [s]
# SLP: 0 primitives and 2 (100.00%) other processes in SLP
# SLP: 2 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.6 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4665 kB (elbread=427 elab2=4104 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location E:\LAB\Digital_Clock_With_Date_-_Calender_DSD_Project\dsd_project\digital_clock\src\wave.asdb
#  1:04 PM, Tuesday, January 7, 2025
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
