INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module fulladd32
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module multiplier32
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
