[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54332DDAR production of TEXAS INSTRUMENTS from the text:PHVIN\nGNDBOOT\nVSENSECOMPSS\nCSSD1VIN\nVOUTEN\nTPS54332CI\nCBOOT\nLO\nCORen1\nRO2C1\nC2R3Ren2\nRO1\n6065707580859095100\n0 0.5 1 1.5 2 2.5 3 3.5\nI -□Output□Current□- AOEfficiency□-□%V =□2.5□VO\nV =□5□VI\nV =□12□VI\nV =□15□VI\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheendofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nTPS54332 3.5-A, 28-V,1-MHz, step-down dc-dcconverter withEco-Mode ™\n11Features\n1•3.5-V to28-V input voltage range\n•Adjustable output voltage down to0.8V\n•Integrated 80-mΩhigh-side MOSFET supports up\nto3.5-A continuous output current\n•High efficiency atlight loads withapulse-skipping\nEco-Mode ™\n•Fixed 1-MHz switching frequency\n•Typical 1-μAshutdown quiescent current\n•Adjustable slow-start limits inrush currents\n•Programmable UVLO threshold\n•Overvoltage transient protection\n•Cycle-by-Cycle current limit, frequency foldback\nandthermal shutdown protection\n•Available inthermally enhanced 8-Pin SOIC\nPowerPAD ™package\n•Supported byWEBENCH ™tool\n(http://www.ti.com/lsds/ti/analog/webench/overvie\nw.page )\n2Applications\n•Consumer applications such asset-top boxes,\nCPE equipment, LCD displays, peripherals, and\nbattery chargers\n•Industrial andcaraudio power supplies\n•5-V, 12-V and24-V distributed power systems3Description\nThe TPS54332 isa28-V, 3.5-A non-synchronous\nbuck converter thatintegrates alow-R DS(on) high-side\nMOSFET. Toincrease efficiency atlight loads, a\npulse-skipping Eco-Mode feature isautomatically\nactivated. Furthermore, the1-μAshutdown supply\ncurrent allows thedevice tobeused inbattery-\npowered applications. Current mode control with\ninternal slope compensation simplifies theexternal\ncompensation calculations and reduces component\ncount while allowing the use ofceramic output\ncapacitors. Aresistor divider programs thehysteresis\noftheinput undervoltage lockout. Anovervoltage\ntransient protection circuit limits voltage overshoots\nduring start-up and transient conditions. Acycle-by-\ncycle current limit scheme, frequency foldback and\nthermal shutdown protect thedevice andtheload in\ntheevent ofanoverload condition. TheTPS54332 is\navailable inan8-pin SOIC PowerPAD ™package.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS54332 SOPowerPAD (8) 4.90 mm×3.90 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic Efficiency\n2TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 Handling Ratings ....................................................... 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 Switching Characteristics .......................................... 6\n6.7 Typical Characteristics: Characterization Curves .....7\n6.8 Typical Characteristics: Supplemental Application\nCurves ........................................................................ 8\n7Detailed Description .............................................. 9\n7.1 Overview ................................................................... 9\n7.2 Functional Block Diagram ....................................... 107.3 Feature Description ................................................. 10\n7.4 Device Functional Modes ........................................ 13\n8Application andImplementation ........................ 14\n8.1 Application Information ............................................ 14\n8.2 Typical Application .................................................. 14\n9Power Supply Recommendations ...................... 24\n10Layout ................................................................... 24\n10.1 Layout Guidelines ................................................. 24\n10.2 Layout Example .................................................... 25\n10.3 Estimated Circuit Area .......................................... 25\n10.4 Electromagnetic Interference (EMI)\nConsiderations ......................................................... 25\n11Device andDocumentation Support ................. 26\n11.1 Device Support ...................................................... 26\n11.2 Trademarks ........................................................... 26\n11.3 Electrostatic Discharge Caution ............................ 26\n11.4 Glossary ................................................................ 26\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 26\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(Feburary 2013) toRevision C Page\n•Added PinConfiguration andFunctions section, Handling Rating table, Feature Description section, Device\nFunctional Modes ,Application andImplementation section, Power Supply Recommendations section, Layout\nsection, Device andDocumentation Support section, andMechanical, Packaging, andOrderable Information\nsection ................................................................................................................................................................................... 1\nChanges from Revision A(January 2013) toRevision B Page\n•Deleted Swift ™from thedata sheet title................................................................................................................................ 1\n•Deleted feature Item: ForSWIFT ™Documentation, SeetheTIWebsite atwww.ti.com/swift .............................................. 1\n1\n2\n3\n4 5678 BOOT\nVIN\nEN\nSSPH\nGND\nCOMP\nVSENSEPowerPAD\n(Pin 9)DDA PACKAGE\n(TOP VIEW)\n3TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedChanges from Original (March 2007) toRevision A Page\n•Changed theABSOLUTE MAXIMUM RATINGS table, Input Voltage -ENpinmax value From: 5Vto6V.......................... 4\n5PinConfiguration andFunctions\nPinFunctions\nPIN I/O DESCRIPTION\nNAME NO.\nBOOT 1 O A0.1-μFbootstrap capacitor isrequired between BOOT andPH.Ifthevoltage onthiscapacitor fallsbelow the\nminimum requirement, thehigh-side MOSFET isforced toswitch offuntil thecapacitor isrefreshed.\nVIN 2 I Input supply voltage, 3.5Vto28V.\nEN 3 I Enable pin.Pullbelow 1.25 Vtodisable. Float toenable. Programming theinput undervoltage lockout withtwo\nresistors isrecommended.\nSS 4 I Slow-start pin.Anexternal capacitor connected tothispinsets theoutput risetime.\nVSENS\nE5 I Inverting node ofthegmerror amplifier.\nCOMP 6 O Error amplifier output, andinput tothePWM comparator. Connect frequency compensation components tothis\npin.\nGND 7 - Ground.\nPH 8 O Thesource oftheinternal high-side power MOSFET.\nPowerP\nAD9 - GND pinmust beconnected totheexposed padforproper operation.\n4TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maxmium Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput Voltage VIN –0.3 30 V\nEN –0.3 6\nBOOT 38\nVSENSE –0.3 3\nCOMP –0.3 3\nSS –0.3 3\nOutput Voltage BOOT-PH 8 V\nPH –0.6 30\nPH(10nstransient from ground tonegative peak) –5\nSource Current EN 100 μA\nBOOT 100 mA\nVSENSE 10 μA\nPH 9.25 A\nSink Current VIN 9.25 A\nCOMP 100 μA\nSS 200\nOperating Junction\nTemperature–40 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing withastandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing withastandard ESD control process.6.2 Handling Ratings\nMIN MAX UNIT\nTstg Storage Temperature –65 150 °C\nV(ESD)Electrostatic Discharge Human body model (HBM), perANSI/ESDA/JEDEC JS-\n001, allpins(1)2 kV\nCharged device model (CDM), perJEDEC specification\nJESD22-C101, allpins(2)500 V\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nOperating Input Voltage on(VIN pin) 3.5 28 V\nOperating junction temperature, TJ –40 150 °C\n5TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)TPS54332\nUNIT HSOP\n8PINS\nRθJA Junction-to-ambient thermal resistance 48.7\n°C/WRθJC(top) Junction-to-case (top) thermal resistance 52.4\nRθJB Junction-to-board thermal resistance 25.3\nψJT Junction-to-top characterization parameter 8.4\nψJB Junction-to-board characterization parameter 25.2\nRθJC(bot) Junction-to-case (bottom) thermal resistance 2.3\n6TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated(1) Specified bydesign6.5 Electrical Characteristics\nTJ=–40°Cto150°C,VIN=3.5Vto28V(unless otherwise noted)\nDESCRIPTION TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN PIN)\nInternal undervoltage lockout threshold Rising andFalling 3.5 V\nShutdown supply current EN=0V,VIN=12V,–40°Cto85°C 1 4μA\nOperating –nonswitching supply current VSENSE =0.85 V 82 120μA\nENABLE AND UVLO (ENPIN)\nEnable threshold Rising andFalling 1.25 1.35 V\nInput current Enable threshold –50mV -1 μA\nInput current Enable threshold +50mV -4 μA\nVOLTAGE REFERENCE\nVoltage reference 0.772 0.8 0.828 V\nHIGH-SIDE MOSFET\nOnresistanceBOOT-PH =3V,VIN=3.5V 115 200\nmΩ\nBOOT-PH =6V,VIN=12V 80 150\nERROR AMPLIFIER\nError amplifier transconductance (gm) –2μA<ICOMP <2μA,V(COMP) =1V 92 μmhos\nError amplifier DCgain(1)VSENSE =0.8V 800 V/V\nError amplifier unity gain bandwidth(1)5pFcapacitance from COMP toGND pins 2.7 MHz\nError amplifier source/sink current V(COMP) =1.0V,100-mV overdrive ±7 μA\nSwitch current toCOMP transconductance VIN=12V 12 A/V\nPULSE-SKIPPING ECO-MODE\nPulse-skipping Eco-Mode switch current threshold 160 mA\nCURRENT LIMIT\nCurrent limitthreshold VIN=12V 4.2 6.5 A\nTHERMAL SHUTDOWN\nThermal Shutdown 165 °C\nSLOW-START (SSPIN)\nCharge current V(SS)=0.4V 2 μA\nSStoVSENSE matching V(SS)=0.4V 10 mV\n(1) Specified bydesign6.6 Switching Characteristics\nPARAMETERS TEST CONDITIONS MIN TYP MAX UNIT\nTPS54332 Switching Frequency VIN=12V,25°C 800 1000 1200 kHz\nMinimum controllable ontime VIN=12V,25°C 110 135 ns\nMaximum controllable duty ratio(1)BOOT-PH =6V 90% 93%\n99.51010.51111.51212.51313.514\n-50 -25 0 25 50 75 100 125 150Dmin□-□Minimum□Controllable□Duty□Ratio□-□%\nT -□Junction□Temperature□-□°CJVIN□=□12□V\n90100110120130140\n-50 -25 0 25 50 75 100 125 150Tonmin□-□Minimum□Controllable□On□Time□-□ns\nT -□Junction□Temperature□-□°CJVIN□=□12□V\n980990100010101020\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJfsw□-□Oscillator□Frequency□-□kHzVIN□=□12□V\n0.7760.7820.7880.7940.80.8060.8120.8180.824\n-50 -25 0 25 50 75 100 125 150Vref□-□Voltage□Reference□-□V\nT -□Junction□Temperature□-□°CJVIN□=□12□V\n02468\n3 8 13 18 23 28\nV -□Input□Voltage□-□VIIsd□-□Shutdown□Current□- A/c109T =□150°CJ\nT =□-40°CJ\nT =□25°CJEN□=□0□V\nT -□Junction□Temperature□-□°CJRdson□-□On□Resistance□-□m/c87\n60708090100110120\n-50 -25 0 25 50 75 100 125 150VIN□=□12□V\n7TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated6.7 Typical Characteristics: Characterization Curves\nFigure 1.OnResistance vsJunction Temperature Figure 2.Shutdown Quiescent Current vsInput Voltage\nFigure 3.Switching Frequency vsJunction Temperature Figure 4.Voltage Reference vsJunction Temperature\nFigure 5.Minimum Controllable onTime vsJunction\nTemperatureFigure 6.Minimum Controllable Duty Ratio vsJunction\nTemperature\n3 8 13 18 23 280.751.251.752.252.753.253.75\nI =□3.5 AO\nV -□Output□Voltage□-□VO\nV -□Input□Voltage□-□VI\n3 8 13 18 23 28051015202530\nI =□3.5 AO\nV -□Input□Voltage□-□VIV -□Output□Voltage□-□VO\n1.91.9522.052.1\n-50 -25 0 25 50 75 100 125 150I -□SS□Charge□Current□- ASS/c109\nT -□Junction□Temperature□-□°CJVIN□=□12□V\n33.544.555.566.57\n3 8 13 18 23 28\nV -□Input□Voltage□-□VICurrent□Limit□Threshold□- AT =□150°CJ\nT =□-40°CJT =□25°CJ\n8TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedTypical Characteristics: Characterization Curves (continued)\nFigure 7.SSCharge Current vsJunction Temperature Figure 8.Current Limit Threshold vsInput Voltage\n6.8 Typical Characteristics: Supplemental Application Curves\nFigure 9.Typical Minimum Output Voltage vsInput Voltage Figure 10.Typical Maximum Output Voltage vsInput\nVoltage\n9TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS54332 isa28-V, 3.5-A, step-down (buck) converter with anintegrated high-side, N-channel MOSFET.\nToimprove performance during lineand load transients, thedevice implements aconstant-frequency, current\nmode control, which reduces output capacitance and simplifies external frequency compensation design. The\nTPS54332 hasapre-set switching frequency of1MHz.\nTheTPS54332 needs aminimum input voltage of3.5Vtooperate normally. TheENpinhasaninternal pullup\ncurrent source that can beused toadjust theinput voltage undervoltage lockout (UVLO) with twoexternal\nresistors. Inaddition, thepullup current provides adefault condition when theENpinisfloating forthedevice to\noperate. The operating current is82μAtypically when notswitching and under noload. When thedevice is\ndisabled, thesupply current is1μAtypically.\nTheintegrated 80-mΩhigh-side MOSFET allows forhigh-efficiency power supply designs with continuous output\ncurrents upto3.5A.\nTheTPS54332 reduces theexternal component count byintegrating theboot recharge diode. Thebias voltage\nfortheintegrated high-side MOSFET issupplied byanexternal capacitor ontheBOOT toPHpin.The boot\ncapacitor voltage ismonitored byanUVLO circuit andwillturnthehigh-side MOSFET offwhen thevoltage falls\nbelow apreset threshold of2.1Vtypically. Theoutput voltage canbestepped down toaslowasthereference\nvoltage.\nByadding anexternal capacitor, theslow-start time oftheTPS54332 canbeadjustable which enables flexible\noutput filter selection.\nToimprove theefficiency atlight load conditions, theTPS54332 enters aspecial pulse-skipping Eco-Mode when\nthepeak inductor current drops below 160mAtypically.\nThe frequency foldback reduces theswitching frequency during start-up and over current conditions tohelp\ncontrol theinductor current. Thethermal shutdown gives theadditional protection under fault conditions.\nError\nAmplifier\nR□□□□□Q\nSBoot\nCharge\nBoot\nUVLO\nCurrent\nSense\nOscillatorFrequency\nShiftGate\nDrive\nLogic\nSlope\nCompensationPWM\nLatchPWM\nComparatorECO-MODE\nMinimum□Clamp™\nMaximum\nClampVoltage\nReference\nDischarge\nLogicVSENSE\nCOMPPHBOOTVIN\nGNDThermal\nShutdownEN\nEnable\nComparatorShutdown\nLogicShutdown\nEnable\nThreshold\n/c831.25□V\n0.8□V80□m /c87165C\n2.1V\n12 A/V\nSS\nShutdown\nVSENSE1 A/c109 3 A/c109\ngm□=□92 A/V\nDC□gain□=□800□V/V\nBW□=□2.7□MHz/c109\n2□k/c872 A/c109\n10TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed Frequency PWM Control\nThe TPS54332 uses afixed-frequency, peak-current mode control. The internal switching frequency ofthe\nTPS54332 isfixed at1MHz.\n7.3.2 Voltage Reference (Vref)\nThe voltage reference system produces a±2%initial accuracy voltage reference (±3.5% over temperature) by\nscaling theoutput ofatemperature stable band-gap circuit. Thetypical voltage reference isdesigned at0.8V.\n7.3.3 Bootstrap Voltage (BOOT)\nTheTPS54332 hasanintegrated boot regulator andrequires a0.1-μFceramic capacitor between theBOOT and\nPHpintoprovide thegate drive voltage forthehigh-side MOSFET. Aceramic capacitor with anX7R orX5R\ngrade dielectric isrecommended because ofthestable characteristics over temperature andvoltage. Toimprove\ndropout, theTPS54332 isdesigned tooperate at100% duty cycle aslong astheBOOT toPHpinvoltage is\ngreater than 2.1Vtypically.\n7.3.4 Enable andAdjustable Input Undervoltage Lockout (VIN UVLO)\nTheENpinhasaninternal pullup current source thatprovides thedefault condition oftheTPS54332 operating\nwhen theENpinfloats.\n/c40 /c41/c40 /c41 /c40 /c41\n/c40 /c41SS ref\nSS\nSSC nF V VT ms =I A/c180\n/c109\nEN\nSTART ENVRen2 =V - V+ 1 ARen1/c109\nSTART STOPV - VRen1 =3 A/c109\nEN\n1.25□VVIN\n+\n-Ren1\nRen2TPS54332\n1 A/c109 3 A/c109\n11TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedFeature Description (continued)\nThe TPS54332 isdisabled when theVINpinvoltage falls below internal VINUVLO threshold. TIrecommends\nusing anexternal VINUVLO toaddHysteresis unless VINisgreater than (VOUT+2V).Toadjust theVINUVLO\nwith Hysteresis, usetheexternal circuitry connected totheENpinasshown inFigure 11.Once theENpin\nvoltage exceeds 1.25 V,anadditional 3μAofhysteresis isadded. Use Equation 1andEquation 2tocalculate\ntheresistor values needed forthedesired VINUVLO threshold voltages. TheVSTART istheinput start threshold\nvoltage, theVSTOP istheinput stop threshold voltage andtheVENistheenable threshold voltage of1.25 V.The\nVSTOP should always begreater than 3.5V.\nFigure 11.Adjustable Input Undervoltage Lockout\n(1)\n(2)\n7.3.5 Programmable Slow-Start Using SSPin\nTIhighly recommends programing theslow-start time externally because noslow-start time isimplemented\ninternally. The TPS54332 effectively uses thelower voltage oftheinternal voltage reference ortheSSpin\nvoltage asthepower supply ’sreference voltage fedinto theerror amplifier and willregulate theoutput\naccordingly. Acapacitor (CSS)ontheSSpin-to-ground implements aslow-start time. The TPS54332 hasan\ninternal pullup current source of2μAthatcharges theexternal slow-start capacitor. The equation fortheslow-\nstart time (10% to90%) isshown inEquation 3.TheVrefis0.8V andtheISScurrent is2μA.\n(3)\nThe slow-start time should besetbetween 1msto10mstoensure good start-up behavior. The slow-start\ncapacitor should benomore than 27nF.\nIfduring normal operation, theinput voltage drops below theVINUVLO threshold, ortheENpinispulled below\n1.25 V,orathermal shutdown event occurs, theTPS54332 stops switching.\n7.3.6 Error Amplifier\nThe TPS54332 has atransconductance amplifier fortheerror amplifier. The error amplifier compares the\nVSENSE voltage totheinternal effective voltage reference presented attheinput oftheerror amplifier. The\ntransconductance ofthe error amplifier is92μA/V during normal operation. Frequency compensation\ncomponents areconnected between theCOMP pinandground.\n7.3.7 Slope Compensation\nInorder toprevent thesub-harmonic oscillations when operating thedevice atduty cycles greater than 50%, the\nTPS54332 adds abuilt-in slope compensation which isacompensating ramp totheswitch current signal.\n12TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedFeature Description (continued)\n7.3.8 Current Mode Compensation Design\nTosimplify design efforts using theTPS54332, thetypical designs forcommon applications arelisted inTable 1.\nFordesigns using ceramic output capacitors, proper derating ofceramic output capacitance isrecommended\nwhen doing thestability analysis. This isbecause theactual ceramic capacitance drops considerably from the\nnominal value when theapplied voltage increases. Advanced users may refer totheDetailed Design Procedure\ninthe Application and Implementation section forthe detailed guidelines, oruse the WEBENCH tool\n(http://www.ti.com/lsds/ti/analog/webench/overview.page ).\nTable 1.Typical Designs (Referring toSimplified Schematic onPage 1)\nVIN\n(V)VOUT\n(V)Fsw\n(kHz)Lo\n(μH)Co RO1\n(kΩ)RO2\n(kΩ)C2\n(pF)C1\n(pF)R3\n(kΩ)\n12 5 1000 3.3 Ceramic 22-μF 10 1.91 18 470 24.9\n12 3.3 1000 2.7 Ceramic 22-μFx2 10 3.24 18 1800 39.2\n12 5 1000 3.3 Aluminum 330-μF/160-mohm 10 1.91 22 47 10\n12 3.3 1000 2.7 Aluminum 330-μF/160-mohm 10 3.24 39 100 29.4\n7.3.9 Overcurrent Protection andFrequency Shift\nThe TPS54332 implements current mode control that uses theCOMP pinvoltage toturn offthehigh-side\nMOSFET onacycle-by-cycle basis. Every cycle, theswitch current andtheCOMP pinvoltage arecompared;\nwhen thepeak inductor current intersects theCOMP pinvoltage, thehigh-side switch isturned off.During\novercurrent conditions thatpulltheoutput voltage low,theerror amplifier responds bydriving theCOMP pinhigh,\ncausing theswitch current toincrease. The COMP pinhasamaximum clamp internally, which limit theoutput\ncurrent.\nTheTPS54332 provides robust protection during short circuits. There ispotential forovercurrent runaway inthe\noutput inductor during ashort circuit attheoutput. The TPS54332 solves thisissue byincreasing theoff-time\nduring short circuit conditions bylowering theswitching frequency. Theswitching frequency isdivided by8,4,2,\nand1asthevoltage ramps from 0Vto0.8VonVSENSE pin.Therelationship between theswitching frequency\nandtheVSENSE pinvoltage isshown inTable 2.\nTable 2.Switching Frequency Conditions\nSWITCHING FREQUENCY VSENSE PINVOLTAGE\n1MHz VSENSE ≥0.6V\n1MHz /2 0.6V>VSENSE ≥0.4V\n1MHz /4 0.4V>VSENSE ≥0.2V\n1MHz /8 0.2V>VSENSE\n7.3.10 Overvoltage Transient Protection\nThe TPS54332 incorporates anovervoltage transient protection (OVTP) circuit tominimize output voltage\novershoot when recovering from output fault conditions orstrong unload transients. TheOVTP circuit includes an\novervoltage comparator tocompare theVSENSE pinvoltage and internal thresholds. When theVSENSE pin\nvoltage goes above 109% ×Vref,thehigh-side MOSFET willbeforced off.When theVSENSE pinvoltage falls\nbelow 107% ×Vref,thehigh-side MOSFET willbeenabled again.\n7.3.11 Thermal Shutdown\nThedevice implements aninternal thermal shutdown toprotect itself ifthejunction temperature exceeds 165°C.\nThe thermal shutdown forces thedevice tostop switching when thejunction temperature exceeds thethermal\ntripthreshold. Once thedietemperature decreases below 165°C,thedevice reinitiates thepower-up sequence.\n13TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Operation With VIN<3.5V\nThedevice isrecommended tooperate with input voltages above 3.5V.Thetypical VINUVLO threshold isnot\nspecified andthedevice may operate atinput voltages down totheUVLO voltage. Atinput voltages below the\nactual UVLO voltage, thedevice willnotswitch. IfENisexternally pulled uporleftfloating, when VINpasses the\nUVLO threshold thedevice willbecome active. Switching willcommenced when thesoft-start sequence is\ninitiated.\n7.4.2 Operation With ENControl\nThe enable threshold voltage is1.25 Vtypical. With ENheld below that voltage thedevice isdisabled and\nswitching isinhibited even ifVINisabove itsUVLO threshold. TheICquiescent current isreduced inthisstate. If\ntheENvoltage isincreased above thethreshold while VINisabove itsUVLO threshold, thedevice becomes\nactive. Switching isenabled, andtheslow-start sequence isinitiated.\n7.4.3 Eco-Mode\nThedevice isdesigned tooperate inpulse-skipping Eco-Mode atlight-load currents toboost light-load efficiency.\nWhen thepeak inductor current islower than pulse skip threshold, theCOMP pinvoltage falls to0.5V(typical)\nandthedevice enters Eco-Mode .When thedevice isinEco-Mode, theCOMP pinvoltage isclamped at0.5V\ninternally which prevents thehigh-side integrated MOSFET from switching. The peak inductor current must rise\nabove 160mAfortheCOMP pinvoltage toriseabove 0.5VandexitEco-Mode. Because theintegrated current\ncomparator catches thepeak inductor current only, theaverage load current entering Eco-Mode varies with the\napplications andexternal output filters.\n14TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nTheTPS54332 istypically used asstep down converters, which convert avoltage from 3.5V-28Vtoalower\nvoltage. WEBENCH software isavailable toaidinthedesign andanalysis ofcircuits.\nTPS54231 TPS54232 TPS54233 TPS54331 TPS54332\nIO(Max) 2A 2A 2A 3A 3.5A\nInput Voltage Range 3.5V-28V 3.5V-28V 3.5V-28V 3.5V-28V 3.5V-28V\nSwitching Freq. (Typ) 570kHz 1000 kHz 285kHz 570kHz 1000 kHz\nSwitch Current Limit (Min) 2.3A 2.3A 2.3A 3.5A 4.2A\nPin/Package 8/SOIC 8/SOIC 8/SOIC 8/SOIC 8/SO PowerPAD ™\n8.2 Typical Application\nFigure 12.Typical Application Schematic\n8.2.1 Design Requirements\nForthisdesign example, usethefollowing astheinput parameters:\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage range 5Vto15V\nOutput voltage 2.5V\nInput ripple voltage 200mV\nOutput ripple voltage 20mV\nOutput current rating 3.5A\nOperating Frequency 1MHz\n/c40 /c41OUT(MAX)\nIN OUT(MAX) MAX\nBULK SWI 0.25\nV = + I ESRC f/c180\n/c68 /c180/c180\nOUT REFR5V = V +1R6/c233 /c249/c180/c234 /c250/c235 /c251\nREF\nOUT REFR5 VR6 =V V/c180\n/c45\n15TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8.2.2 Detailed Design Procedure\nThe following design procedure can beused toselect component values fortheTPS54332. Alternately, the\nWEBENCH Tool may beused togenerate acomplete design. The WEBENCH Tool uses aniterative design\nprocedure and accesses acomprehensive database ofcomponents when generating adesign. This section\npresents asimplified discussion ofthedesign process.\n8.2.2.1 Switching Frequency\nTheswitching frequency fortheTPS54332 isfixed at1MHz.\n8.2.2.2 Output Voltage SetPoint\nThe output voltage oftheTPS54332 isexternally adjustable using aresistor divider network. Intheapplication\ncircuit ofFigure 12,thisdivider network iscomprised ofR5andR6.Therelationship oftheoutput voltage tothe\nresistor divider isgiven byEquation 4andEquation 5.\n(4)\n(5)\nChoose R5tobeapproximately 10kΩ.Slightly increasing ordecreasing R5canresult incloser output voltage\nmatching when using standard value resistors. Inthisdesign, R4=10.2 kΩandR=4.75 kΩ,resulting ina2.5-V\noutput voltage.\n8.2.2.3 Input Capacitors\nTheTPS54332 requires aninput decoupling capacitor anddepending ontheapplication, abulk-input capacitor.\nThetypical recommended value forthedecoupling capacitor is10μF.Ahigh-quality ceramic type X5R orX7R is\nrecommended. The voltage rating should begreater than themaximum input voltage. Asmaller value may be\nused aslong asallother requirements aremet; however 10μFhasbeen shown towork wellinawide variety of\ncircuits. Additionally, some bulk capacitance may beneeded, especially iftheTPS54332 circuit isnotlocated\nwithin about 2inches from theinput voltage source. Thevalue forthiscapacitor isnotcritical butshould berated\ntohandle themaximum input voltage including ripple voltage, and should filter theoutput sothat input ripple\nvoltage isacceptable. Forthisdesign, asingle 10-μFcapacitor isused fortheinput decoupling capacitor. Itis\nX5R dielectric rated for25V.The equivalent series resistance (ESR) isapproximately 3mΩ,and thecurrent\nrating is3A.\nThis input ripple voltage canbeapproximated byEquation 6.\n(6)\nWhere IOUT(MAX) isthemaximum load current, fSWistheswitching frequency (derated byafactor of0.8), CBULK is\nthebulk capacitor value andESR MAXisthemaximum series resistance ofthebulk capacitor.\nThe maximum RMS imput ripple current also needs tobechecked. Forworst case conditions, thiscan be\napproximated byEquation 7.\n(7)\nInthiscase, theinput ripple voltage would be98mVand theRMS ripple current would be1.75 A.Itisalso\nimportant tonote thattheactual input voltage ripple willbegreatly affected byparasitic associated withthelayout\nandtheoutput impedance ofthevoltage source. Theactual input voltage ripple forthiscircuit isshown inDesign\nParameters andislarger than thecalculated value. This measured value isstillbelow thespecified input limit of\n200mV. Themaximum voltage across theinput capacitors would beVINmax plusΔVIN/2. Thechosen bypass\ncapacitor israted for25Vand theripple current capacity isgreater than 3A,providing ample margin. Itis\nimportant thatthemaximum ratings forvoltage andcurrent arenotexceeded under anycircumstance.\n/c40 /c41/c180 /c45\n/c180 /c180 /c180OUT IN(MAX) OUT\nL(PK) OUT(MAX)\nIN(MAX) OUT SWV V V\nI = I +1.6 V L F\n/c40 /c41/c230 /c246 /c180 /c45/c231 /c247/c180/c231 /c247 /c180 /c180 /c180/c232 /c2482\nOUT IN(MAX) OUT 2\nL(RMS) OUT(MAX)\nIN(MAX) OUT SWV V V 1I = I +12 V L F 0.8\n/c40 /c41 OUT IN(MAX) OUT\nLPP\nIN(MAX) OUT SWV × V V\nI =V × L ƒ 0.8/c45\n/c180 /c180\n/c40 /c41\n0.8/c180 /c45\n/c180 /c180 /c180 /c180OUT(MAX) IN(MAX) OUT\nMIN\nIN(MAX) IND OUT SWV V V\nL =V K I F\n16TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8.2.2.4 Output Filter Components\nTwo components need tobeselected fortheoutput filter, theoutput inductor L1and theoutput capacitance.\nSince theTPS54332 isanexternally compensated device, awide range offilter component types andvalues can\nbesupported.\n8.2.2.5 Inductor Selection\nTocalculate theminimum value oftheoutput inductor, useEquation 8.\n(8)\nKINDisacoefficient thatrepresents theamount ofinductor ripple current relative tothemaximum output current.\nIngeneral, thisvalue isatthediscretion ofthedesigner; however, thefollowing guidelines may beused. For\ndesigns using low-ESR output capacitors such asceramics, avalue ashigh asKIND=0.4may beused. When\nusing higher ESR output capacitors, KIND=0.2yields better results.\nForthisdesign example, useKIND=0.3andtheminimum inductor value iscalculated tobe2.48μH.Forthis\ndesign, al2.5-μHinductor ischosen.\nFortheoutput filter inductor, itisimportant thattheRMS current andsaturation current ratings notbeexceeded.\nThepeak-to-peak inductor current iscalculated using Equation 9.\n(9)\nTheRMS inductor current canbefound from Equation 10.\n(10)\nAndthepeak inductor current canbedetermined withEquation 11.\n(11)\n(12)\nForthisdesign, theRMS inductor current is3.51 Aandthepeak inductor current is4.15 A.Thechosen inductor\nisaCoilcraft MSS1038-252NX_ 2.5-μH.Ithasasaturation current rating of7.62 AandanRMS current rating of\n6.55 A,meeting these requirements. Smaller orlarger inductor values canbeused depending ontheamount of\nripple current thedesigner wishes toallow solong astheother design requirements aremet. Larger value\ninductors willhave lower ACcurrent andresult inlower output voltage ripple, while smaller inductor values will\nincrease accurrent andoutput voltage ripple. Ingeneral, inductor values forusewith theTPS54332 areinthe\nrange of1μHto47μH.\n8.2.2.6 Capacitor Selection\nTheimportant design factors fortheoutput capacitor areDCvoltage rating, ripple current rating, andequivalent\nseries resistance (ESR). The DCvoltage andripple current ratings cannot beexceeded. The ESR isimportant\nbecause along with theinductor current itdetermines theamount ofoutput ripple voltage. Theactual value ofthe\noutput capacitor isnotcritical, butsome practical limits doexist. Consider therelationship between thedesired\nclosed-loop crossover frequency ofthedesign and LCcorner frequency oftheoutput filter. Ingeneral, itis\ndesirable tokeep theclosed-loop crossover frequency atless than 1/5oftheswitching frequency. With high-\nswitching frequencies such asthe1MHz frequency ofthisdesign, internal circuit limitations oftheTPS54332\nlimit thepractical maximum crossover frequency toabout 75kHz. Ingeneral, theclosed-loop crossover\nfrequency should behigher than thecorner frequency determined bytheload impedance and theoutput\ncapacitor. This limits theminimum capacitor value fortheoutput filter to:\nggm REF\nDC\nOV V\nG =V/c180\n/c40 /c41\n12OUT IN(MAX) OUT\nCOUT(RMS)\nIN(MAX) OUT SW CV × V V 1I = ×V × L × F × N/c230 /c246 /c45/c231 /c247\n/c231 /c247/c232 /c248\n/c40 /c41OPPMAX\nmax\nLPP SW OD 0.5 VESR =I 4 F C/c45\n/c45/c180 /c180\n/c250/c251/c249\n/c234/c235/c233/c43/c180 /c180/c45/c61ESR\nO SWLPP OPP RC FDI V4) 5 . 0 (\n) 2 /( 1max_ min _ CO O O F R C /c180 /c180/c180 /c61 /c112\n17TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated(13)\nWhere ROistheoutput load impedance (VO/IO)and fCOisthedesired crossover frequency. Foradesired\nmaximum crossover of75kHztheminimum value fortheoutput capacitor isaround 3.2μF.This may notsatisfy\ntheoutput ripple voltage requirement. Theoutput ripple voltage consists oftwocomponents; thevoltage change\nduetothecharge anddischarge oftheoutput filter capacitance andthevoltage change duetotheripple current\ntimes theESR oftheoutput filter capacitor. Theoutput ripple voltage canbeestimated by:\n(14)\nWhere COisthetotal effective output capacitance.\nThe maximum ESR oftheoutput capacitor canbedetermined from theamount ofallowable output ripple as\nspecified intheinitial design parameters. Thecontribution totheoutput ripple voltage duetoESR istheinductor\nripple current times theESR oftheoutput filter, sothemaximum specified ESR aslisted inthecapacitor data\nsheet isgiven byEquation 15.\n(15)\nWhere VOPPMAX isthedesired maximum peak-to-peak output ripple. The maximum RMS ripple current inthe\noutput capacitor isgiven byEquation 16.\n(16)\nThe minimum switching frequency should beused intheabove equations (derated byafactor of0.8). Forthis\ndesign example, two47-μFceramic output capacitors arechosen forC2andC3.These arerated at10Vwith a\nmaximum ESR of3mΩandaripple current rating inexcess of3A.The calculated total RMS ripple current is\n300 mA(150 mAeach) and thetotal ESR required is20mΩorless. These output capacitors exceed the\nrequirements byawide margin andwillresult inareliable, high-performance design. itisimportant tonote that\ntheactual capacitance incircuit may beless than thecatalog value when theoutput isoperating atthedesired\noutput of2.5V.10-V rated capacitors areused tominimize thethisreduction incapacitance duetodcvoltage on\ntheoutput. Theselected output capacitor must berated foravoltage greater than thedesired output voltage plus\n½theripple voltage. Any derating amount must also beincluded. Other capacitor types work well with the\nTPS54332, depending ontheneeds oftheapplication.\n8.2.2.7 Compensation Components\nThe external compensation used with theTPS54332 allows forawide range ofoutput filter configurations. A\nlarge range ofcapacitor values and types ofdielectric aresupported. The design example uses ceramic X5R\ndielectric output capacitors, butother types aresupported.\nAType IIcompensation scheme isrecommended fortheTPS54332. Thecompensation components arechosen\ntosetthedesired closed-loop crossover frequency andphase margin foroutput filter components. The type II\ncompensation has thefollowing characteristics; aDCgain component, alow-frequency pole, and amid-\nfrequency zero orpole pair.\nTheDCgain isdetermined byEquation 17.\n(17)\nWhere:\nVggm=800\nVREF=0.8V\nThelow-frequency pole isdetermined byEquation 18.\nk F FCO P /c180 /c611\nkFFCO\nZ/c611\n/c247\n/c248/c246/c231\n/c232/c230/c43 /c61 deg452tanPBk\n/c40 /c41 90deg PB = PM PL /c45 /c45\n/c40 /c41 /c40 /c41 10 a a /c112 /c112/c180 /c180 /c180 /c180 /c45 /c180 /c180 /c180 /c180 /c45CO ESR O CO O O PL = tan 2 F R C tan 2 F R C dB\n/c40 /c41 SENSE CO O Gain = 20 log 2 R F C /c112 /c45 /c180 /c180 /c180 /c180\n/c40 /c41 P1 Z PF = 1/ 2 R C /c112 /c180 /c180 /c180\n/c40 /c41 Z1 Z ZF = 1/ 2 R C /c112 /c180 /c180 /c180\n/c40 /c41 /c112 /c180 /c180 /c180PO OO ZF = 1/ 2 R C\n18TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated(18)\nROA=8.696 MΩ.\nThemid-frequency zero isdetermined byEquation 19.\n(19)\nAnd, themid-frequency pole isgiven byEquation 20.\n(20)\nThefirststep istochoose theclosed-loop crossover frequency. Theclosed-loop crossover frequency should be\nless than 1/8oftheminimum operating frequency, butfortheTPS54332 itisrecommended thatthemaximum\nclosed-loop crossover frequency benotgreater than 75kHz. Next, therequired gain and phase boost ofthe\ncrossover network needs tobecalculated. Bydefinition, thegain ofthecompensation network must bethe\ninverse ofthegain ofthemodulator and output filter. Forthisdesign example, where theESR zero ismuch\nhigher than theclosed-loop crossover frequency, thegain ofthemodulator andoutput filter canbeapproximated\nbyEquation 21.\n(21)\nWhere:\nRSENSE =1Ω/12\nFCO=Closed-loop crossover frequency\nCO=Output capacitance\nThephase lossisgiven byEquation 22.\n(22)\nWhere:\nRESR=Equivalent series resistance oftheoutput capacitor\nRO=VO/IO\nThe measured overall loop response forthecircuit isgiven inFigure 20.Note that theactual closed-loop\ncrossover frequency ishigher than intended atabout 25kHz. This isprimarily due tovariation intheactual\nvalues oftheoutput filter components andtolerance variation oftheinternal feed-forward gain circuitry. Overall\nthedesign hasgreater than 60degrees ofphase margin andwillbecompletely stable over allcombinations of\nlineandload variability.\nNow thatthephase loss isknown therequired amount ofphase boost tomeet thephase margin requirement\ncanbedetermined. Therequired phase boost isgiven byEquation 23.\n(23)\nWhere PM=thedesired phase margin.\nAzero /pole pair ofthecompensation network willbeplaced symmetrically around theintended closed-loop\nfrequency toprovide maximum phase boost atthecrossover point. Theamount ofseparation canbedetermined\nbyEquation 24andtheresultant zero andpole frequencies aregiven byEquation 25andEquation 26.\n(24)\n(25)\n(26)\n1Cp/c112 /c180 /c180 /c180= = 9.8 pF2 216000 75000\n1Cz/c112 /c180 /c180 /c180= = 183 pF2 11570 75000\n/c112 /c180 /c180 /c180 /c180 /c180 /c180 /c180/c87/c180 /c180-6 62 50000 2.5 82 10 8.696 10Rz = = 72.92 k12 800 0.8\nz PPR FC/c180 /c180/c180/c61\n1 21\n/c112\nz ZZR FC/c180 /c180/c180/c61\n1 21\n/c112\nCO O O OA\nZ\nICOMP ggm REF2 × × F × V × C × RR =GM × V × V/c112\n19TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedThelow-frequency pole issetsothatthegain atthecrossover frequency isequal totheinverse ofthegain ofthe\nmodulator andoutput filter. Due totherelationships established bythepole andzero relationships, thevalue of\nRZcanbederived directly byEquation 27.\n(27)\nWhere:\nVO=Output voltage\nCO=Output capacitance\nFCO=Desired crossover frequency\nROA=8.696 MΩ\nGM COMP =12A/V\nVggm=800\nVREF=0.8V\nWith RZknown, CZandCPcanbecalculated using Equation 28andEquation 29.\n(28)\n(29)\nForthisdesign, thetwo47-μFoutput capacitors areused. Forceramic capacitors, theactual output capacitance\nisless than therated value when thecapacitors have aDCbias voltage applied. This isthecase inadc/dc\nconverter. Theactual output capacitance may beaslowas54μF.Thecombined ESR isapproximately .001Ω.\nUsing Equation 21andEquation 22,theoutput stage gain andphase lossareequivalent as:\nGain =–6.94 dB\nand\nPL-–93.94 degrees\nFor70degrees ofphase margin, Equation 23requires 63.64 degrees ofphase boost.\nEquation 24,Equation 25,andEquation 26areused tofindthezero andpole frequencies of:\nFZ1=11.57 kHz\nAnd\nFP1=216kHz\nRZ,CZ,andCParecalculated using Equation 27,Equation 28,andEquation 29.\n(30)\n(31)\n(32)\nUsing standard values forR3,C6,andC7intheapplication schematic ofFigure 12.\nR3=75kΩ\nC6=180pF\nC7=10pF\nV = 0.118 x ((V - I x R + V ) - I x R ) - VO(min) IN(max) Omin DS(on) max) D O(min) L D\nV = 0.91 x ((V – I x R ) + V ) – (I x R ) – VO(max) IN(min) O(max) DS(on) max D O(max) L D\n20TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8.2.2.8 Bootstrap Capacitor\nEvery TPS54332 design requires abootstrap capacitor, C4. The bootstrap capacitor must be0.1μF.The\nbootstrap capacitor islocated between thePHpins andBOOT pin.The bootstrap capacitor should beahigh-\nquality, ceramic type withX7R orX5R grade dielectric fortemperature stability.\n8.2.2.9 Catch Diode\nTheTPS54332 isdesigned tooperate using anexternal catch diode between PHandGND. Theselected diode\nmust meet theabsolute maximum ratings fortheapplication: Reverse voltage must behigher than themaximum\nvoltage atthePHpin,which isVin(max) +0.5V.Peak current must begreater than IOUTMAX plus onhalfthe\npeak-to-peak inductor current. Forward-voltage drop should besmall forhigher efficiencies. Itisimportant tonote\nthatthecatch diode conduction time istypically longer than thehigh-side FET ontime, soattention paid todiode\nparameters canmake amarked improvement inoverall efficiency. Additionally, check thatthedevice chosen is\ncapable ofdissipating thepower losses. Forthisdesign, aDiodes, Inc.B340A ischosen, with areverse voltage\nof40V,forward current of3A,andaforward voltage drop of0.5V.\n8.2.2.10 Output Voltage Limitations\nDue totheinternal design oftheTPS54332, there areboth upper andlower output voltage limits foranygiven\ninput voltage. The upper limit oftheoutput voltage setpoint isconstrained bythemaximum duty cycle of91%\nandisgiven byEquation 33.\n(33)\nWhere:\nVIN(min) =Minimum input voltage\nIO(max) =Maximum load current\nVD=Catch diode forward voltage\nRL=Output inductor series resistance\nTheequation assumes maximum onresistance fortheinternal high-side FET.\nThe lower limit isconstrained bytheminimum controllable ontime which may beashigh as130 ns.The\napproximate minimum output voltage foragiven input voltage andminimum load current isgiven byEquation 32.\n(34)\nWhere:\nVIN(max) =Maximum input voltage\nIO(min) =Minimum load current\nVD=Catch diode forward voltage\nRL=Output inductor series resistance\nThis equation assumes nominal on-resistance forthehigh-side FET and accounts forworst case variation of\noperating frequency setpoint. Anydesign operating near theoperational limits ofthedevice should becarefully\nchecked toassure proper functionality.\n8.2.2.11 Power Dissipation Estimate\nThe following formulas show how toestimate thedevice power dissipation under continuous conduction mode\noperations. They should notbeused ifthedevice isworking inthediscontinuous conduction mode (DCM) or\npulse-skipping Eco-Mode.\nThedevice power dissipation includes:\n1.Conduction loss: Pcon =Iout2xRDS(on) xVOUT/VIN\n2.Switching loss: Psw =0.55 x10-9xVIN2xIOUTxFsw\n3.Gate charge loss: Pgc=22.8 x10-9xFsw\n4.Quiescent current loss: Pq=0.082 x10-3xVIN\nWhere:\n•IOUTistheoutput current (A).\n21TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated•RDS(on) istheon-resistance ofthehigh-side MOSFET (Ω).\n•VOUTistheoutput voltage (V).\n•VINistheinput voltage (V).\n•Fsw istheswitching frequency (Hz).\n•Ptot=Pcon +Psw +Pgc+Pq\n•Forgiven TA,TJ=TA+RthxPtot.\n•Forgiven TJMAX =150°C,TAMAX =TJMAX–RthxPtot.\nWhere:\n•Ptotisthetotal device power dissipation (W).\n•TAistheambient temperature (°C).\n•TJisthejunction temperature (°C).\n•Rthisthethermal resistance ofthepackage (°C/W).\n•TJMAX ismaximum junction temperature (°C).\n•TAMAX ismaximum ambient temperature (°C).\nt□-□Time□-□500 s/div /c109.75□to□2.5 A Step10mV/divVOUT\nIOUT\n-60-50-40-30-20-100102030405060\nf□-□Frequency□-□Hz-180-150-120-90-60-300306090120150180\nGain\nPhase\n10 100 1k 10k 100k 1MGain□-□dBPhase□-□deg\n-0.025-0.02-0.015-0.01-0.00500.0050.010.0150.020.025\n5 6 7 8 9 10 11 12 13 14 15I =□1 AO\nV -□Input□Voltage□-□VIOutput□Regulation□-□%\n-0.100.10.20.30.40.50.60.70.80.91\n0 0.5 1 1.5 2 2.5 3 3.5\nI -□Output□Current□- AOV =□5□VIV =□12□VIV =□15□VI\nOutput□Voltage□Regulation□-□%\nV =□2.5□VO\n50556065707580859095100\n0 0.025 0.05 0.075 0.1 0.125 0.15 0.175 0.2 0.225 0.25\nI -□Output□Current□- AOV =□5□VI\nEfficiency□-□%V =□12□VI V =□15□VI\n6065707580859095100\n0 0.5 1 1.5 2 2.5 3 3.5\nI -□Output□Current□- AOEfficiency□-□%V =□2.5□VO\nV =□5□VI\nV =□12□VI\nV =□15□VI\n22TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 13.TPS54332 Efficiency Figure 14.TPS54332 Low-Current Efficiency\nFigure 15.TPS54332 Load Regulation Figure 16.TPS54332 Line Regulation\nFigure 17.TPS54332 Transient Response Figure 18.TPS54332 Loop Response\nt□-□Time□-□2□ms/divVOUT\nVIN1□V/div\n5□V/div\nt□-□Time□-□2□ms/divPHVOUT 20□mV/div\n5□V/div\nt□-□Time□-□1 s/div /c109PHVOUT20□mV/div\n5□V/div\nt□-□Time□-□1 s/div /c109PHVIN\n5□V/div100□mV/div\n23TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedFigure 19.TPS54332 Output Ripple Figure 20.TPS54332 Input Ripple\nFigure 21.TPS54332 Start-Up Figure 22.TPS54332 Output Ripple during Eco-Mode\nOperation\n24TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated9Power Supply Recommendations\nThe devices aredesigned tooperate from aninput voltage supply range between 3.5Vand 28V.This input\nsupply should bewell regulated. Iftheinput supply islocated more than afewinches from theconverter\nadditional bulk capacitance may berequired inaddition totheceramic bypass capacitors. Anelectrolytic\ncapacitor withavalue of100μFisatypical choice.\n10Layout\n10.1 Layout Guidelines\nTheVINpinshould bebypassed toground withalow-ESR, ceramic bypass capacitor. Take care tominimize the\nloop area formed bythebypass capacitor connections, theVINpin,andtheanode ofthecatch diode. Thetypical\nrecommended bypass capacitance is10-μFceramic with aX5R orX7R dielectric andtheoptimum placement is\nclosest totheVINpins andthesource oftheanode ofthecatch diode. See Figure 23foraPCB layout example.\nTheGND Dpinshould betiedtothePCB ground plane atthepinoftheIC.Thesource ofthelow-side MOSFET\nshould beconnected directly tothetop-side PCB ground area used totietogether theground sides oftheinput\nandoutput capacitors, aswell astheanode ofthecatch diode. The PHpinshould berouted tothecathode of\nthecatch diode andtotheoutput inductor. Since thePHconnection istheswitching node, thecatch diode and\noutput inductor should belocated very close tothePHpins, andthearea ofthePCB conductor minimized to\nprevent excessive capacitive coupling. Foroperation atfullrated load, thetop-side ground area must provide\nadequate heat dissipating area. The TPS54332 uses afused lead frame sothat theGND pinacts asa\nconductive path forheat dissipation from thedie.Many applications have larger areas ofinternal orback side\nground plane available, andthetop-side ground area canbeconnected tothese areas using multiple vias under\noradjacent tothedevice tohelp dissipate heat. Theadditional external components canbeplaced approximately\nasshown. Itmay bepossible toobtain acceptable performance with alternate layout schemes, however this\nlayout hasbeen shown toproduce good results andisintended asaguideline.\nBOOT\nVSENSEPH\nVIN GND\nENVout\nPH\nVinTOPSIDE\nGROUND\nAREA\nOUTPUT\nINDUCTOROUTPUT\nFILTER\nCAPACITOR\nBOOT\nCAPACITORINPUT\nBYPASS\nCAPACITORCATCH\nDIODE\nSignal□VIARoute□BOOT CAPACITOR\ntrace□□on□other□layer□to□provide\nWide□path□for□top□side□ground\nRESISTOR\nDIVIDERFeedback Trace\nCOMP\nSS\nCOMPENSATION\nNETWORK\nThermal□VIASLOW□START\nCAPACITORUVLO\nRESISTOR\nDIVIDER\nExposed□PowerPAD□area\n25TPS54332\nwww.ti.com SLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated10.2 Layout Example\nFigure 23.TPS54332 Board Layout\n10.3 Estimated Circuit Area\nTheestimated printed circuit board area forthecomponents used inthedesign ofFigure 12is0.58 in2.This area\ndoes notinclude testpoints orconnectors.\n10.4 Electromagnetic Interference (EMI) Considerations\nAsEMI becomes arising concern inmore and more applications, theinternal design oftheTPS54332 takes\nmeasures toreduce theEMI. The high-side MOSFET gate-drive isdesigned toreduce thePHpinvoltage\nringing. Theinternal ICrails areisolated todecrease thenoise sensitivity. Apackage bond wire scheme isused\ntolower theparasitics effects.\nToachieve thebest EMI performance, external component selection and board layout areequally important.\nFollow theDetailed Design Procedure toprevent potential EMIissues.\n26TPS54332\nSLVS875C –JANUARY 2009 –REVISED NOVEMBER 2014 www.ti.com\nProduct Folder Links: TPS54332Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\nFortheWEBENCH Tool, gotohttp://www.ti.com/lsds/ti/analog/webench/overview.page .\n11.2 Trademarks\nEco-Mode, PowerPAD, WEBENCH aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. Theleads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54332DDA ACTIVE SO PowerPAD DDA 875RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54332\nTPS54332DDAR ACTIVE SO PowerPAD DDA 82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54332\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54332DDAR SO\nPowerPADDDA 82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54332DDAR SO PowerPAD DDA 82500 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS54332DDA DDA HSOIC 8 75 506.6 8 3940 4.32\nPack Materials-Page 3\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DDA 8 PowerPAD TM SOIC - 1.7 mm max height\nPLASTIC SMALL OUTLINE\n4202561/G\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54332DDAR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage Range: 3.5 V to 28 V
  - Adjustable Output Voltage: Down to 0.8 V

- **Current Ratings:**
  - Continuous Output Current: Up to 3.5 A

- **Power Consumption:**
  - Shutdown Quiescent Current: 1 µA (typical)
  - Operating (non-switching) Supply Current: 82 µA to 120 µA (typical)

- **Operating Temperature Range:**
  - Junction Temperature: -40 °C to 150 °C

- **Package Type:**
  - 8-Pin SOIC PowerPAD™ (DDA)

- **Special Features:**
  - Integrated 80 mΩ high-side MOSFET
  - Eco-Mode™ for high efficiency at light loads
  - Fixed 1 MHz switching frequency
  - Adjustable slow-start and programmable UVLO threshold
  - Overvoltage transient protection
  - Cycle-by-cycle current limit, frequency foldback, and thermal shutdown protection

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

**Description:**
The TPS54332 is a step-down (buck) DC-DC converter designed to efficiently convert a higher input voltage (ranging from 3.5 V to 28 V) to a lower output voltage, adjustable down to 0.8 V. It integrates a low on-resistance high-side MOSFET, which allows it to deliver up to 3.5 A of continuous output current. The device features a fixed switching frequency of 1 MHz and incorporates an Eco-Mode™ to enhance efficiency during light load conditions. 

**Typical Applications:**
The TPS54332 is suitable for a variety of applications, including:
- Consumer electronics such as set-top boxes, CPE equipment, and LCD displays.
- Industrial power supplies and automotive audio systems.
- Battery chargers and distributed power systems operating at 5 V, 12 V, and 24 V.

This component is particularly useful in designs requiring efficient power management, where minimizing power loss and heat generation is critical, especially in battery-powered applications. The integrated features such as overvoltage protection and thermal shutdown enhance reliability and safety in various operating conditions.