
---------- Begin Simulation Statistics ----------
final_tick                                   56942500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67962                       # Simulator instruction rate (inst/s)
host_mem_usage                                4362972                       # Number of bytes of host memory used
host_op_rate                                   148888                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.32                       # Real time elapsed on the host
host_tick_rate                              175747619                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       22011                       # Number of instructions simulated
sim_ops                                         48236                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000057                       # Number of seconds simulated
sim_ticks                                    56942500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5574                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               859                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              5114                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2455                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5574                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3119                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6071                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     312                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          799                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     20656                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    14119                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1008                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3628                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2478                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14319                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22011                       # Number of instructions committed
system.cpu.commit.committedOps                  48236                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        49729                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.969977                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.040119                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        36337     73.07%     73.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3686      7.41%     80.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1044      2.10%     82.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3058      6.15%     88.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2600      5.23%     93.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          222      0.45%     94.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          174      0.35%     94.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          130      0.26%     95.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         2478      4.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        49729                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1985                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  156                       # Number of function calls committed.
system.cpu.commit.int_insts                     46649                       # Number of committed integer instructions.
system.cpu.commit.loads                          7634                       # Number of loads committed
system.cpu.commit.membars                           6                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          107      0.22%      0.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            33833     70.14%     70.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.01%     70.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.06%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             12      0.02%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.78%     71.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              76      0.16%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             116      0.24%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            232      0.48%     72.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.39%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7576     15.71%     88.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           5219     10.82%     99.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           58      0.12%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          413      0.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             48236                       # Class of committed instruction
system.cpu.commit.refs                          13266                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22011                       # Number of Instructions Simulated
system.cpu.committedOps                         48236                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.174049                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.174049                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 15514                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  66847                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    26697                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4895                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1017                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4322                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8635                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            68                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        6142                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.fetch.Branches                        6071                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2646                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         24165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   625                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          32215                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  165                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           939                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2034                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.053308                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              26127                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2767                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.282871                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              52445                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.317075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.891988                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    42854     81.71%     81.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      245      0.47%     82.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      290      0.55%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      287      0.55%     83.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      332      0.63%     83.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      209      0.40%     84.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      307      0.59%     84.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      195      0.37%     85.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     7726     14.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                52445                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3895                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1539                       # number of floating regfile writes
system.cpu.idleCycles                           61441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1203                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4356                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.503934                       # Inst execution rate
system.cpu.iew.exec_refs                        14788                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       6141                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1872                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9291                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 44                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6795                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               62555                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8647                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1285                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 57391                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   616                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1017                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   626                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6220                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1657                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1163                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1174                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             29                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     55341                       # num instructions consuming a value
system.cpu.iew.wb_count                         56610                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.732748                       # average fanout of values written-back
system.cpu.iew.wb_producers                     40551                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.497076                       # insts written-back per cycle
system.cpu.iew.wb_sent                          56987                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    77854                       # number of integer regfile reads
system.cpu.int_regfile_writes                   44501                       # number of integer regfile writes
system.cpu.ipc                               0.193272                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.193272                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               446      0.76%      0.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 42046     71.66%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.01%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    31      0.05%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  16      0.03%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.64%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   84      0.14%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  117      0.20%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 232      0.40%     73.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.32%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8781     14.97%     89.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5857      9.98%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              66      0.11%     99.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            430      0.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  58676                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2054                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                4085                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2018                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2095                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2138                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036437                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2104     98.41%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.42%     98.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.05%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.09%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      8      0.37%     99.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     3      0.14%     99.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.05%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               10      0.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  58314                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             167946                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        54592                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             74788                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      62459                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     58676                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  96                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                96                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             77                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18052                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         52445                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.118810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.098822                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               38291     73.01%     73.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2145      4.09%     77.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1436      2.74%     79.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1178      2.25%     82.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3125      5.96%     88.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 920      1.75%     89.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4700      8.96%     98.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 375      0.72%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 275      0.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           52445                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.515217                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2811                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           213                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              4222                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              187                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9291                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6795                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   26945                       # number of misc regfile reads
system.cpu.numCycles                           113886                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3346                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 51362                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    150                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    27013                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    27                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                153107                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  65323                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               69225                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      8858                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  10053                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1017                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 10333                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    17863                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              3940                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            91616                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1878                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 43                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      8077                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             46                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       109806                       # The number of ROB reads
system.cpu.rob.rob_writes                      127886                       # The number of ROB writes
system.cpu.timesIdled                             647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2379                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1148                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           59                       # Transaction distribution
system.membus.trans_dist::WritebackClean          983                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadExReq               158                       # Transaction distribution
system.membus.trans_dist::ReadExResp              158                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1000                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           149                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq            2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       126656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       126656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        23552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        23552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  150208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1309                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.005348                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.072959                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1302     99.47%     99.47% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.53%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1309                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6681000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5241750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1646750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          63744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              83392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        63744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           61                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 61                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1119445054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         345049831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1464494885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1119445054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1119445054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       68560390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68560390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       68560390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1119445054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        345049831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1533055275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000020861750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           55                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           55                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3083                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                834                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1304                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1037                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1037                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   120                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              107                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     20520000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                41351250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18469.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37219.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     797                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1304                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    352.089636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.119650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.513775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          118     33.05%     33.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           94     26.33%     59.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26      7.28%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      5.04%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      3.64%     75.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      3.36%     78.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      3.08%     81.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      2.80%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           55     15.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           55                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.072727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.855005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.725982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              2      3.64%      3.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            13     23.64%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            18     32.73%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            12     21.82%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             5      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             3      5.45%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             1      1.82%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      1.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            55                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           55                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.163636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.149869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.713978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               52     94.55%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.82%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.82%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            55                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  71104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   56896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   83456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                66368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1248.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       999.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1465.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1165.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      56941000                       # Total gap between requests
system.mem_ctrls.avgGap                      24323.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        56896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 912639943.802959084511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 336058304.429907381535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 999183386.749791502953                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1037                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30163000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11188250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1354383500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30253.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36443.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1306059.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1292340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               664125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4312560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2411640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         25593000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           313920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           38890065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        682.970804                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       610250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     54512250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1328040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               690690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3619980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2228940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         24483780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1248000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           37901910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        665.617245                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2946500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     52176000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        56942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1434                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1434                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1434                       # number of overall hits
system.cpu.icache.overall_hits::total            1434                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1212                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1212                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1212                       # number of overall misses
system.cpu.icache.overall_misses::total          1212                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72786499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72786499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72786499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72786499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2646                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2646                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2646                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.458050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.458050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.458050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.458050                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60054.867162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60054.867162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60054.867162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60054.867162                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          732                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          983                       # number of writebacks
system.cpu.icache.writebacks::total               983                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          212                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          212                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          212                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          212                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1000                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1000                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1000                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1000                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61273999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61273999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61273999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61273999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.377929                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.377929                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.377929                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.377929                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61273.999000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61273.999000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61273.999000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61273.999000                       # average overall mshr miss latency
system.cpu.icache.replacements                    983                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1434                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1434                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1212                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1212                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72786499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72786499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.458050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.458050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60054.867162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60054.867162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          212                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          212                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61273999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61273999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.377929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.377929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61273.999000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61273.999000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.797603                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2433                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               999                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.435435                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.797603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987350                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987350                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3645                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3645                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         7553                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7553                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         7553                       # number of overall hits
system.cpu.dcache.overall_hits::total            7553                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          440                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            440                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          440                       # number of overall misses
system.cpu.dcache.overall_misses::total           440                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     30464999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30464999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     30464999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30464999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         7993                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7993                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7993                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7993                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.055048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.055048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055048                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69238.634091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69238.634091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69238.634091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69238.634091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          265                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           59                       # number of writebacks
system.cpu.dcache.writebacks::total                59                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     20933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     20933000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20933000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038409                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038409                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038409                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038409                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68185.667752                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68185.667752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68185.667752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68185.667752                       # average overall mshr miss latency
system.cpu.dcache.replacements                     87                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20161000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20161000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.118120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.118120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72261.648746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72261.648746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.063082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73137.583893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73137.583893                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5470                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5470                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10303999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10303999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028592                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028592                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63999.993789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63999.993789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10035500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10035500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63515.822785                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63515.822785                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_miss_latency::.cpu.data        23500                       # number of CleanInvalidReq miss cycles
system.cpu.dcache.CleanInvalidReq_miss_latency::total        23500                       # number of CleanInvalidReq miss cycles
system.cpu.dcache.CleanInvalidReq_avg_miss_latency::.cpu.data          inf                       # average CleanInvalidReq miss latency
system.cpu.dcache.CleanInvalidReq_avg_miss_latency::total          inf                       # average CleanInvalidReq miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data            2                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total            2                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data        21500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total        21500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data        10750                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total        10750                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     56942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           138.743927                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7862                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               307                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.609121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   138.743927                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.270984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.270984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.425781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8302                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8302                       # Number of data accesses

---------- End Simulation Statistics   ----------
