
*** Running vivado
    with args -log CPUTOP.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CPUTOP.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CPUTOP.tcl -notrace
Command: synth_design -top CPUTOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -441 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [D:/vivado/myMCPU/CPU.srcs/sources_1/new/CPU.v:109]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 274.973 ; gain = 96.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPUTOP' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'instructionMemory' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/instructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'D:/vivadodata/ins.txt' is read successfully [D:/vivado/myMCPU/CPU.srcs/sources_1/new/instructionMemory.v:30]
INFO: [Synth 8-256] done synthesizing module 'instructionMemory' (1#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/instructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU32' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/ALU32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU32' (2#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/ALU32.v:23]
INFO: [Synth 8-638] synthesizing module 'controlUnit' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/controlUnit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/myMCPU/CPU.srcs/sources_1/new/controlUnit.v:122]
INFO: [Synth 8-256] done synthesizing module 'controlUnit' (3#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/controlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/RAM.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'RAM' (4#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (5#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (6#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-638] synthesizing module 'aignZeroExtend' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/aignZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'aignZeroExtend' (7#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/aignZeroExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'selecterFor32bits' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/selecterFor32bits.v:23]
INFO: [Synth 8-256] done synthesizing module 'selecterFor32bits' (8#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/selecterFor32bits.v:23]
INFO: [Synth 8-638] synthesizing module 'decodeInstruction' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/decodeInstruction.v:23]
WARNING: [Synth 8-567] referenced signal 'PC4' should be on the sensitivity list [D:/vivado/myMCPU/CPU.srcs/sources_1/new/decodeInstruction.v:35]
INFO: [Synth 8-256] done synthesizing module 'decodeInstruction' (9#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/decodeInstruction.v:23]
INFO: [Synth 8-638] synthesizing module 'PCSelecter' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/PCSelecter.v:23]
INFO: [Synth 8-226] default block is never used [D:/vivado/myMCPU/CPU.srcs/sources_1/new/PCSelecter.v:33]
INFO: [Synth 8-256] done synthesizing module 'PCSelecter' (10#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/PCSelecter.v:23]
INFO: [Synth 8-638] synthesizing module 'IR' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (11#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-638] synthesizing module 'ADR' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/ADR.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADR' (12#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/ADR.v:23]
INFO: [Synth 8-638] synthesizing module 'BDR' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/BDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'BDR' (13#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/BDR.v:23]
INFO: [Synth 8-638] synthesizing module 'ALUoutDR' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/ALUoutDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUoutDR' (14#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/ALUoutDR.v:23]
INFO: [Synth 8-638] synthesizing module 'DBDR' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/DBDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'DBDR' (15#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/DBDR.v:23]
INFO: [Synth 8-638] synthesizing module 'RegSelecter' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/RegSelecter.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegSelecter' (16#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/RegSelecter.v:23]
WARNING: [Synth 8-3848] Net RW in module/entity CPUTOP does not have driver. [D:/vivado/myMCPU/CPU.srcs/sources_1/new/CPU.v:26]
INFO: [Synth 8-256] done synthesizing module 'CPUTOP' (17#1) [D:/vivado/myMCPU/CPU.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design CPUTOP has unconnected port RW
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 307.957 ; gain = 129.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 307.957 ; gain = 129.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 307.957 ; gain = 129.758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/vivado/myMCPU/CPU.srcs/sources_1/new/ALU32.v:31]
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "DBDataSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "InsMemRW" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "WrRegDSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/instructionMemory.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/ALU32.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'Q_reg' [D:/vivado/myMCPU/CPU.srcs/sources_1/new/controlUnit.v:124]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 353.477 ; gain = 175.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 183   
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 216   
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 61    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPUTOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module instructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module ALU32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module controlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 183   
	   2 Input      1 Bit        Muxes := 183   
	   5 Input      1 Bit        Muxes := 61    
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module aignZeroExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module selecterFor32bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PCSelecter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ADR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module BDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ALUoutDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DBDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegSelecter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 431.875 ; gain = 253.676
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "alu/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-3331] design CPUTOP has unconnected port RW
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[31] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[30] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[29] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[28] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[27] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[26] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[25] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[24] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[23] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[22] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[21] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[20] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[19] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[18] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[17] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[16] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[15] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[14] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[13] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[12] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[11] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[10] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[9] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[8] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[7] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[6] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port ext_sa[5] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port JAddr[1] driven by constant 0
WARNING: [Synth 8-3917] design CPUTOP has port JAddr[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 472.289 ; gain = 294.090
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 472.289 ; gain = 294.090

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|instructionMemory | rom        | 128x8         | LUT            | 
|instructionMemory | rom__1     | 128x8         | LUT            | 
|instructionMemory | rom__2     | 128x8         | LUT            | 
|instructionMemory | rom__3     | 128x8         | LUT            | 
|CPUTOP            | rom        | 128x8         | LUT            | 
|CPUTOP            | rom__4     | 128x8         | LUT            | 
|CPUTOP            | rom__5     | 128x8         | LUT            | 
|CPUTOP            | rom__6     | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[31] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[30] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[29] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[28] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[27] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[26] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[25] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[24] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[23] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[22] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[21] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[20] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[19] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[18] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[17] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[16] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[15] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[14] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[13] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[12] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[11] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[10] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[9] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[8] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[7] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[6] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[5] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[4] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[3] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[2] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[1] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\alu/result_reg[0] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[31] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[30] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[29] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[28] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[27] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[26] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[25] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[24] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[23] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[22] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[21] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[20] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[19] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[18] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[17] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[16] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[15] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[14] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[13] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[12] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[11] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[10] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[9] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[8] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\pc/currentPC_reg_rep[7] ) is unused and will be removed from module CPUTOP.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 595.695 ; gain = 417.496
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 595.695 ; gain = 417.496

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 595.695 ; gain = 417.496
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 595.695 ; gain = 417.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bdr/Data2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adr/Data1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/outData_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[60][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[59][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[58][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[57][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[56][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[55][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[54][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[53][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[52][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[51][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[31] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[30] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[29] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[28] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[27] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[26] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[25] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[24] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[23] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[22] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[21] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[20] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[19] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[18] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[17] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[16] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[15] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[14] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[13] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[12] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[11] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[10] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[9] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[8] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[7] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[6] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[5] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[4] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[3] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[2] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[1] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ins/IDataOut_reg[0] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\control/Q_reg[2] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\control/Q_reg[1] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\control/Q_reg[0] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\control/Q_reg[2]__0 ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\control/Q_reg[1]__0 ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\control/Q_reg[0]__0 ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ram/ram_reg[60][7] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ram/ram_reg[60][6] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ram/ram_reg[60][5] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ram/ram_reg[60][4] ) is unused and will be removed from module CPUTOP.
WARNING: [Synth 8-3332] Sequential element (\ram/ram_reg[60][3] ) is unused and will be removed from module CPUTOP.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 595.695 ; gain = 417.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 595.695 ; gain = 417.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 595.695 ; gain = 417.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 595.695 ; gain = 417.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 595.695 ; gain = 417.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 595.695 ; gain = 417.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    66|
|4     |LUT3   |     4|
|5     |LUT4   |     2|
|6     |LUT5   |    54|
|7     |LUT6   |    39|
|8     |MUXF7  |    20|
|9     |FDCE   |    37|
|10    |IBUF   |     2|
|11    |OBUF   |   643|
|12    |OBUFT  |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   909|
|2     |  pc     |PC     |   197|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 595.695 ; gain = 417.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1778 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 595.695 ; gain = 384.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 595.695 ; gain = 417.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 595.695 ; gain = 384.906
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 595.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 15 09:15:35 2018...
