v 20110115 2
C 2500 78900 0 0 0 Noqsi-title-B.sym
{
T 12500 79300 5 10 1 1 0 0 1
date=20130102
T 16400 79300 5 10 1 1 0 0 1
rev=1.0
T 17900 79100 5 10 1 1 0 0 1
auth=jpd
T 15500 79800 5 14 1 1 0 4 1
title=DAC Bit
}
C 8700 85300 1 0 0 CRbit.sym
{
T 10000 87300 5 10 1 1 0 6 1
refdes=X1
}
C 11600 85800 1 0 0 NAND-1.sym
{
T 11800 86700 5 10 1 1 0 0 1
refdes=X2
T 12600 87500 5 10 0 0 0 0 1
symversion=1.0
}
N 14500 87500 14500 88000 4
N 8700 86900 7500 86900 4
N 8700 86400 7500 86400 4
N 8700 85900 7500 85900 4
N 9500 84900 7500 84900 4
C 10400 86600 1 0 0 io.sym
{
T 11250 86850 5 10 1 1 0 0 1
refdes=P5
}
C 7700 87700 1 0 1 io.sym
{
T 6850 87950 5 10 1 1 0 6 1
refdes=P6
}
C 7700 86100 1 0 1 io.sym
{
T 6850 86350 5 10 1 1 0 6 1
refdes=P2
}
C 7700 85600 1 0 1 io.sym
{
T 6850 85850 5 10 1 1 0 6 1
refdes=P3
}
C 7700 84600 1 0 1 io.sym
{
T 6850 84850 5 10 1 1 0 6 1
refdes=P4
}
N 10300 86400 11600 86400 4
N 10300 85900 10500 85900 4
N 10300 86900 10600 86900 4
C 7700 86600 1 0 1 io.sym
{
T 6850 86850 5 10 1 1 0 6 1
refdes=P1
}
N 11600 86000 11600 84500 4
N 11600 84500 7500 84500 4
N 13900 87000 13900 85000 4
N 12900 86200 13900 86200 4
N 14500 86500 14500 85500 4
N 14500 86200 15800 86200 4
N 14600 87000 15400 87000 4
C 15500 84700 1 0 0 Vss.sym
N 15600 85000 14600 85000 4
C 7700 84200 1 0 1 io.sym
{
T 6850 84450 5 10 1 1 0 6 1
refdes=P7
}
C 15600 85900 1 0 0 io.sym
{
T 16450 86150 5 10 1 1 0 0 1
refdes=P8
}
C 16100 81200 1 0 0 DACbit.sym
{
T 16900 82050 5 10 1 1 0 0 1
model-name=DACbit
T 16300 83200 5 10 1 1 0 0 1
refdes=X?
T 13300 81700 5 10 0 1 0 0 1
graphical=1
}
N 9500 84900 9500 85300 4
N 15400 87000 15400 88000 4
N 7500 88000 15400 88000 4
{
T 10000 88100 5 10 1 1 0 0 1
netname=V+
}
C 13900 84500 1 0 0 nch.sym
{
T 14700 85300 5 10 1 1 0 0 1
refdes=M2
T 14700 85100 5 8 1 1 0 0 1
model-name=nch
T 14700 84800 5 8 1 0 0 0 1
w=2u
T 14700 84600 5 8 1 0 0 0 1
l=2u
}
C 13900 86500 1 0 0 pch.sym
{
T 14700 87300 5 10 1 1 0 0 1
refdes=M1
T 14700 87100 5 8 1 1 0 0 1
model-name=pch
T 14700 86800 5 8 1 0 0 0 1
w=12u
T 14700 86600 5 8 1 0 0 0 1
l=1u
}
C 14400 84200 1 0 0 Vss.sym
C 7400 83400 1 0 0 subcircuit.sym
{
T 7500 83700 5 10 1 1 0 0 1
refdes=A1
T 8200 83400 5 10 1 1 0 0 1
model-name=Q2V
T 7500 83200 5 10 1 0 0 0 1
common=Vdd1 Vss1 Vdd Vss
}
T 13000 79000 9 10 1 0 0 0 1
1
T 14500 79000 9 10 1 0 0 0 1
1
