Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 26 13:08:03 2019
| Host         : CISS31247 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter_Overlay_wrapper_timing_summary_routed.rpt -pb Counter_Overlay_wrapper_timing_summary_routed.pb -rpx Counter_Overlay_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter_Overlay_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.198    -1953.538                    560                 5442        0.040        0.000                      0                 5442        0.750        0.000                       0                  2882  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
Counter_Overlay_i/clk_wiz_1_clk_out1    {0.000 1.250}        2.500           400.000         
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
sys_clock                               {0.000 4.000}        8.000           125.000         
  clk_out1_Counter_Overlay_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clk_out1_Counter_Overlay_clk_wiz_1_0  {0.000 2.500}        5.000           200.000         
  clkfbout_Counter_Overlay_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_Counter_Overlay_clk_wiz_1_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Counter_Overlay_i/clk_wiz_1_clk_out1         -0.308       -5.029                     36                  256        0.262        0.000                      0                  256        0.750        0.000                       0                   132  
clk_fpga_0                                    2.935        0.000                      0                 4534        0.040        0.000                      0                 4534        4.020        0.000                       0                  2474  
sys_clock                                                                                                                                                                                 2.000        0.000                       0                     2  
  clk_out1_Counter_Overlay_clk_wiz_0_0        2.557        0.000                      0                  392        0.262        0.000                      0                  392        3.500        0.000                       0                   266  
  clk_out1_Counter_Overlay_clk_wiz_1_0                                                                                                                                                    2.845        0.000                       0                     2  
  clkfbout_Counter_Overlay_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  
  clkfbout_Counter_Overlay_clk_wiz_1_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                            Counter_Overlay_i/clk_wiz_1_clk_out1       -1.483     -166.779                    132                  132        0.208        0.000                      0                  132  
clk_fpga_0                            clk_out1_Counter_Overlay_clk_wiz_0_0       -5.198    -1781.730                    392                  392        1.731        0.000                      0                  392  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Counter_Overlay_i/clk_wiz_1_clk_out1
  To Clock:  Counter_Overlay_i/clk_wiz_1_clk_out1

Setup :           36  Failing Endpoints,  Worst Slack       -0.308ns,  Total Violation       -5.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 2.148ns (78.035%)  route 0.605ns (21.965%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 3.966 - 2.500 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.633     1.633    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y72         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.596     2.685    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.359 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.359    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.473 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.596    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.710 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.824 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.824    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.938 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.052    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.386 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.386    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_6
    SLICE_X48Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.466     3.966    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
                         clock pessimism              0.114     4.080    
                         clock uncertainty           -0.065     4.015    
    SLICE_X48Y79         FDRE (Setup_fdre_C_D)        0.062     4.077    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]
  -------------------------------------------------------------------
                         required time                          4.077    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 2.148ns (77.489%)  route 0.624ns (22.511%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 3.973 - 2.500 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.638     1.638    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.624     2.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.392 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.392    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.506 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.506    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.620 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.620    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.734    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.848    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.962 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.962    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.076    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.410 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.410    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_6
    SLICE_X48Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.473     3.973    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
                         clock pessimism              0.148     4.121    
                         clock uncertainty           -0.065     4.056    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.062     4.118    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 2.127ns (77.867%)  route 0.605ns (22.134%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 3.966 - 2.500 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.633     1.633    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y72         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.596     2.685    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.359 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.359    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.473 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.596    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.710 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.824 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.824    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.938 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.052    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.365 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.365    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_4
    SLICE_X48Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.466     3.966    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
                         clock pessimism              0.114     4.080    
                         clock uncertainty           -0.065     4.015    
    SLICE_X48Y79         FDRE (Setup_fdre_C_D)        0.062     4.077    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]
  -------------------------------------------------------------------
                         required time                          4.077    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 -0.287    

Slack (VIOLATED) :        -0.271ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 2.127ns (77.317%)  route 0.624ns (22.683%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 3.973 - 2.500 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.638     1.638    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.624     2.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.392 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.392    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.506 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.506    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.620 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.620    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.734    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.848    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.962 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.962    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.076    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.389 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.389    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_4
    SLICE_X48Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.473     3.973    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
                         clock pessimism              0.148     4.121    
                         clock uncertainty           -0.065     4.056    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.062     4.118    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                 -0.271    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 2.016ns (73.290%)  route 0.735ns (26.710%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 4.017 - 2.500 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.681     1.681    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456     2.137 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/Q
                         net (fo=2, routed)           0.735     2.872    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.528 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.528    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.642    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.756    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.870    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.984    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.098 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.098    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.432 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.432    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_6
    SLICE_X31Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.517     4.017    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
                         clock pessimism              0.149     4.166    
                         clock uncertainty           -0.065     4.101    
    SLICE_X31Y82         FDRE (Setup_fdre_C_D)        0.062     4.163    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.247ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.995ns (73.084%)  route 0.735ns (26.916%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 4.017 - 2.500 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.681     1.681    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456     2.137 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/Q
                         net (fo=2, routed)           0.735     2.872    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.528 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.528    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.642    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.756    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.870    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.984    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.098 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.098    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.411 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.411    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_4
    SLICE_X31Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.517     4.017    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
                         clock pessimism              0.149     4.166    
                         clock uncertainty           -0.065     4.101    
    SLICE_X31Y82         FDRE (Setup_fdre_C_D)        0.062     4.163    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                 -0.247    

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 2.053ns (77.250%)  route 0.605ns (22.750%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 3.966 - 2.500 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.633     1.633    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y72         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.596     2.685    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.359 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.359    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.473 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.596    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.710 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.824 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.824    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.938 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.052    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.291 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.291    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_5
    SLICE_X48Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.466     3.966    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/C
                         clock pessimism              0.114     4.080    
                         clock uncertainty           -0.065     4.015    
    SLICE_X48Y79         FDRE (Setup_fdre_C_D)        0.062     4.077    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]
  -------------------------------------------------------------------
                         required time                          4.077    
                         arrival time                          -4.291    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 2.037ns (77.112%)  route 0.605ns (22.888%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 3.966 - 2.500 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.633     1.633    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y72         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.596     2.685    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.359 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.359    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.473 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.596    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.710 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.824 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.824    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.938 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.052    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.275 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.275    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_7
    SLICE_X48Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.466     3.966    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/C
                         clock pessimism              0.114     4.080    
                         clock uncertainty           -0.065     4.015    
    SLICE_X48Y79         FDRE (Setup_fdre_C_D)        0.062     4.077    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]
  -------------------------------------------------------------------
                         required time                          4.077    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 2.053ns (76.690%)  route 0.624ns (23.310%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 3.973 - 2.500 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.638     1.638    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.624     2.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.392 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.392    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.506 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.506    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.620 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.620    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.734    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.848    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.962 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.962    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.076    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.315 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.315    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_5
    SLICE_X48Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.473     3.973    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/C
                         clock pessimism              0.148     4.121    
                         clock uncertainty           -0.065     4.056    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.062     4.118    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.195ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 2.034ns (77.086%)  route 0.605ns (22.914%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 3.965 - 2.500 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.633     1.633    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y72         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.596     2.685    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.359 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.359    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.473 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.596    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.710 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.824 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.824    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.938 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.272 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.272    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_6
    SLICE_X48Y78         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.465     3.965    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y78         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/C
                         clock pessimism              0.114     4.079    
                         clock uncertainty           -0.065     4.014    
    SLICE_X48Y78         FDRE (Setup_fdre_C_D)        0.062     4.076    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]
  -------------------------------------------------------------------
                         required time                          4.076    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                 -0.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.566     0.566    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/Q
                         net (fo=2, routed)           0.118     0.825    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.933 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.933    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_4
    SLICE_X31Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831     0.831    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
                         clock pessimism             -0.265     0.566    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.105     0.671    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.564     0.564    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/Q
                         net (fo=2, routed)           0.118     0.823    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.931 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.931    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_4
    SLICE_X31Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.829     0.829    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
                         clock pessimism             -0.265     0.564    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.105     0.669    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.566     0.566    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/Q
                         net (fo=2, routed)           0.120     0.827    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.935 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.935    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_4
    SLICE_X31Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.832     0.832    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                         clock pessimism             -0.266     0.566    
    SLICE_X31Y78         FDRE (Hold_fdre_C_D)         0.105     0.671    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.567     0.567    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/Q
                         net (fo=2, routed)           0.120     0.828    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.936 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.936    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_4
    SLICE_X31Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.833     0.833    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
                         clock pessimism             -0.266     0.567    
    SLICE_X31Y79         FDRE (Hold_fdre_C_D)         0.105     0.672    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.552     0.552    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X37Y85         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/Q
                         net (fo=2, routed)           0.120     0.813    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.921 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.921    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_4
    SLICE_X37Y85         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.819     0.819    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X37Y85         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                         clock pessimism             -0.267     0.552    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.105     0.657    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.569     0.569    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y81         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/Q
                         net (fo=2, routed)           0.120     0.830    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.938 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.938    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_4
    SLICE_X31Y81         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.835     0.835    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X31Y81         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
                         clock pessimism             -0.266     0.569    
    SLICE_X31Y81         FDRE (Hold_fdre_C_D)         0.105     0.674    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.552     0.552    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X37Y84         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/Q
                         net (fo=2, routed)           0.120     0.813    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.921 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.921    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_4
    SLICE_X37Y84         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.818     0.818    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X37Y84         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.105     0.657    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.552     0.552    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X37Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/Q
                         net (fo=2, routed)           0.120     0.813    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.921 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.921    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_4
    SLICE_X37Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.819     0.819    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X37Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
                         clock pessimism             -0.267     0.552    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.105     0.657    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553     0.553    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X37Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/Q
                         net (fo=2, routed)           0.120     0.814    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.922 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.922    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_4
    SLICE_X37Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.820     0.820    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X37Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.105     0.658    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554     0.554    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X37Y88         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/Q
                         net (fo=2, routed)           0.120     0.815    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.923 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.923    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_4
    SLICE_X37Y88         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.822     0.822    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X37Y88         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X37Y88         FDRE (Hold_fdre_C_D)         0.105     0.659    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Counter_Overlay_i/clk_wiz_1_clk_out1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { Counter_Overlay_i/c_clk/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X31Y77  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X31Y77  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X27Y77  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X48Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X48Y72  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X48Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X48Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X48Y72  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X48Y73  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X48Y73  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X48Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X48Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X48Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X49Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X37Y85  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X37Y85  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X37Y85  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X37Y85  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X37Y86  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X37Y86  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X31Y77  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X31Y77  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X27Y77  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X48Y74  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X48Y74  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X37Y84  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X37Y84  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X48Y83  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X37Y87  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X37Y87  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.309ns (19.003%)  route 5.579ns (80.997%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.696     2.990    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=108, routed)         1.767     5.213    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.154     5.367 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.244     6.610    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.937 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.710     7.647    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/mhandshake_r_reg
    SLICE_X30Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.771 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.372     9.143    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.267 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.487     9.754    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.878 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     9.878    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.479    12.658    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y95         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)        0.081    12.814    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 1.309ns (19.154%)  route 5.525ns (80.846%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.696     2.990    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=108, routed)         1.767     5.213    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.154     5.367 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.244     6.610    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.937 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.710     7.647    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/mhandshake_r_reg
    SLICE_X30Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.771 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.372     9.143    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.267 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.433     9.700    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X32Y95         LUT4 (Prop_lut4_I2_O)        0.124     9.824 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.824    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.479    12.658    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y95         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)        0.079    12.812    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.574ns (23.614%)  route 5.092ns (76.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.737     3.031    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=16, routed)          5.092     9.572    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_wdata[1]
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.696 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.696    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out[0]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.469    12.648    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X37Y81         FDRE (Setup_fdre_C_D)        0.029    12.752    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.574ns (23.915%)  route 5.008ns (76.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.737     3.031    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=20, routed)          5.008     9.488    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_wdata[0]
    SLICE_X44Y75         LUT5 (Prop_lut5_I1_O)        0.124     9.612 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out[1]_i_1/O
                         net (fo=1, routed)           0.000     9.612    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out[1]_i_1_n_0
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.461    12.640    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                         clock pessimism              0.229    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X44Y75         FDRE (Setup_fdre_C_D)        0.031    12.746    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 1.574ns (23.925%)  route 5.005ns (76.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.737     3.031    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=20, routed)          5.005     9.486    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_wdata[0]
    SLICE_X44Y75         LUT6 (Prop_lut6_I3_O)        0.124     9.610 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.610    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out[0]_i_1_n_0
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.461    12.640    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.229    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X44Y75         FDRE (Setup_fdre_C_D)        0.029    12.744    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.058ns (18.286%)  route 4.728ns (81.714%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.692     2.986    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X27Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.456     3.442 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=108, routed)         1.354     4.796    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X31Y85         LUT4 (Prop_lut4_I3_O)        0.152     4.948 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.737     6.684    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.326     7.010 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.590     7.601    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_0
    SLICE_X29Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.725 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.047     8.772    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.562    12.742    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.264    13.006    
                         clock uncertainty           -0.154    12.852    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.969    Counter_Overlay_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 2.671ns (39.756%)  route 4.047ns (60.244%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.697     2.991    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y89         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.518     3.509 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=52, routed)          1.430     4.939    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.148     5.087 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.737     5.824    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X37Y96         LUT5 (Prop_lut5_I1_O)        0.354     6.178 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.065     7.243    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.569 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.569    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.119 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.120    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.234 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.234    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.568 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.815     9.382    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.327     9.709 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.709    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X34Y101        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.655    12.834    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X34Y101        FDRE (Setup_fdre_C_D)        0.118    12.927    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.574ns (24.857%)  route 4.758ns (75.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.737     3.031    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=16, routed)          4.758     9.239    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_wdata[1]
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.363 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.363    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out[0]_i_1_n_0
    SLICE_X49Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.462    12.641    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.029    12.745    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 2.629ns (40.689%)  route 3.832ns (59.311%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.697     2.991    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y89         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.518     3.509 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=52, routed)          1.430     4.939    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.148     5.087 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.737     5.824    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X37Y96         LUT5 (Prop_lut5_I1_O)        0.354     6.178 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.065     7.243    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.569 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.569    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.119 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.120    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.234 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.234    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.547 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.599     9.146    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.306     9.452 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.452    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X34Y101        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.655    12.834    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X34Y101        FDRE (Setup_fdre_C_D)        0.079    12.888    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 2.541ns (39.434%)  route 3.903ns (60.566%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.697     2.991    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y89         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.518     3.509 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=52, routed)          1.430     4.939    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.148     5.087 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.737     5.824    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X37Y96         LUT5 (Prop_lut5_I1_O)        0.354     6.178 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.065     7.243    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.569 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.569    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.119 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.120    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.433 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.670     9.103    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.332     9.435 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.435    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X34Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.655    12.834    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.118    12.927    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  3.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.988%)  route 0.210ns (53.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.548     0.884    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/Q
                         net (fo=1, routed)           0.210     1.234    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio_Data_In[11]
    SLICE_X47Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.279 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.279    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1[11]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.818     1.184    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.091     1.240    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.450%)  route 0.223ns (54.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.546     0.882    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[8]/Q
                         net (fo=1, routed)           0.223     1.246    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio_Data_In[8]
    SLICE_X44Y82         LUT5 (Prop_lut5_I0_O)        0.045     1.291 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.291    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1[8]_i_1_n_0
    SLICE_X44Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.816     1.182    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.092     1.239    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.659     0.995    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.173     1.309    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X31Y98         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.845     1.211    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.070     1.246    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.133%)  route 0.158ns (52.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.573     0.909    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y87         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.158     1.208    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y88         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.841     1.207    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.576     0.912    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y95         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.104     1.144    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y94         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.844     1.210    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.058    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.572     0.908    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y86         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.120     1.156    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X26Y86         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.838     1.204    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.069    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.553     0.889    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y87         FDSE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDSE (Prop_fdse_C_Q)         0.141     1.030 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[5]/Q
                         net (fo=1, routed)           0.054     1.084    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio_io_t[26]
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.129 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.129    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1[5]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.820     1.186    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/C
                         clock pessimism             -0.284     0.902    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.121     1.023    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.840%)  route 0.364ns (66.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.577     0.913    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/Q
                         net (fo=1, routed)           0.364     1.417    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[50]
    SLICE_X31Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.462 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[50]_i_1/O
                         net (fo=1, routed)           0.000     1.462    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[50]
    SLICE_X31Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.931     1.297    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.555     0.891    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y90         FDSE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDSE (Prop_fdse_C_Q)         0.141     1.032 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=1, routed)           0.056     1.088    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio_io_t[29]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.133 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.133    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y90         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.120     1.024    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.475%)  route 0.191ns (57.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.659     0.995    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.191     1.327    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.885     1.251    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    Counter_Overlay_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y65    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y65    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y65    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y65    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y75    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y75    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y75    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y79    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y79    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y95    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y95    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y95    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y95    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y95    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y95    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y95    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y95    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2   Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.493ns (30.941%)  route 3.332ns (69.059%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 6.293 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.634    -1.082    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.564 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/Q
                         net (fo=6, routed)           1.597     1.033    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124     1.157 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.157    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.533 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.533    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.650    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.767 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.767    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.884 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           0.904     2.788    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     2.912 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831     3.743    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462     6.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
                         clock pessimism              0.601     6.894    
                         clock uncertainty           -0.069     6.824    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.524     6.300    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.300    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.493ns (30.941%)  route 3.332ns (69.059%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 6.293 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.634    -1.082    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.564 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/Q
                         net (fo=6, routed)           1.597     1.033    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124     1.157 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.157    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.533 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.533    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.650    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.767 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.767    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.884 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           0.904     2.788    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     2.912 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831     3.743    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462     6.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/C
                         clock pessimism              0.601     6.894    
                         clock uncertainty           -0.069     6.824    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.524     6.300    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.300    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.493ns (30.941%)  route 3.332ns (69.059%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 6.293 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.634    -1.082    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.564 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/Q
                         net (fo=6, routed)           1.597     1.033    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124     1.157 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.157    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.533 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.533    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.650    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.767 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.767    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.884 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           0.904     2.788    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     2.912 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831     3.743    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462     6.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                         clock pessimism              0.601     6.894    
                         clock uncertainty           -0.069     6.824    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.524     6.300    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.300    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.493ns (30.941%)  route 3.332ns (69.059%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 6.293 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.634    -1.082    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.564 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/Q
                         net (fo=6, routed)           1.597     1.033    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124     1.157 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.157    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.533 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.533    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.650    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.767 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.767    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.884 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           0.904     2.788    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     2.912 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831     3.743    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462     6.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                         clock pessimism              0.601     6.894    
                         clock uncertainty           -0.069     6.824    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.524     6.300    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.300    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.493ns (30.942%)  route 3.332ns (69.058%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 6.295 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.634    -1.082    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.564 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/Q
                         net (fo=6, routed)           1.597     1.033    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124     1.157 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.157    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.533 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.533    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.650    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.767 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.767    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.884 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           0.904     2.788    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     2.912 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831     3.743    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.464     6.295    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
                         clock pessimism              0.623     6.918    
                         clock uncertainty           -0.069     6.848    
    SLICE_X36Y76         FDRE (Setup_fdre_C_R)       -0.524     6.324    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.324    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.493ns (30.942%)  route 3.332ns (69.058%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 6.295 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.634    -1.082    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.564 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/Q
                         net (fo=6, routed)           1.597     1.033    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124     1.157 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.157    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.533 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.533    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.650    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.767 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.767    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.884 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           0.904     2.788    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     2.912 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831     3.743    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.464     6.295    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
                         clock pessimism              0.623     6.918    
                         clock uncertainty           -0.069     6.848    
    SLICE_X36Y76         FDRE (Setup_fdre_C_R)       -0.524     6.324    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.324    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.493ns (30.942%)  route 3.332ns (69.058%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 6.295 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.634    -1.082    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.564 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/Q
                         net (fo=6, routed)           1.597     1.033    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124     1.157 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.157    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.533 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.533    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.650    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.767 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.767    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.884 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           0.904     2.788    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     2.912 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831     3.743    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.464     6.295    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                         clock pessimism              0.623     6.918    
                         clock uncertainty           -0.069     6.848    
    SLICE_X36Y76         FDRE (Setup_fdre_C_R)       -0.524     6.324    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.324    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.493ns (30.942%)  route 3.332ns (69.058%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 6.295 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.634    -1.082    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.564 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/Q
                         net (fo=6, routed)           1.597     1.033    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124     1.157 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.157    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_5_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.533 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.533    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.650    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.767 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.767    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.884 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           0.904     2.788    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     2.912 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831     3.743    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.464     6.295    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                         clock pessimism              0.623     6.918    
                         clock uncertainty           -0.069     6.848    
    SLICE_X36Y76         FDRE (Setup_fdre_C_R)       -0.524     6.324    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.324    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.658ns (34.107%)  route 3.203ns (65.893%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 6.342 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.682    -1.034    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X26Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.516 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/Q
                         net (fo=4, routed)           1.138     0.622    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[2]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.746 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.746    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.296 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.296    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.410 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.410    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.524 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.524    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.638 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.305     2.943    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.760     3.827    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.511     6.342    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
                         clock pessimism              0.567     6.909    
                         clock uncertainty           -0.069     6.839    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.429     6.410    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.410    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.658ns (34.107%)  route 3.203ns (65.893%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 6.342 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.682    -1.034    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X26Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.516 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/Q
                         net (fo=4, routed)           1.138     0.622    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[2]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.746 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.746    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_i_7_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.296 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.296    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.410 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.410    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.524 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.524    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.638 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.305     2.943    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.760     3.827    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.511     6.342    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/C
                         clock pessimism              0.567     6.909    
                         clock uncertainty           -0.069     6.839    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.429     6.410    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.410    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  2.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.547    -0.684    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.543 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/Q
                         net (fo=6, routed)           0.118    -0.425    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.317 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.317    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1_n_4
    SLICE_X43Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.813    -0.927    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
                         clock pessimism              0.242    -0.684    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.105    -0.579    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.546    -0.685    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.544 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q
                         net (fo=2, routed)           0.168    -0.376    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.331 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1/O
                         net (fo=1, routed)           0.000    -0.331    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1_n_0
    SLICE_X47Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.812    -0.928    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y71         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                         clock pessimism              0.242    -0.685    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.091    -0.594    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.548    -0.683    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.519 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q
                         net (fo=2, routed)           0.175    -0.344    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.045    -0.299 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1/O
                         net (fo=1, routed)           0.000    -0.299    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.814    -0.926    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                         clock pessimism              0.242    -0.683    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.120    -0.563    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.546    -0.685    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y72         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.544 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/Q
                         net (fo=6, routed)           0.120    -0.424    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.316 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.316    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]_i_2_n_4
    SLICE_X39Y72         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.811    -0.929    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y72         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                         clock pessimism              0.243    -0.685    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.105    -0.580    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.543    -0.688    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y74         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/Q
                         net (fo=6, routed)           0.120    -0.427    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.319 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.319    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1_n_4
    SLICE_X39Y74         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.808    -0.932    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y74         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                         clock pessimism              0.243    -0.688    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.105    -0.583    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.543    -0.688    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/Q
                         net (fo=6, routed)           0.120    -0.427    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.319 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.319    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]_i_1_n_4
    SLICE_X39Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.808    -0.932    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
                         clock pessimism              0.243    -0.688    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.105    -0.583    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.544    -0.687    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.546 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/Q
                         net (fo=6, routed)           0.120    -0.426    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.318 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.318    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]_i_1_n_4
    SLICE_X39Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.809    -0.931    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/C
                         clock pessimism              0.243    -0.687    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.105    -0.582    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.544    -0.687    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y73         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.546 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/Q
                         net (fo=6, routed)           0.120    -0.426    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.318 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.318    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1_n_4
    SLICE_X39Y73         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.809    -0.931    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y73         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                         clock pessimism              0.243    -0.687    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.105    -0.582    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.544    -0.687    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y76         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.546 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/Q
                         net (fo=6, routed)           0.120    -0.426    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.318 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.318    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1_n_4
    SLICE_X43Y76         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.809    -0.931    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y76         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                         clock pessimism              0.243    -0.687    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.105    -0.582    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.546    -0.685    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.544 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/Q
                         net (fo=6, routed)           0.120    -0.424    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.316 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.316    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1_n_4
    SLICE_X39Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.811    -0.929    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
                         clock pessimism              0.243    -0.685    
    SLICE_X39Y77         FDRE (Hold_fdre_C_D)         0.105    -0.580    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Counter_Overlay_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Counter_Overlay_i/t_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y76     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y76     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y74     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y83     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y83     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y74     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y83     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y83     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y79     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y79     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y79     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y80     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Counter_Overlay_clk_wiz_1_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Counter_Overlay_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18  Counter_Overlay_i/c_clk/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Counter_Overlay_clk_wiz_0_0
  To Clock:  clkfbout_Counter_Overlay_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Counter_Overlay_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Counter_Overlay_i/t_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Counter_Overlay_clk_wiz_1_0
  To Clock:  clkfbout_Counter_Overlay_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Counter_Overlay_clk_wiz_1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  Counter_Overlay_i/c_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  Counter_Overlay_i/c_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  Counter_Overlay_i/clk_wiz_1_clk_out1

Setup :          132  Failing Endpoints,  Worst Slack       -1.483ns,  Total Violation     -166.779ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.580ns (31.526%)  route 1.260ns (68.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.631     2.925    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.337     3.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.842 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.922     4.765    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]/C
                         clock pessimism              0.000     3.971    
                         clock uncertainty           -0.260     3.710    
    SLICE_X48Y84         FDRE (Setup_fdre_C_R)       -0.429     3.281    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]
  -------------------------------------------------------------------
                         required time                          3.281    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.580ns (31.526%)  route 1.260ns (68.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.631     2.925    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.337     3.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.842 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.922     4.765    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[17]/C
                         clock pessimism              0.000     3.971    
                         clock uncertainty           -0.260     3.710    
    SLICE_X48Y84         FDRE (Setup_fdre_C_R)       -0.429     3.281    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[17]
  -------------------------------------------------------------------
                         required time                          3.281    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.580ns (31.526%)  route 1.260ns (68.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.631     2.925    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.337     3.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.842 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.922     4.765    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[18]/C
                         clock pessimism              0.000     3.971    
                         clock uncertainty           -0.260     3.710    
    SLICE_X48Y84         FDRE (Setup_fdre_C_R)       -0.429     3.281    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[18]
  -------------------------------------------------------------------
                         required time                          3.281    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.580ns (31.526%)  route 1.260ns (68.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.631     2.925    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.337     3.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.842 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.922     4.765    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
                         clock pessimism              0.000     3.971    
                         clock uncertainty           -0.260     3.710    
    SLICE_X48Y84         FDRE (Setup_fdre_C_R)       -0.429     3.281    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]
  -------------------------------------------------------------------
                         required time                          3.281    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.467ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.580ns (31.792%)  route 1.244ns (68.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 3.972 - 2.500 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.631     2.925    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.337     3.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.842 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.907     4.749    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.472     3.972    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/C
                         clock pessimism              0.000     3.972    
                         clock uncertainty           -0.260     3.711    
    SLICE_X48Y86         FDRE (Setup_fdre_C_R)       -0.429     3.282    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 -1.467    

Slack (VIOLATED) :        -1.467ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.580ns (31.792%)  route 1.244ns (68.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 3.972 - 2.500 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.631     2.925    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.337     3.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.842 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.907     4.749    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.472     3.972    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/C
                         clock pessimism              0.000     3.972    
                         clock uncertainty           -0.260     3.711    
    SLICE_X48Y86         FDRE (Setup_fdre_C_R)       -0.429     3.282    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 -1.467    

Slack (VIOLATED) :        -1.467ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.580ns (31.792%)  route 1.244ns (68.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 3.972 - 2.500 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.631     2.925    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.337     3.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.842 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.907     4.749    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.472     3.972    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[26]/C
                         clock pessimism              0.000     3.972    
                         clock uncertainty           -0.260     3.711    
    SLICE_X48Y86         FDRE (Setup_fdre_C_R)       -0.429     3.282    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[26]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 -1.467    

Slack (VIOLATED) :        -1.467ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.580ns (31.792%)  route 1.244ns (68.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 3.972 - 2.500 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.631     2.925    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.337     3.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.842 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.907     4.749    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.472     3.972    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
                         clock pessimism              0.000     3.972    
                         clock uncertainty           -0.260     3.711    
    SLICE_X48Y86         FDRE (Setup_fdre_C_R)       -0.429     3.282    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 -1.467    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.580ns (31.815%)  route 1.243ns (68.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 3.973 - 2.500 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.631     2.925    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.337     3.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.842 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.906     4.748    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.473     3.973    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/C
                         clock pessimism              0.000     3.973    
                         clock uncertainty           -0.260     3.712    
    SLICE_X48Y87         FDRE (Setup_fdre_C_R)       -0.429     3.283    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]
  -------------------------------------------------------------------
                         required time                          3.283    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.580ns (31.815%)  route 1.243ns (68.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 3.973 - 2.500 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.631     2.925    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     3.381 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.337     3.718    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.842 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.906     4.748    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.473     3.973    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
                         clock pessimism              0.000     3.973    
                         clock uncertainty           -0.260     3.712    
    SLICE_X48Y87         FDRE (Setup_fdre_C_R)       -0.429     3.283    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.283    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                 -1.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.816%)  route 0.194ns (54.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.566     0.902    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.194     1.260    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X27Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830     0.830    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X27Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.260     1.090    
    SLICE_X27Y77         FDRE (Hold_fdre_C_CE)       -0.039     1.051    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.365%)  route 0.227ns (61.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.227     1.246    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X49Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.813     0.813    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X49Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.260     1.073    
    SLICE_X49Y79         FDRE (Hold_fdre_C_CE)       -0.039     1.034    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.590%)  route 0.255ns (64.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.549     0.885    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.255     1.281    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X36Y84         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.818     0.818    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y84         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.260     1.078    
    SLICE_X36Y84         FDRE (Hold_fdre_C_CE)       -0.016     1.062    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.911%)  route 0.280ns (60.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.125     1.145    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.190 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.155     1.345    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.808     0.808    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.260     1.068    
    SLICE_X48Y75         FDRE (Hold_fdre_C_R)        -0.018     1.050    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.911%)  route 0.280ns (60.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.125     1.145    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.190 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.155     1.345    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.808     0.808    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.260     1.068    
    SLICE_X48Y75         FDRE (Hold_fdre_C_R)        -0.018     1.050    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.911%)  route 0.280ns (60.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.125     1.145    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.190 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.155     1.345    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.808     0.808    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.260     1.068    
    SLICE_X48Y75         FDRE (Hold_fdre_C_R)        -0.018     1.050    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.911%)  route 0.280ns (60.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.125     1.145    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.190 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.155     1.345    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.808     0.808    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.260     1.068    
    SLICE_X48Y75         FDRE (Hold_fdre_C_R)        -0.018     1.050    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.960%)  route 0.331ns (64.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.125     1.145    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.190 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.206     1.396    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.811     0.811    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.260     1.071    
    SLICE_X48Y77         FDRE (Hold_fdre_C_R)        -0.018     1.053    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.960%)  route 0.331ns (64.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.125     1.145    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.190 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.206     1.396    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.811     0.811    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[21]/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.260     1.071    
    SLICE_X48Y77         FDRE (Hold_fdre_C_R)        -0.018     1.053    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.960%)  route 0.331ns (64.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.125     1.145    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.190 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.206     1.396    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X48Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.811     0.811    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X48Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[22]/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.260     1.071    
    SLICE_X48Y77         FDRE (Hold_fdre_C_R)        -0.018     1.053    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.343    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0

Setup :          392  Failing Endpoints,  Worst Slack       -5.198ns,  Total Violation    -1781.730ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.731ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.198ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.870ns  (logic 0.642ns (34.340%)  route 1.228ns (65.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 30.342 - 32.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 32.979 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.685    32.979    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518    33.497 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.468    33.965    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X29Y76         LUT2 (Prop_lut2_I1_O)        0.124    34.089 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.760    34.849    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.511    30.342    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
                         clock pessimism              0.000    30.342    
                         clock uncertainty           -0.262    30.080    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.429    29.651    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.651    
                         arrival time                         -34.849    
  -------------------------------------------------------------------
                         slack                                 -5.198    

Slack (VIOLATED) :        -5.198ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.870ns  (logic 0.642ns (34.340%)  route 1.228ns (65.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 30.342 - 32.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 32.979 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.685    32.979    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518    33.497 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.468    33.965    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X29Y76         LUT2 (Prop_lut2_I1_O)        0.124    34.089 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.760    34.849    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.511    30.342    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/C
                         clock pessimism              0.000    30.342    
                         clock uncertainty           -0.262    30.080    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.429    29.651    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.651    
                         arrival time                         -34.849    
  -------------------------------------------------------------------
                         slack                                 -5.198    

Slack (VIOLATED) :        -5.198ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.870ns  (logic 0.642ns (34.340%)  route 1.228ns (65.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 30.342 - 32.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 32.979 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.685    32.979    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518    33.497 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.468    33.965    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X29Y76         LUT2 (Prop_lut2_I1_O)        0.124    34.089 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.760    34.849    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.511    30.342    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                         clock pessimism              0.000    30.342    
                         clock uncertainty           -0.262    30.080    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.429    29.651    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         29.651    
                         arrival time                         -34.849    
  -------------------------------------------------------------------
                         slack                                 -5.198    

Slack (VIOLATED) :        -5.198ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.870ns  (logic 0.642ns (34.340%)  route 1.228ns (65.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 30.342 - 32.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 32.979 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.685    32.979    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518    33.497 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.468    33.965    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X29Y76         LUT2 (Prop_lut2_I1_O)        0.124    34.089 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.760    34.849    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.511    30.342    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X28Y72         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                         clock pessimism              0.000    30.342    
                         clock uncertainty           -0.262    30.080    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.429    29.651    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.651    
                         arrival time                         -34.849    
  -------------------------------------------------------------------
                         slack                                 -5.198    

Slack (VIOLATED) :        -5.196ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.768ns  (logic 0.580ns (32.807%)  route 1.188ns (67.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.935ns = ( 32.935 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.641    32.935    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    33.391 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.357    33.748    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X38Y80         LUT2 (Prop_lut2_I1_O)        0.124    33.872 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831    34.703    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.524    29.507    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.507    
                         arrival time                         -34.703    
  -------------------------------------------------------------------
                         slack                                 -5.196    

Slack (VIOLATED) :        -5.196ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.768ns  (logic 0.580ns (32.807%)  route 1.188ns (67.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.935ns = ( 32.935 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.641    32.935    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    33.391 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.357    33.748    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X38Y80         LUT2 (Prop_lut2_I1_O)        0.124    33.872 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831    34.703    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.524    29.507    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.507    
                         arrival time                         -34.703    
  -------------------------------------------------------------------
                         slack                                 -5.196    

Slack (VIOLATED) :        -5.196ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.768ns  (logic 0.580ns (32.807%)  route 1.188ns (67.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.935ns = ( 32.935 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.641    32.935    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    33.391 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.357    33.748    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X38Y80         LUT2 (Prop_lut2_I1_O)        0.124    33.872 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831    34.703    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.524    29.507    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         29.507    
                         arrival time                         -34.703    
  -------------------------------------------------------------------
                         slack                                 -5.196    

Slack (VIOLATED) :        -5.196ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.768ns  (logic 0.580ns (32.807%)  route 1.188ns (67.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 30.293 - 32.000 ) 
    Source Clock Delay      (SCD):    2.935ns = ( 32.935 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.641    32.935    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    33.391 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.357    33.748    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X38Y80         LUT2 (Prop_lut2_I1_O)        0.124    33.872 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831    34.703    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.462    30.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                         clock pessimism              0.000    30.293    
                         clock uncertainty           -0.262    30.031    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.524    29.507    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.507    
                         arrival time                         -34.703    
  -------------------------------------------------------------------
                         slack                                 -5.196    

Slack (VIOLATED) :        -5.194ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.768ns  (logic 0.580ns (32.811%)  route 1.188ns (67.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 30.295 - 32.000 ) 
    Source Clock Delay      (SCD):    2.935ns = ( 32.935 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.641    32.935    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    33.391 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.357    33.748    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X38Y80         LUT2 (Prop_lut2_I1_O)        0.124    33.872 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831    34.703    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.464    30.295    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
                         clock pessimism              0.000    30.295    
                         clock uncertainty           -0.262    30.033    
    SLICE_X36Y76         FDRE (Setup_fdre_C_R)       -0.524    29.509    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.509    
                         arrival time                         -34.703    
  -------------------------------------------------------------------
                         slack                                 -5.194    

Slack (VIOLATED) :        -5.194ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.768ns  (logic 0.580ns (32.811%)  route 1.188ns (67.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 30.295 - 32.000 ) 
    Source Clock Delay      (SCD):    2.935ns = ( 32.935 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.641    32.935    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    33.391 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.357    33.748    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X38Y80         LUT2 (Prop_lut2_I1_O)        0.124    33.872 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.831    34.703    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         1.464    30.295    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X36Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
                         clock pessimism              0.000    30.295    
                         clock uncertainty           -0.262    30.033    
    SLICE_X36Y76         FDRE (Setup_fdre_C_R)       -0.524    29.509    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.509    
                         arrival time                         -34.703    
  -------------------------------------------------------------------
                         slack                                 -5.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.731ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.013%)  route 0.120ns (45.987%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.547     0.883    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.120     1.144    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[11]
    SLICE_X46Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.814    -0.926    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/C
                         clock pessimism              0.000    -0.926    
                         clock uncertainty            0.262    -0.663    
    SLICE_X46Y80         FDRE (Hold_fdre_C_D)         0.076    -0.587    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.546     0.882    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y78         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.120     1.143    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[16]
    SLICE_X47Y77         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.811    -0.929    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y77         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[16]/C
                         clock pessimism              0.000    -0.929    
                         clock uncertainty            0.262    -0.666    
    SLICE_X47Y77         FDRE (Hold_fdre_C_D)         0.075    -0.591    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[16]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.736ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.567     0.903    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.125     1.169    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/D[29]
    SLICE_X29Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.832    -0.908    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/C
                         clock pessimism              0.000    -0.908    
                         clock uncertainty            0.262    -0.645    
    SLICE_X29Y78         FDRE (Hold_fdre_C_D)         0.078    -0.567    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.739ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (62.981%)  route 0.075ns (37.019%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.549     0.885    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y81         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.075     1.088    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[2]
    SLICE_X46Y81         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.815    -0.925    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y81         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/C
                         clock pessimism              0.000    -0.925    
                         clock uncertainty            0.262    -0.662    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.011    -0.651    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.468%)  route 0.123ns (46.532%))
  Logic Levels:           0  
  Clock Path Skew:        -1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.546     0.882    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.123     1.145    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/D[5]
    SLICE_X41Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.809    -0.931    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X41Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                         clock pessimism              0.000    -0.931    
                         clock uncertainty            0.262    -0.668    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.072    -0.596    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.549     0.885    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y79         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.126     1.152    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[9]
    SLICE_X35Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.815    -0.925    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X35Y80         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/C
                         clock pessimism              0.000    -0.925    
                         clock uncertainty            0.262    -0.662    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.072    -0.590    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        -1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.909ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.567     0.903    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.128     1.172    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/D[18]
    SLICE_X29Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.831    -0.909    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/C
                         clock pessimism              0.000    -0.909    
                         clock uncertainty            0.262    -0.646    
    SLICE_X29Y77         FDRE (Hold_fdre_C_D)         0.075    -0.571    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.745ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.450%)  route 0.128ns (47.550%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.551     0.887    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.128     1.155    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[30]
    SLICE_X35Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.816    -0.924    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X35Y81         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/C
                         clock pessimism              0.000    -0.924    
                         clock uncertainty            0.262    -0.661    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.072    -0.589    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.747ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.906%)  route 0.126ns (47.094%))
  Logic Levels:           0  
  Clock Path Skew:        -1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.546     0.882    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.126     1.148    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/D[18]
    SLICE_X41Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.809    -0.931    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X41Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/C
                         clock pessimism              0.000    -0.931    
                         clock uncertainty            0.262    -0.668    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.070    -0.598    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.672%)  route 0.122ns (46.328%))
  Logic Levels:           0  
  Clock Path Skew:        -1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.546     0.882    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y77         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.122     1.144    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/D[15]
    SLICE_X41Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=264, routed)         0.809    -0.931    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X41Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                         clock pessimism              0.000    -0.931    
                         clock uncertainty            0.262    -0.668    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.066    -0.602    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  1.747    





