#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jun  8 13:16:00 2024
# Process ID: 41936
# Current directory: C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43700 C:\Users\LENOVO\Desktop\MyProjects\RISCV-PROCESSOR-PIPELINE\NguyenGiaBaoNgoc_21520366_Lab0405\RiscV_Pipeline\RiscV_Pipeline.xpr
# Log file: C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/vivado.log
# Journal file: C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline\vivado.jou
# Running On: BaoNgoc, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 8379 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RiscVProcessor_test_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
source RiscVProcessor_test_top.tcl
close_sim
launch_simulation
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
source RiscVProcessor_test_top.tcl
close_sim
launch_simulation
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
source RiscVProcessor_test_top.tcl
close_sim
launch_simulation
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
source RiscVProcessor_test_top.tcl
close_sim
launch_simulation
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
source RiscVProcessor_test_top.tcl
close_sim
launch_simulation
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
source RiscVProcessor_test_top.tcl
close_sim
launch_simulation
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
source RiscVProcessor_test_top.tcl
current_wave_config {tb_RiscV_behav.wcfg}
add_wave {{/RiscVProcessor_test_top}} 
current_wave_config {tb_RiscV_behav.wcfg}
add_wave {{/RiscVProcessor_test_top/DUT}} 
save_wave_config {C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
source RiscVProcessor_test_top.tcl
close_sim
launch_simulation
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
source RiscVProcessor_test_top.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_RiscV [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
