Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 13:52:51 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_1_0512.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |        975 |        975 |       0 |    0 | 1026 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 |  513 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |        974 |        974 |       0 |    0 |  513 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 13:53:02 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_1_0512.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.870ns  (required time - arrival time)
  Source:                 I_REG_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U/MODE_1.Q_reg[505]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 2.138ns (27.257%)  route 5.706ns (72.743%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 9.455 - 5.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1026, routed)        1.747     4.970    CLK_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  I_REG_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478     5.448 f  I_REG_reg[88]/Q
                         net (fo=5, routed)           0.816     6.264    U/Q[88]
    SLICE_X37Y34         LUT4 (Prop_lut4_I0_O)        0.296     6.560 r  U/MODE_1.Q[101]_i_11/O
                         net (fo=1, routed)           0.433     6.993    U/MODE_1.Q[101]_i_11_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.117 r  U/MODE_1.Q[101]_i_4/O
                         net (fo=1, routed)           0.798     7.915    U/MODE_1.Q[101]_i_4_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.039 r  U/MODE_1.Q[101]_i_2/O
                         net (fo=9, routed)           0.412     8.451    U/p_1000_in
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.575 r  U/MODE_1.Q[119]_i_2/O
                         net (fo=10, routed)          0.324     8.899    U/p_954_in
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.023 r  U/MODE_1.Q[266]_i_6/O
                         net (fo=4, routed)           0.178     9.202    U/p_749_in
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.326 r  U/MODE_1.Q[266]_i_2/O
                         net (fo=10, routed)          0.341     9.667    U/p_599_in
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124     9.791 r  U/MODE_1.Q[309]_i_2/O
                         net (fo=11, routed)          0.672    10.463    U/p_495_in
    SLICE_X34Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.587 r  U/MODE_1.Q[493]_i_11/O
                         net (fo=1, routed)           0.161    10.748    U/p_278_in
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  U/MODE_1.Q[493]_i_4/O
                         net (fo=26, routed)          0.643    11.514    U/p_198_in
    SLICE_X36Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.638 r  U/MODE_1.Q[501]_i_2/O
                         net (fo=3, routed)           0.504    12.142    U/p_34_in__0
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.124    12.266 r  U/MODE_1.Q[505]_i_2/O
                         net (fo=4, routed)           0.424    12.690    U/p_24_in__0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.814 r  U/MODE_1.Q[505]_i_1/O
                         net (fo=1, routed)           0.000    12.814    U/result16_out
    SLICE_X37Y38         FDCE                                         r  U/MODE_1.Q_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1026, routed)        1.572     9.455    U/CLK
    SLICE_X37Y38         FDCE                                         r  U/MODE_1.Q_reg[505]/C
                         clock pessimism              0.492     9.947    
                         clock uncertainty           -0.035     9.912    
    SLICE_X37Y38         FDCE (Setup_fdce_C_D)        0.032     9.944    U/MODE_1.Q_reg[505]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                         -12.814    
  -------------------------------------------------------------------
                         slack                                 -2.870    




