<!DOCTYPE html>
<html>

<head>
    <link rel="stylesheet" href=css/main.css />
    <link rel="stylesheet" href=css/code.css />
    <link rel="apple-touch-icon" sizes="57x57"         href=assets/icons/apple-icon-57x57.png>
    <link rel="apple-touch-icon" sizes="60x60"         href=assets/icons/apple-icon-60x60.png>
    <link rel="apple-touch-icon" sizes="72x72"         href=assets/icons/apple-icon-72x72.png>
    <link rel="apple-touch-icon" sizes="76x76"         href=assets/icons/apple-icon-76x76.png>
    <link rel="apple-touch-icon" sizes="114x114"       href=assets/icons/apple-icon-114x114.png>
    <link rel="apple-touch-icon" sizes="120x120"       href=assets/icons/apple-icon-120x120.png>
    <link rel="apple-touch-icon" sizes="144x144"       href=assets/icons/apple-icon-144x144.png>
    <link rel="apple-touch-icon" sizes="152x152"       href=assets/icons/apple-icon-152x152.png>
    <link rel="apple-touch-icon" sizes="180x180"       href=assets/icons/apple-icon-180x180.png>
    <link rel="icon" type="image/png" sizes="192x192"  href=assets/icons/android-icon-192x192.png>
    <link rel="icon" type="image/png" sizes="32x32"    href=assets/icons/favicon-32x32.png>
    <link rel="icon" type="image/png" sizes="96x96"    href=assets/icons/favicon-96x96.png>
    <link rel="icon" type="image/png" sizes="16x16"    href=assets/icons/favicon-16x16.png>
</head>


<body>

    <div id="content">

        <title>Concurrent Signal Assignment</title>

<span>
    <h2 style="align-items: center;">
        <a href=index.html class="text-norm">
            <img src="assets/icon.svg" alt="logo" style="vertical-align:middle; margin: auto 2px 5px auto; width: 50px; height: 50px" />
            VHDLref
        </a>
    </h2>
</span>

<hr>

<h1>Concurrent Signal Assignment</h1>

<br>
<div class="chart">
    <table class="chart">
        <tr>
            <td bgcolor="lightcyan">
                
                Concurrent Statement
                
                
            </td>

            
            
            <td style="border: 0px solid transparent; width: 24%">——used—in—></td>

            <td bgcolor="lightgreen">
                
                Architecture
                
                
            </td>
            
        </tr>

        
        
    </table>
</div>
<br>
<h3 class="text-hr"><span>Syntax</span></h3>

<!-- include the vhdl tag to highlight as vhdl -->
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">signal_name</span> <span class="o">&lt;=</span> <span class="n">expression</span><span class="p">;</span>
</code></pre></div></div>

<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">signal_name</span> <span class="o">&lt;=</span> <span class="n">expression</span> <span class="k">after</span> <span class="n">delay</span><span class="p">;</span>
</code></pre></div></div>

<p>See LRM section 9.5</p>

<h3 class="text-hr"><span>Rules and Examples</span></h3>

<p>A concurrent signal assignment assigns a new value to the target signal whenever any of the signals on the right hand side change:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">CONC</span> <span class="k">of</span> <span class="n">HA</span> <span class="k">is</span>
<span class="k">begin</span>
    <span class="n">SUM</span>   <span class="o">&lt;=</span> <span class="n">A</span> <span class="ow">xor</span> <span class="n">B</span><span class="p">;</span>
    <span class="n">CARRY</span> <span class="o">&lt;=</span> <span class="n">A</span> <span class="ow">and</span> <span class="n">B</span><span class="p">;</span>
<span class="k">end</span> <span class="n">CONC</span><span class="p">;</span>
</code></pre></div></div>

<p>Concurrent assignments have an “equivalent process”. This is the equivalent process for the concurrent statements above.</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">SEQ</span> <span class="k">of</span> <span class="n">HA</span> <span class="k">is</span>
<span class="k">begin</span>
    <span class="k">process</span> <span class="p">(</span><span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="n">SUM</span>   <span class="o">&lt;=</span> <span class="n">A</span> <span class="ow">xor</span> <span class="n">B</span><span class="p">;</span>
        <span class="n">CARRY</span> <span class="o">&lt;=</span> <span class="n">A</span> <span class="ow">and</span> <span class="n">B</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="n">SEQ</span><span class="p">;</span>
</code></pre></div></div>

<p>A signal assignment may have a delay specified:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">DELAYS</span> <span class="k">of</span> <span class="n">X</span> <span class="k">is</span>
    <span class="k">constant</span> <span class="n">PERIOD</span> <span class="p">:</span> <span class="kt">time</span> <span class="p">:</span><span class="o">=</span> <span class="mi">10</span> <span class="n">ns</span><span class="p">;</span>
<span class="k">begin</span>
    <span class="n">SUM</span>   <span class="o">&lt;=</span> <span class="n">A</span> <span class="ow">xor</span> <span class="n">B</span> <span class="k">after</span> <span class="mi">5</span> <span class="n">ns</span><span class="p">;</span>
    <span class="n">CARRY</span> <span class="o">&lt;=</span> <span class="n">A</span> <span class="ow">and</span> <span class="n">B</span> <span class="k">after</span> <span class="mi">3</span> <span class="n">ns</span><span class="p">;</span>
    <span class="n">CLK</span>   <span class="o">&lt;=</span> <span class="ow">not</span> <span class="n">CLK</span> <span class="k">after</span> <span class="n">PERIOD</span><span class="o">/</span><span class="mi">2</span><span class="p">;</span>
<span class="k">end</span> <span class="n">DELAYS</span><span class="p">;</span>
</code></pre></div></div>

<p>The default delay model is <strong>inertial</strong>. This means that “pulses” shorter than the delay time are not propagated. The alternative is <strong>transport</strong> delay, which propagates all transitions:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">TRANS</span> <span class="k">of</span> <span class="n">BUFF</span> <span class="k">is</span>
    <span class="k">constant</span> <span class="n">DELAY</span> <span class="p">:</span> <span class="kt">time</span> <span class="p">:</span><span class="o">=</span> <span class="mi">10</span> <span class="n">ns</span><span class="p">;</span>
<span class="k">begin</span>
    <span class="n">O_PIN</span> <span class="o">&lt;=</span> <span class="k">transport</span> <span class="n">I_PIN</span> <span class="k">after</span> <span class="n">DELAY</span><span class="p">;</span>
<span class="k">end</span> <span class="n">TRANS</span><span class="p">;</span>
</code></pre></div></div>

<p>Multiple concurrent assignments to the same signal imply multiple drivers. A signal which is the target of multiple concurrent signal assignments must be of a resolved type, e.g. std_logic, std_logic_vector.</p>

<p>For <strong>guarded assignments</strong>, see <strong>blocks</strong>.</p>

<h3 class="text-hr"><span>Synthesis Issues</span></h3>

<p>Concurrent signal assignments are generally synthesizable, providing they use types and operators acceptable to the synthesis tool.</p>

<p>A signal assigned with a concurrent statement will be inferred as combinational logic.</p>

<p>Guarded assignments are not usually supported, and delays are ignored.</p>

<h3 class="text-hr"><span>New in VHDL-93</span></h3>

<p>In VHDL-93, any signal assignment statement may have an optional label:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">label</span><span class="p">:</span> <span class="n">signal_name</span> <span class="o">&lt;=</span> <span class="n">expression</span><span class="p">;</span>
</code></pre></div></div>

<p>A delayed signal assignment with inertial delay may be explicitly preceded by the keyword <strong>inertial</strong>. It may also have a <strong>reject time</strong> specified. This is the minimum “pulse width” to be propagated, if different from the inertial delay:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">OUTPUT</span> <span class="o">&lt;=</span> <span class="k">reject</span> <span class="mi">2</span> <span class="n">ns</span> <span class="k">inertial</span> <span class="ow">not</span> <span class="p">(</span><span class="n">INPUT</span><span class="p">)</span> <span class="k">after</span> <span class="mi">10</span> <span class="n">ns</span><span class="p">;</span>
</code></pre></div></div>

<p>A concurrent signal assignment can be specified to run as a postponed process (see <strong>process</strong>).</p>



<br>
<hr>


        <div id="footer">
            <h6>v1.0 - &copy; 2020 Michael Riegert - <a href="https://github.com/nobodywasishere/vhdlref">View on Github</a>
<br>Distributed under the terms of the <a href="LICENSE.html">MIT License</a></h6>

        </div>
    </div>

</body>

</html>
