#! /usr/local/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557155d53770 .scope module, "SPImemoryTest" "SPImemoryTest" 2 13;
 .timescale 0 0;
v0x557155dbae10_0 .var "clk", 0 0;
v0x557155dbaeb0_0 .var "cs_pin", 0 0;
v0x557155dbafc0_0 .net "miso_pin", 0 0, L_0x557155dbb510;  1 drivers
v0x557155dbb0b0_0 .var "mosi_pin", 0 0;
v0x557155dbb1a0_0 .var "sclk_pin", 0 0;
S_0x557155d538f0 .scope module, "dut" "spimemory" 2 24, 3 12 0, S_0x557155d53770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
v0x557155db9b50_0 .net "addr_we", 0 0, v0x557155db6a70_0;  1 drivers
v0x557155db9c60_0 .net "address", 7 0, v0x557155d89d40_0;  1 drivers
v0x557155db9d20_0 .net "clk", 0 0, v0x557155dbae10_0;  1 drivers
v0x557155db9df0_0 .net "conditioned1", 0 0, v0x557155db7600_0;  1 drivers
v0x557155db9ee0_0 .net "conditioned2", 0 0, v0x557155db8070_0;  1 drivers
v0x557155db9fd0_0 .net "conditioned3", 0 0, v0x557155db8a70_0;  1 drivers
v0x557155dba0c0_0 .net "cs_pin", 0 0, v0x557155dbaeb0_0;  1 drivers
v0x557155dba160_0 .net "datamemoryout", 7 0, v0x557155db6450_0;  1 drivers
v0x557155dba250_0 .net "dm_we", 0 0, v0x557155db6c90_0;  1 drivers
o0x7f4e9f9a2fa8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x557155dba2f0_0 .net "leds", 3 0, o0x7f4e9f9a2fa8;  0 drivers
v0x557155dba390_0 .net "miso_bufe", 0 0, v0x557155db6d60_0;  1 drivers
v0x557155dba480_0 .net "miso_pin", 0 0, L_0x557155dbb510;  alias, 1 drivers
v0x557155dba520_0 .net "mosi_pin", 0 0, v0x557155dbb0b0_0;  1 drivers
v0x557155dba5c0_0 .net "negedge1", 0 0, v0x557155db77b0_0;  1 drivers
v0x557155dba660_0 .net "negedge2", 0 0, v0x557155db8220_0;  1 drivers
v0x557155dba750_0 .net "negedge3", 0 0, v0x557155db8c30_0;  1 drivers
v0x557155dba7f0_0 .net "parallelDataOut", 7 0, L_0x557155d430f0;  1 drivers
v0x557155dba890_0 .net "posedge1", 0 0, v0x557155db7980_0;  1 drivers
v0x557155dba930_0 .net "posedge2", 0 0, v0x557155db8390_0;  1 drivers
v0x557155dba9d0_0 .net "posedge3", 0 0, v0x557155db8de0_0;  1 drivers
v0x557155dbaaa0_0 .net "q", 0 0, v0x557155db5b90_0;  1 drivers
v0x557155dbab90_0 .net "sclk_pin", 0 0, v0x557155dbb1a0_0;  1 drivers
v0x557155dbac30_0 .net "serialDataOut", 0 0, L_0x557155dbb420;  1 drivers
v0x557155dbad20_0 .net "sr_we", 0 0, v0x557155db6f90_0;  1 drivers
L_0x557155dbb2e0 .part L_0x557155d430f0, 0, 1;
L_0x557155dbb380 .part v0x557155d89d40_0, 0, 7;
S_0x557155d50b40 .scope module, "al" "addressLatch" 3 35, 4 4 0, S_0x557155d538f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_en"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
v0x557155d839a0_0 .net "clk", 0 0, v0x557155dbae10_0;  alias, 1 drivers
v0x557155d81a00_0 .net "clk_en", 0 0, v0x557155db6a70_0;  alias, 1 drivers
v0x557155d7fac0_0 .net "d", 7 0, L_0x557155d430f0;  alias, 1 drivers
v0x557155d89d40_0 .var "q", 7 0;
E_0x557155d978b0 .event posedge, v0x557155d839a0_0;
S_0x557155db52e0 .scope module, "buffer" "tri_buf" 3 43, 5 1 0, S_0x557155d538f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "b"
    .port_info 2 /INPUT 1 "enable"
o0x7f4e9f9a2198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x557155d8bb00_0 name=_s0
v0x557155d8bef0_0 .net "a", 0 0, v0x557155db5b90_0;  alias, 1 drivers
v0x557155db55a0_0 .net "b", 0 0, L_0x557155dbb510;  alias, 1 drivers
v0x557155db5640_0 .net "enable", 0 0, v0x557155db6d60_0;  alias, 1 drivers
L_0x557155dbb510 .functor MUXZ 1, o0x7f4e9f9a2198, v0x557155db5b90_0, v0x557155db6d60_0, C4<>;
S_0x557155db5780 .scope module, "dfq" "dff" 3 41, 6 4 0, S_0x557155d538f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_en"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
v0x557155db5950_0 .net "clk", 0 0, v0x557155dbae10_0;  alias, 1 drivers
v0x557155db5a20_0 .net "clk_en", 0 0, v0x557155db8220_0;  alias, 1 drivers
v0x557155db5ac0_0 .net "d", 0 0, L_0x557155dbb420;  alias, 1 drivers
v0x557155db5b90_0 .var "q", 0 0;
S_0x557155db5cd0 .scope module, "dm" "datamemory" 3 37, 7 8 0, S_0x557155d538f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x557155db5ea0 .param/l "addresswidth" 0 7 10, +C4<00000000000000000000000000000111>;
P_0x557155db5ee0 .param/l "depth" 0 7 11, +C4<00000000000000000000000010000000>;
P_0x557155db5f20 .param/l "width" 0 7 12, +C4<00000000000000000000000000001000>;
v0x557155db6170_0 .net "address", 6 0, L_0x557155dbb380;  1 drivers
v0x557155db6270_0 .net "clk", 0 0, v0x557155dbae10_0;  alias, 1 drivers
v0x557155db6380_0 .net "dataIn", 7 0, L_0x557155d430f0;  alias, 1 drivers
v0x557155db6450_0 .var "dataOut", 7 0;
v0x557155db64f0 .array "memory", 0 127, 7 0;
v0x557155db6600_0 .net "writeEnable", 0 0, v0x557155db6c90_0;  alias, 1 drivers
S_0x557155db6760 .scope module, "fsm1" "fsm" 3 33, 8 8 0, S_0x557155d538f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sclk"
    .port_info 1 /INPUT 1 "cs"
    .port_info 2 /INPUT 1 "shift_register_output"
    .port_info 3 /OUTPUT 1 "miso_bufe"
    .port_info 4 /OUTPUT 1 "dm_we"
    .port_info 5 /OUTPUT 1 "addr_we"
    .port_info 6 /OUTPUT 1 "sr_we"
v0x557155db6a70_0 .var "addr_we", 0 0;
v0x557155db6b30_0 .var "count", 2 0;
v0x557155db6bf0_0 .net "cs", 0 0, v0x557155db8a70_0;  alias, 1 drivers
v0x557155db6c90_0 .var "dm_we", 0 0;
v0x557155db6d60_0 .var "miso_bufe", 0 0;
v0x557155db6e50_0 .net "sclk", 0 0, v0x557155db8390_0;  alias, 1 drivers
v0x557155db6ef0_0 .net "shift_register_output", 0 0, L_0x557155dbb2e0;  1 drivers
v0x557155db6f90_0 .var "sr_we", 0 0;
v0x557155db7050_0 .var "state", 2 0;
E_0x557155d96160 .event posedge, v0x557155db6e50_0;
S_0x557155db7210 .scope module, "ic1" "inputconditioner" 3 29, 9 8 0, S_0x557155d538f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x557155d74700 .param/l "counterwidth" 0 9 17, +C4<00000000000000000000000000000011>;
P_0x557155d74740 .param/l "waittime" 0 9 18, +C4<00000000000000000000000000000011>;
v0x557155db7540_0 .net "clk", 0 0, v0x557155dbae10_0;  alias, 1 drivers
v0x557155db7600_0 .var "conditioned", 0 0;
v0x557155db76c0_0 .var "counter", 2 0;
v0x557155db77b0_0 .var "negativeedge", 0 0;
v0x557155db7870_0 .net "noisysignal", 0 0, v0x557155dbb0b0_0;  alias, 1 drivers
v0x557155db7980_0 .var "positiveedge", 0 0;
v0x557155db7a40_0 .var "synchronizer0", 0 0;
v0x557155db7b00_0 .var "synchronizer1", 0 0;
S_0x557155db7c60 .scope module, "ic2" "inputconditioner" 3 30, 9 8 0, S_0x557155d538f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x557155d8a900 .param/l "counterwidth" 0 9 17, +C4<00000000000000000000000000000011>;
P_0x557155d8a940 .param/l "waittime" 0 9 18, +C4<00000000000000000000000000000011>;
v0x557155db7fb0_0 .net "clk", 0 0, v0x557155dbae10_0;  alias, 1 drivers
v0x557155db8070_0 .var "conditioned", 0 0;
v0x557155db8130_0 .var "counter", 2 0;
v0x557155db8220_0 .var "negativeedge", 0 0;
v0x557155db82f0_0 .net "noisysignal", 0 0, v0x557155dbb1a0_0;  alias, 1 drivers
v0x557155db8390_0 .var "positiveedge", 0 0;
v0x557155db8430_0 .var "synchronizer0", 0 0;
v0x557155db84d0_0 .var "synchronizer1", 0 0;
S_0x557155db8660 .scope module, "ic3" "inputconditioner" 3 31, 9 8 0, S_0x557155d538f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x557155d8b2d0 .param/l "counterwidth" 0 9 17, +C4<00000000000000000000000000000011>;
P_0x557155d8b310 .param/l "waittime" 0 9 18, +C4<00000000000000000000000000000011>;
v0x557155db89b0_0 .net "clk", 0 0, v0x557155dbae10_0;  alias, 1 drivers
v0x557155db8a70_0 .var "conditioned", 0 0;
v0x557155db8b60_0 .var "counter", 2 0;
v0x557155db8c30_0 .var "negativeedge", 0 0;
v0x557155db8cd0_0 .net "noisysignal", 0 0, v0x557155dbaeb0_0;  alias, 1 drivers
v0x557155db8de0_0 .var "positiveedge", 0 0;
v0x557155db8ea0_0 .var "synchronizer0", 0 0;
v0x557155db8f60_0 .var "synchronizer1", 0 0;
S_0x557155db90c0 .scope module, "sr1" "shiftregister" 3 39, 10 9 0, S_0x557155d538f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x557155db6930 .param/l "width" 0 10 10, +C4<00000000000000000000000000001000>;
L_0x557155d430f0 .functor BUFZ 8, v0x557155db9a10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x557155db9420_0 .net "clk", 0 0, v0x557155dbae10_0;  alias, 1 drivers
v0x557155db94e0_0 .net "parallelDataIn", 7 0, v0x557155db6450_0;  alias, 1 drivers
v0x557155db95d0_0 .net "parallelDataOut", 7 0, L_0x557155d430f0;  alias, 1 drivers
v0x557155db96f0_0 .net "parallelLoad", 0 0, v0x557155db6f90_0;  alias, 1 drivers
v0x557155db9790_0 .net "peripheralClkEdge", 0 0, v0x557155db8390_0;  alias, 1 drivers
v0x557155db98d0_0 .net "serialDataIn", 0 0, v0x557155db7600_0;  alias, 1 drivers
v0x557155db9970_0 .net "serialDataOut", 0 0, L_0x557155dbb420;  alias, 1 drivers
v0x557155db9a10_0 .var "shiftregistermem", 7 0;
L_0x557155dbb420 .part v0x557155db9a10_0, 7, 1;
    .scope S_0x557155db7210;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557155db76c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155db7a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155db7b00_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x557155db7210;
T_1 ;
    %wait E_0x557155d978b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db7980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db77b0_0, 0;
    %load/vec4 v0x557155db7600_0;
    %load/vec4 v0x557155db7b00_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db76c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x557155db76c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db76c0_0, 0;
    %load/vec4 v0x557155db7600_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557155db7b00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557155db77b0_0, 0;
T_1.4 ;
    %load/vec4 v0x557155db7600_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557155db7b00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557155db7980_0, 0;
T_1.6 ;
    %load/vec4 v0x557155db7b00_0;
    %assign/vec4 v0x557155db7600_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x557155db76c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557155db76c0_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x557155db7870_0;
    %assign/vec4 v0x557155db7a40_0, 0;
    %load/vec4 v0x557155db7a40_0;
    %assign/vec4 v0x557155db7b00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557155db7c60;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557155db8130_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155db8430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155db84d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x557155db7c60;
T_3 ;
    %wait E_0x557155d978b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db8390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db8220_0, 0;
    %load/vec4 v0x557155db8070_0;
    %load/vec4 v0x557155db84d0_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db8130_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557155db8130_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db8130_0, 0;
    %load/vec4 v0x557155db8070_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557155db84d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557155db8220_0, 0;
T_3.4 ;
    %load/vec4 v0x557155db8070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557155db84d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557155db8390_0, 0;
T_3.6 ;
    %load/vec4 v0x557155db84d0_0;
    %assign/vec4 v0x557155db8070_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x557155db8130_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557155db8130_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x557155db82f0_0;
    %assign/vec4 v0x557155db8430_0, 0;
    %load/vec4 v0x557155db8430_0;
    %assign/vec4 v0x557155db84d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557155db8660;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557155db8b60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155db8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155db8f60_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x557155db8660;
T_5 ;
    %wait E_0x557155d978b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db8de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db8c30_0, 0;
    %load/vec4 v0x557155db8a70_0;
    %load/vec4 v0x557155db8f60_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db8b60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557155db8b60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db8b60_0, 0;
    %load/vec4 v0x557155db8a70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557155db8f60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557155db8c30_0, 0;
T_5.4 ;
    %load/vec4 v0x557155db8a70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557155db8f60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557155db8de0_0, 0;
T_5.6 ;
    %load/vec4 v0x557155db8f60_0;
    %assign/vec4 v0x557155db8a70_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x557155db8b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557155db8b60_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x557155db8cd0_0;
    %assign/vec4 v0x557155db8ea0_0, 0;
    %load/vec4 v0x557155db8ea0_0;
    %assign/vec4 v0x557155db8f60_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557155db6760;
T_6 ;
    %wait E_0x557155d96160;
    %load/vec4 v0x557155db7050_0;
    %cmpi/e 7, 7, 3;
    %jmp/0xz  T_6.0, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db7050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db6b30_0, 0;
T_6.0 ;
    %load/vec4 v0x557155db7050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155db6d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155db6c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155db6a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155db6f90_0, 0, 1;
    %load/vec4 v0x557155db6bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557155db7050_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db7050_0, 0;
T_6.10 ;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557155db6a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6d60_0, 0;
    %load/vec4 v0x557155db6b30_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x557155db6b30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557155db6b30_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x557155db6b30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.13, 4;
    %load/vec4 v0x557155db6ef0_0;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_6.15, 4;
    %load/vec4 v0x557155db6b30_0;
    %assign/vec4 v0x557155db6b30_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x557155db6ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.17, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db6b30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557155db7050_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0x557155db6ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.19, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db6b30_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x557155db7050_0, 0;
T_6.19 ;
T_6.18 ;
T_6.16 ;
T_6.13 ;
T_6.12 ;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557155db6f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6d60_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x557155db7050_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557155db6d60_0, 0;
    %load/vec4 v0x557155db6b30_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_6.21, 5;
    %load/vec4 v0x557155db6b30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557155db6b30_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0x557155db6b30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.23, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x557155db7050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db6b30_0, 0;
T_6.23 ;
T_6.22 ;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557155db6c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6d60_0, 0;
    %load/vec4 v0x557155db6b30_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_6.25, 5;
    %load/vec4 v0x557155db6b30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557155db6b30_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0x557155db6b30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.27, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x557155db7050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557155db6b30_0, 0;
T_6.27 ;
T_6.26 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x557155db6bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.29, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557155db7050_0, 0, 3;
T_6.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557155db6d60_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557155d50b40;
T_7 ;
    %wait E_0x557155d978b0;
    %load/vec4 v0x557155d81a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x557155d7fac0_0;
    %assign/vec4 v0x557155d89d40_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557155db5cd0;
T_8 ;
    %wait E_0x557155d978b0;
    %load/vec4 v0x557155db6600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x557155db6380_0;
    %load/vec4 v0x557155db6170_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557155db64f0, 0, 4;
T_8.0 ;
    %load/vec4 v0x557155db6170_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x557155db64f0, 4;
    %assign/vec4 v0x557155db6450_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557155db90c0;
T_9 ;
    %wait E_0x557155d978b0;
    %load/vec4 v0x557155db96f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x557155db94e0_0;
    %assign/vec4 v0x557155db9a10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x557155db9790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x557155db9a10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x557155db98d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557155db9a10_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x557155db5780;
T_10 ;
    %wait E_0x557155d978b0;
    %load/vec4 v0x557155db5a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x557155db5ac0_0;
    %assign/vec4 v0x557155db5b90_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x557155d53770;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbae10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x557155d53770;
T_12 ;
    %delay 10, 0;
    %load/vec4 v0x557155dbae10_0;
    %nor/r;
    %store/vec4 v0x557155dbae10_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x557155d53770;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "SPImemoryTest.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x557155db7050_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 65 "$display", "Test 1 failed. Is %b should be 3'b000", v0x557155db7050_0 {0 0 0};
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x557155db7050_0;
    %cmpi/ne 1, 0, 3;
    %jmp/0xz  T_13.2, 4;
    %vpi_call 2 78 "$display", "Test 2 failed. Is %b should be 3'b001", v0x557155db7050_0 {0 0 0};
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x557155db7050_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_13.4, 4;
    %vpi_call 2 127 "$display", "Test 3 failed. Is %b should be 3'100", v0x557155db7050_0 {0 0 0};
T_13.4 ;
    %load/vec4 v0x557155db6170_0;
    %cmpi/ne 64, 0, 7;
    %jmp/0xz  T_13.6, 4;
    %vpi_call 2 133 "$display", "Test 4 failed. Is %b should be 7'b1000000", v0x557155db6170_0 {0 0 0};
T_13.6 ;
    %load/vec4 v0x557155db95d0_0;
    %cmpi/ne 192, 0, 8;
    %jmp/0xz  T_13.8, 4;
    %vpi_call 2 140 "$display", "Test 5 failed. Is %b should be 8'11000000", v0x557155db95d0_0 {0 0 0};
T_13.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 159 "$display", "%b", v0x557155db7050_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbaeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 204 "$display", "%b %b %b %b", v0x557155db9970_0, v0x557155dba390_0, v0x557155db7050_0, v0x557155dba480_0 {0 0 0};
    %load/vec4 v0x557155db95d0_0;
    %cmpi/ne 167, 0, 8;
    %jmp/0xz  T_13.10, 4;
    %vpi_call 2 210 "$display", "Test 6 failed. Is %b should be 8'10100111", v0x557155db95d0_0 {0 0 0};
T_13.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557155dbb1a0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 243 "$display", "%b %b %b %b", v0x557155db9970_0, v0x557155dba390_0, v0x557155db7050_0, v0x557155dba480_0 {0 0 0};
    %load/vec4 v0x557155dba480_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_13.12, 4;
    %vpi_call 2 246 "$display", "Test 7 failed. Is %b should be 1'b1 %b", v0x557155dba480_0, v0x557155db7050_0 {0 0 0};
T_13.12 ;
    %vpi_call 2 251 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SPImemoryTest.t.v";
    "./spimemory.v";
    "./addressLatch.v";
    "./tri_buf.v";
    "./dff.v";
    "./datamemory.v";
    "./fsm.v";
    "./inputconditioner.v";
    "./shiftregister.v";
