Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/top_level.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ReadData1' [C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/top_level.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ReadData2' [C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/top_level.v:113]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
