[2025-09-17 00:04:16] START suite=qualcomm_srv trace=srv539_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv539_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2809430 heartbeat IPC: 3.559 cumulative IPC: 3.559 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5383782 cumulative IPC: 3.715 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5383782 cumulative IPC: 3.715 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5383783 heartbeat IPC: 3.884 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14850958 heartbeat IPC: 1.056 cumulative IPC: 1.056 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 24138279 heartbeat IPC: 1.077 cumulative IPC: 1.066 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 33521660 heartbeat IPC: 1.066 cumulative IPC: 1.066 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 42784287 heartbeat IPC: 1.08 cumulative IPC: 1.07 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 52261927 heartbeat IPC: 1.055 cumulative IPC: 1.067 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 61421654 heartbeat IPC: 1.092 cumulative IPC: 1.071 (Simulation time: 00 hr 08 min 08 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv539_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000020 cycles: 70613163 heartbeat IPC: 1.088 cumulative IPC: 1.073 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 79776920 heartbeat IPC: 1.091 cumulative IPC: 1.075 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 89029653 heartbeat IPC: 1.081 cumulative IPC: 1.076 (Simulation time: 00 hr 11 min 41 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 92788022 cumulative IPC: 1.078 (Simulation time: 00 hr 12 min 55 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 92788022 cumulative IPC: 1.078 (Simulation time: 00 hr 12 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv539_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.078 instructions: 100000001 cycles: 92788022
CPU 0 Branch Prediction Accuracy: 92.23% MPKI: 13.93 Average ROB Occupancy at Mispredict: 28.69
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07283
BRANCH_INDIRECT: 0.3436
BRANCH_CONDITIONAL: 12.23
BRANCH_DIRECT_CALL: 0.4123
BRANCH_INDIRECT_CALL: 0.4848
BRANCH_RETURN: 0.3844


====Backend Stall Breakdown====
ROB_STALL: 229805
LQ_STALL: 0
SQ_STALL: 875965


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 122.1956
REPLAY_LOAD: 62.511112
NON_REPLAY_LOAD: 19.171259

== Total ==
ADDR_TRANS: 49978
REPLAY_LOAD: 30943
NON_REPLAY_LOAD: 148884

== Counts ==
ADDR_TRANS: 409
REPLAY_LOAD: 495
NON_REPLAY_LOAD: 7766

cpu0->cpu0_STLB TOTAL        ACCESS:    2119715 HIT:    2093916 MISS:      25799 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2119715 HIT:    2093916 MISS:      25799 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 173.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9350962 HIT:    8340034 MISS:    1010928 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7579596 HIT:    6702611 MISS:     876985 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     587773 HIT:     514163 MISS:      73610 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1122843 HIT:    1111162 MISS:      11681 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      60750 HIT:      12098 MISS:      48652 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.72 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15293770 HIT:    7712282 MISS:    7581488 MSHR_MERGE:    1864483
cpu0->cpu0_L1I LOAD         ACCESS:   15293770 HIT:    7712282 MISS:    7581488 MSHR_MERGE:    1864483
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.43 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30025803 HIT:   25829938 MISS:    4195865 MSHR_MERGE:    1684748
cpu0->cpu0_L1D LOAD         ACCESS:   16617539 HIT:   14259405 MISS:    2358134 MSHR_MERGE:     495544
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13343804 HIT:   11566971 MISS:    1776833 MSHR_MERGE:    1189056
cpu0->cpu0_L1D TRANSLATION  ACCESS:      64460 HIT:       3562 MISS:      60898 MSHR_MERGE:        148
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12576124 HIT:   10464229 MISS:    2111895 MSHR_MERGE:    1064315
cpu0->cpu0_ITLB LOAD         ACCESS:   12576124 HIT:   10464229 MISS:    2111895 MSHR_MERGE:    1064315
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.315 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28531273 HIT:   27085179 MISS:    1446094 MSHR_MERGE:     373959
cpu0->cpu0_DTLB LOAD         ACCESS:   28531273 HIT:   27085179 MISS:    1446094 MSHR_MERGE:     373959
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.823 cycles
cpu0->LLC TOTAL        ACCESS:    1142562 HIT:    1051228 MISS:      91334 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     876985 HIT:     813594 MISS:      63391 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      73610 HIT:      64327 MISS:       9283 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     143315 HIT:     142703 MISS:        612 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48652 HIT:      30604 MISS:      18048 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2216
  ROW_BUFFER_MISS:      88506
  AVG DBUS CONGESTED CYCLE: 4.618
Channel 0 WQ ROW_BUFFER_HIT:       1182
  ROW_BUFFER_MISS:       8168
  FULL:          0
Channel 0 REFRESHES ISSUED:       7732

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       548432       566181        72801        10081
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           13         1479         3334         1905
  STLB miss resolved @ L2C                0          334         3212         6901         5026
  STLB miss resolved @ LLC                0          137         5465        16058        11624
  STLB miss resolved @ MEM                0            0         2482         9577        14010

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195195        54759      1405245       139056          599
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          592          525           92
  STLB miss resolved @ L2C                0          124         1710         1244           69
  STLB miss resolved @ LLC                0           23         2148         2272          111
  STLB miss resolved @ MEM                0            1          485          607          343
[2025-09-17 00:17:11] END   suite=qualcomm_srv trace=srv539_ap (rc=0)
