##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for GSM_IntClock
		4.3::Critical Path Report for LCD1_IntClock
		4.4::Critical Path Report for LCD2_IntClock
		4.5::Critical Path Report for PSOC_IntClock
		4.6::Critical Path Report for SPIM_IntClock
		4.7::Critical Path Report for WIFI_IntClock
		4.8::Critical Path Report for XBee_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. SPIM_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. PSOC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. LCD2_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. LCD1_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. WIFI_IntClock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. GSM_IntClock:R)
		5.8::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
		5.9::Critical Path Report for (PSOC_IntClock:R vs. PSOC_IntClock:R)
		5.10::Critical Path Report for (LCD2_IntClock:R vs. LCD2_IntClock:R)
		5.11::Critical Path Report for (LCD1_IntClock:R vs. LCD1_IntClock:R)
		5.12::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
		5.13::Critical Path Report for (WIFI_IntClock:R vs. WIFI_IntClock:R)
		5.14::Critical Path Report for (GSM_IntClock:R vs. GSM_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: CyBUS_CLK                    | Frequency: 71.59 MHz  | Target: 66.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 66.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 66.00 MHz  | 
Clock: GSM_IntClock                 | Frequency: 42.10 MHz  | Target: 0.46 MHz   | 
Clock: LCD1_IntClock                | Frequency: 54.63 MHz  | Target: 0.92 MHz   | 
Clock: LCD2_IntClock                | Frequency: 50.37 MHz  | Target: 0.92 MHz   | 
Clock: PSOC_IntClock                | Frequency: 43.38 MHz  | Target: 1.83 MHz   | 
Clock: SPIM_IntClock                | Frequency: 61.59 MHz  | Target: 3.88 MHz   | 
Clock: WIFI_IntClock                | Frequency: 42.67 MHz  | Target: 0.46 MHz   | 
Clock: XBee_IntClock                | Frequency: 58.88 MHz  | Target: 0.92 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 0.00 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      GSM_IntClock   15151.5          1792        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      LCD1_IntClock  15151.5          1764        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      LCD2_IntClock  15151.5          2667        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      PSOC_IntClock  15151.5          1183        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      SPIM_IntClock  15151.5          4526        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      WIFI_IntClock  15151.5          2539        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      XBee_IntClock  15151.5          2401        N/A              N/A         N/A              N/A         N/A              N/A         
GSM_IntClock   GSM_IntClock   2.16667e+006     2142914     N/A              N/A         N/A              N/A         N/A              N/A         
LCD1_IntClock  LCD1_IntClock  1.09091e+006     1072603     N/A              N/A         N/A              N/A         N/A              N/A         
LCD2_IntClock  LCD2_IntClock  1.09091e+006     1071054     N/A              N/A         N/A              N/A         N/A              N/A         
PSOC_IntClock  PSOC_IntClock  545455           522401      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IntClock  SPIM_IntClock  257576           241340      N/A              N/A         N/A              N/A         N/A              N/A         
WIFI_IntClock  WIFI_IntClock  2.16667e+006     2143229     N/A              N/A         N/A              N/A         N/A              N/A         
XBee_IntClock  XBee_IntClock  1.09091e+006     1073926     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
Tx_GSM(0)_PAD   36714         GSM_IntClock:R    
Tx_LCD1(0)_PAD  34052         LCD1_IntClock:R   
Tx_LCD2(0)_PAD  30357         LCD2_IntClock:R   
Tx_Psoc(0)_PAD  29440         PSOC_IntClock:R   
Tx_XBee(0)_PAD  31889         XBee_IntClock:R   
Tx_wifi(0)_PAD  31546         WIFI_IntClock:R   
mosi(0)_PAD     23229         SPIM_IntClock:R   
sclk(0)_PAD     22784         SPIM_IntClock:R   
ss0(0)_PAD      28979         CyBUS_CLK:R       
ss0(0)_PAD      28689         SPIM_IntClock:R   
ss1(0)_PAD      29203         CyBUS_CLK:R       
ss1(0)_PAD      28914         SPIM_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 71.59 MHz | Target: 66.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Psoc(0)_SYNC/out
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1183p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#36 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Psoc(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Psoc(0)_SYNC/out                     synccell         1020   1020   1183  RISE       1
\PSOC:BUART:rx_postpoll\/main_2         macrocell46      3807   4827   1183  RISE       1
\PSOC:BUART:rx_postpoll\/q              macrocell46      3350   8177   1183  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/route_si  datapathcell18   2321  10498   1183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell18      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for GSM_IntClock
******************************************
Clock: GSM_IntClock
Frequency: 42.10 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_1\/q
Path End       : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2142914p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17562
-------------------------------------   ----- 
End-of-path arrival time (ps)           17562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_1\/q                      macrocell105     1250   1250  2142914  RISE       1
\GSM:BUART:counter_load_not\/main_0           macrocell26     10062  11312  2142914  RISE       1
\GSM:BUART:counter_load_not\/q                macrocell26      3350  14662  2142914  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2901  17562  2142914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell11      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for LCD1_IntClock
*******************************************
Clock: LCD1_IntClock
Frequency: 54.63 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1072603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084719

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12116
-------------------------------------   ----- 
End-of-path arrival time (ps)           12116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q                      macrocell57     1250   1250  1072603  RISE       1
\LCD1:BUART:counter_load_not\/main_0           macrocell2      4604   5854  1072603  RISE       1
\LCD1:BUART:counter_load_not\/q                macrocell2      3350   9204  1072603  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2912  12116  1072603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LCD2_IntClock
*******************************************
Clock: LCD2_IntClock
Frequency: 50.37 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1071054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1085549

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14495
-------------------------------------   ----- 
End-of-path arrival time (ps)           14495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q     macrocell77   1250   1250  1071054  RISE       1
\LCD2:BUART:rx_counter_load\/main_0  macrocell13   7577   8827  1071054  RISE       1
\LCD2:BUART:rx_counter_load\/q       macrocell13   3350  12177  1071054  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/load   count7cell    2318  14495  1071054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for PSOC_IntClock
*******************************************
Clock: PSOC_IntClock
Frequency: 43.38 MHz | Target: 1.83 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PSOC:BUART:sRX:RxBitCounter\/clock
Path slack     : 522401p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -5360
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             540095

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17693
-------------------------------------   ----- 
End-of-path arrival time (ps)           17693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell141        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q     macrocell141   1250   1250  522401  RISE       1
\PSOC:BUART:rx_counter_load\/main_0  macrocell45   10770  12020  522401  RISE       1
\PSOC:BUART:rx_counter_load\/q       macrocell45    3350  15370  522401  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/load   count7cell     2323  17693  522401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for SPIM_IntClock
*******************************************
Clock: SPIM_IntClock
Frequency: 61.59 MHz | Target: 3.88 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 241340p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254726

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13385
-------------------------------------   ----- 
End-of-path arrival time (ps)           13385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell       1940   1940  241340  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell49      3826   5766  241340  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell49      3350   9116  241340  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell19   4269  13385  241340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for WIFI_IntClock
*******************************************
Clock: WIFI_IntClock
Frequency: 42.67 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143229p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17248
-------------------------------------   ----- 
End-of-path arrival time (ps)           17248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell14    190    190  2143229  RISE       1
\WIFI:BUART:counter_load_not\/main_2           macrocell34      7074   7264  2143229  RISE       1
\WIFI:BUART:counter_load_not\/q                macrocell34      3350  10614  2143229  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6634  17248  2143229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for XBee_IntClock
*******************************************
Clock: XBee_IntClock
Frequency: 58.88 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1073926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084719

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10793
-------------------------------------   ----- 
End-of-path arrival time (ps)           10793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q                      macrocell91     1250   1250  1073926  RISE       1
\XBee:BUART:counter_load_not\/main_3           macrocell18     3901   5151  1073926  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell18     3350   8501  1073926  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2292  10793  1073926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. SPIM_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : miso(0)_SYNC/out
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4526p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#17 vs. SPIM_IntClock:R#2)   15152
- Setup time                                            -3500
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
miso(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name      delay     AT  slack  edge  Fanout
-------------------------------  --------------  -----  -----  -----  ----  ------
miso(0)_SYNC/out                 synccell         1020   1020   4526  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/route_si  datapathcell19   6105   7125   4526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. PSOC_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Psoc(0)_SYNC/out
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1183p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#36 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Psoc(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Psoc(0)_SYNC/out                     synccell         1020   1020   1183  RISE       1
\PSOC:BUART:rx_postpoll\/main_2         macrocell46      3807   4827   1183  RISE       1
\PSOC:BUART:rx_postpoll\/q              macrocell46      3350   8177   1183  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/route_si  datapathcell18   2321  10498   1183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell18      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. LCD2_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2667p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD2_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out                     synccell        1020   1020   2667  RISE       1
\LCD2:BUART:rx_postpoll\/main_2         macrocell14     2336   3356   2667  RISE       1
\LCD2:BUART:rx_postpoll\/q              macrocell14     3350   6706   2667  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309   9015   2667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. LCD1_IntClock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1764p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD1_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9918
-------------------------------------   ---- 
End-of-path arrival time (ps)           9918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out                     synccell        1020   1020   1764  RISE       1
\LCD1:BUART:rx_postpoll\/main_2         macrocell6      3225   4245   1764  RISE       1
\LCD1:BUART:rx_postpoll\/q              macrocell6      3350   7595   1764  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2323   9918   1764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBee(0)_SYNC/out
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2401p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. XBee_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9280
-------------------------------------   ---- 
End-of-path arrival time (ps)           9280
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBee(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_XBee(0)_SYNC/out                     synccell        1020   1020   2401  RISE       1
\XBee:BUART:rx_postpoll\/main_2         macrocell22     2618   3638   2401  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell22     3350   6988   2401  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2292   9280   2401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. WIFI_IntClock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_wifi(0)_SYNC/out
Path End       : \WIFI:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \WIFI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2539p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#143 vs. WIFI_IntClock:R#2)   15152
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9143
-------------------------------------   ---- 
End-of-path arrival time (ps)           9143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_wifi(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_wifi(0)_SYNC/out                     synccell         1020   1020   2539  RISE       1
\WIFI:BUART:rx_postpoll\/main_2         macrocell38      2528   3548   2539  RISE       1
\WIFI:BUART:rx_postpoll\/q              macrocell38      3350   6898   2539  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2244   9143   2539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. GSM_IntClock:R)
**************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)_SYNC/out
Path End       : \GSM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1792p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#143 vs. GSM_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_GSM(0)_SYNC/out                     synccell         1020   1020   1792  RISE       1
\GSM:BUART:rx_postpoll\/main_2         macrocell30      3195   4215   1792  RISE       1
\GSM:BUART:rx_postpoll\/q              macrocell30      3350   7565   1792  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2324   9889   1792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/clock                         datapathcell12      0      0  RISE       1


5.8::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 241340p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254726

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13385
-------------------------------------   ----- 
End-of-path arrival time (ps)           13385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell       1940   1940  241340  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell49      3826   5766  241340  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell49      3350   9116  241340  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell19   4269  13385  241340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1


5.9::Critical Path Report for (PSOC_IntClock:R vs. PSOC_IntClock:R)
*******************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PSOC:BUART:sRX:RxBitCounter\/clock
Path slack     : 522401p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -5360
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             540095

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17693
-------------------------------------   ----- 
End-of-path arrival time (ps)           17693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell141        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q     macrocell141   1250   1250  522401  RISE       1
\PSOC:BUART:rx_counter_load\/main_0  macrocell45   10770  12020  522401  RISE       1
\PSOC:BUART:rx_counter_load\/q       macrocell45    3350  15370  522401  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/load   count7cell     2323  17693  522401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.10::Critical Path Report for (LCD2_IntClock:R vs. LCD2_IntClock:R)
********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1071054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1085549

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14495
-------------------------------------   ----- 
End-of-path arrival time (ps)           14495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q     macrocell77   1250   1250  1071054  RISE       1
\LCD2:BUART:rx_counter_load\/main_0  macrocell13   7577   8827  1071054  RISE       1
\LCD2:BUART:rx_counter_load\/q       macrocell13   3350  12177  1071054  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/load   count7cell    2318  14495  1071054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.11::Critical Path Report for (LCD1_IntClock:R vs. LCD1_IntClock:R)
********************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1072603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084719

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12116
-------------------------------------   ----- 
End-of-path arrival time (ps)           12116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q                      macrocell57     1250   1250  1072603  RISE       1
\LCD1:BUART:counter_load_not\/main_0           macrocell2      4604   5854  1072603  RISE       1
\LCD1:BUART:counter_load_not\/q                macrocell2      3350   9204  1072603  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2912  12116  1072603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.12::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
********************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1073926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084719

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10793
-------------------------------------   ----- 
End-of-path arrival time (ps)           10793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q                      macrocell91     1250   1250  1073926  RISE       1
\XBee:BUART:counter_load_not\/main_3           macrocell18     3901   5151  1073926  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell18     3350   8501  1073926  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2292  10793  1073926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1


5.13::Critical Path Report for (WIFI_IntClock:R vs. WIFI_IntClock:R)
********************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143229p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17248
-------------------------------------   ----- 
End-of-path arrival time (ps)           17248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell14    190    190  2143229  RISE       1
\WIFI:BUART:counter_load_not\/main_2           macrocell34      7074   7264  2143229  RISE       1
\WIFI:BUART:counter_load_not\/q                macrocell34      3350  10614  2143229  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6634  17248  2143229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1


5.14::Critical Path Report for (GSM_IntClock:R vs. GSM_IntClock:R)
******************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_1\/q
Path End       : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2142914p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17562
-------------------------------------   ----- 
End-of-path arrival time (ps)           17562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_1\/q                      macrocell105     1250   1250  2142914  RISE       1
\GSM:BUART:counter_load_not\/main_0           macrocell26     10062  11312  2142914  RISE       1
\GSM:BUART:counter_load_not\/q                macrocell26      3350  14662  2142914  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2901  17562  2142914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Psoc(0)_SYNC/out
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1183p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#36 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Psoc(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Psoc(0)_SYNC/out                     synccell         1020   1020   1183  RISE       1
\PSOC:BUART:rx_postpoll\/main_2         macrocell46      3807   4827   1183  RISE       1
\PSOC:BUART:rx_postpoll\/q              macrocell46      3350   8177   1183  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/route_si  datapathcell18   2321  10498   1183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell18      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1764p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD1_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9918
-------------------------------------   ---- 
End-of-path arrival time (ps)           9918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out                     synccell        1020   1020   1764  RISE       1
\LCD1:BUART:rx_postpoll\/main_2         macrocell6      3225   4245   1764  RISE       1
\LCD1:BUART:rx_postpoll\/q              macrocell6      3350   7595   1764  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2323   9918   1764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)_SYNC/out
Path End       : \GSM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1792p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#143 vs. GSM_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_GSM(0)_SYNC/out                     synccell         1020   1020   1792  RISE       1
\GSM:BUART:rx_postpoll\/main_2         macrocell30      3195   4215   1792  RISE       1
\GSM:BUART:rx_postpoll\/q              macrocell30      3350   7565   1792  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2324   9889   1792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/clock                         datapathcell12      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBee(0)_SYNC/out
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2401p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. XBee_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9280
-------------------------------------   ---- 
End-of-path arrival time (ps)           9280
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBee(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_XBee(0)_SYNC/out                     synccell        1020   1020   2401  RISE       1
\XBee:BUART:rx_postpoll\/main_2         macrocell22     2618   3638   2401  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell22     3350   6988   2401  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2292   9280   2401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_wifi(0)_SYNC/out
Path End       : \WIFI:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \WIFI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2539p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#143 vs. WIFI_IntClock:R#2)   15152
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9143
-------------------------------------   ---- 
End-of-path arrival time (ps)           9143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_wifi(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_wifi(0)_SYNC/out                     synccell         1020   1020   2539  RISE       1
\WIFI:BUART:rx_postpoll\/main_2         macrocell38      2528   3548   2539  RISE       1
\WIFI:BUART:rx_postpoll\/q              macrocell38      3350   6898   2539  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2244   9143   2539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2667p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD2_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out                     synccell        1020   1020   2667  RISE       1
\LCD2:BUART:rx_postpoll\/main_2         macrocell14     2336   3356   2667  RISE       1
\LCD2:BUART:rx_postpoll\/q              macrocell14     3350   6706   2667  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309   9015   2667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : miso(0)_SYNC/out
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4526p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#17 vs. SPIM_IntClock:R#2)   15152
- Setup time                                            -3500
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
miso(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name      delay     AT  slack  edge  Fanout
-------------------------------  --------------  -----  -----  -----  ----  ------
miso(0)_SYNC/out                 synccell         1020   1020   4526  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/route_si  datapathcell19   6105   7125   4526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Psoc(0)_SYNC/out
Path End       : \PSOC:BUART:rx_status_3\/main_7
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 5475p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#36 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Psoc(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Psoc(0)_SYNC/out              synccell       1020   1020   1183  RISE       1
\PSOC:BUART:rx_status_3\/main_7  macrocell150   5146   6166   5475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell150        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBee(0)_SYNC/out
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 6147p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. XBee_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBee(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Rx_XBee(0)_SYNC/out  synccell       1020   1020   2401  RISE       1
MODIN9_1/main_4      macrocell100   4475   5495   6147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBee(0)_SYNC/out
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 6147p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. XBee_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBee(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Rx_XBee(0)_SYNC/out  synccell       1020   1020   2401  RISE       1
MODIN9_0/main_3      macrocell101   4475   5495   6147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBee(0)_SYNC/out
Path End       : \XBee:BUART:rx_last\/main_0
Capture Clock  : \XBee:BUART:rx_last\/clock_0
Path slack     : 6147p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. XBee_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBee(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_XBee(0)_SYNC/out          synccell       1020   1020   2401  RISE       1
\XBee:BUART:rx_last\/main_0  macrocell103   4475   5495   6147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell103        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Psoc(0)_SYNC/out
Path End       : \PSOC:BUART:pollcount_1\/main_4
Capture Clock  : \PSOC:BUART:pollcount_1\/clock_0
Path slack     : 6168p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#36 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Psoc(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Psoc(0)_SYNC/out              synccell       1020   1020   1183  RISE       1
\PSOC:BUART:pollcount_1\/main_4  macrocell148   4453   5473   6168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_1\/clock_0                           macrocell148        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Psoc(0)_SYNC/out
Path End       : \PSOC:BUART:pollcount_0\/main_3
Capture Clock  : \PSOC:BUART:pollcount_0\/clock_0
Path slack     : 6168p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#36 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Psoc(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Psoc(0)_SYNC/out              synccell       1020   1020   1183  RISE       1
\PSOC:BUART:pollcount_0\/main_3  macrocell149   4453   5473   6168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_0\/clock_0                           macrocell149        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)_SYNC/out
Path End       : \GSM:BUART:rx_state_0\/main_10
Capture Clock  : \GSM:BUART:rx_state_0\/clock_0
Path slack     : 6267p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#143 vs. GSM_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_GSM(0)_SYNC/out              synccell       1020   1020   1792  RISE       1
\GSM:BUART:rx_state_0\/main_10  macrocell110   4354   5374   6267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)_SYNC/out
Path End       : \GSM:BUART:rx_state_2\/main_9
Capture Clock  : \GSM:BUART:rx_state_2\/clock_0
Path slack     : 6267p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#143 vs. GSM_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_GSM(0)_SYNC/out             synccell       1020   1020   1792  RISE       1
\GSM:BUART:rx_state_2\/main_9  macrocell113   4354   5374   6267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)_SYNC/out
Path End       : \GSM:BUART:rx_status_3\/main_7
Capture Clock  : \GSM:BUART:rx_status_3\/clock_0
Path slack     : 6281p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#143 vs. GSM_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_GSM(0)_SYNC/out              synccell       1020   1020   1792  RISE       1
\GSM:BUART:rx_status_3\/main_7  macrocell118   4341   5361   6281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_status_3\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:rx_status_3\/main_7
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 6483p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD1_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out              synccell      1020   1020   1764  RISE       1
\LCD1:BUART:rx_status_3\/main_7  macrocell70   4139   5159   6483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Psoc(0)_SYNC/out
Path End       : \PSOC:BUART:rx_state_0\/main_10
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 6652p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#36 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Psoc(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Psoc(0)_SYNC/out              synccell       1020   1020   1183  RISE       1
\PSOC:BUART:rx_state_0\/main_10  macrocell142   3969   4989   6652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Psoc(0)_SYNC/out
Path End       : \PSOC:BUART:rx_state_2\/main_9
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 6652p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#36 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Psoc(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Psoc(0)_SYNC/out             synccell       1020   1020   1183  RISE       1
\PSOC:BUART:rx_state_2\/main_9  macrocell145   3969   4989   6652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:rx_state_0\/main_10
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 6663p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD1_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out              synccell      1020   1020   1764  RISE       1
\LCD1:BUART:rx_state_0\/main_10  macrocell62   3958   4978   6663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:rx_state_2\/main_9
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 6663p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD1_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out             synccell      1020   1020   1764  RISE       1
\LCD1:BUART:rx_state_2\/main_9  macrocell65   3958   4978   6663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBee(0)_SYNC/out
Path End       : \XBee:BUART:rx_status_3\/main_7
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 7064p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. XBee_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBee(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_XBee(0)_SYNC/out              synccell       1020   1020   2401  RISE       1
\XBee:BUART:rx_status_3\/main_7  macrocell102   3557   4577   7064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBee(0)_SYNC/out
Path End       : \XBee:BUART:rx_state_0\/main_10
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 7083p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. XBee_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBee(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_XBee(0)_SYNC/out              synccell      1020   1020   2401  RISE       1
\XBee:BUART:rx_state_0\/main_10  macrocell94   3538   4558   7083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_XBee(0)_SYNC/out
Path End       : \XBee:BUART:rx_state_2\/main_9
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 7083p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. XBee_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_XBee(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_XBee(0)_SYNC/out             synccell      1020   1020   2401  RISE       1
\XBee:BUART:rx_state_2\/main_9  macrocell97   3538   4558   7083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_wifi(0)_SYNC/out
Path End       : \WIFI:BUART:rx_state_0\/main_10
Capture Clock  : \WIFI:BUART:rx_state_0\/clock_0
Path slack     : 7206p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#143 vs. WIFI_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_wifi(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_wifi(0)_SYNC/out              synccell       1020   1020   2539  RISE       1
\WIFI:BUART:rx_state_0\/main_10  macrocell126   3415   4435   7206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_wifi(0)_SYNC/out
Path End       : \WIFI:BUART:rx_status_3\/main_7
Capture Clock  : \WIFI:BUART:rx_status_3\/clock_0
Path slack     : 7206p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#143 vs. WIFI_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_wifi(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_wifi(0)_SYNC/out              synccell       1020   1020   2539  RISE       1
\WIFI:BUART:rx_status_3\/main_7  macrocell134   3415   4435   7206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_status_3\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:rx_status_3\/main_7
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 7243p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD2_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out              synccell      1020   1020   2667  RISE       1
\LCD2:BUART:rx_status_3\/main_7  macrocell86   3378   4398   7243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:rx_state_0\/main_10
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 7261p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD2_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out              synccell      1020   1020   2667  RISE       1
\LCD2:BUART:rx_state_0\/main_10  macrocell78   3361   4381   7261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:rx_state_2\/main_9
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 7261p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD2_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out             synccell      1020   1020   2667  RISE       1
\LCD2:BUART:rx_state_2\/main_9  macrocell81   3361   4381   7261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_wifi(0)_SYNC/out
Path End       : \WIFI:BUART:rx_state_2\/main_9
Capture Clock  : \WIFI:BUART:rx_state_2\/clock_0
Path slack     : 7360p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#143 vs. WIFI_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_wifi(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_wifi(0)_SYNC/out             synccell       1020   1020   2539  RISE       1
\WIFI:BUART:rx_state_2\/main_9  macrocell129   3262   4282   7360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_wifi(0)_SYNC/out
Path End       : \WIFI:BUART:rx_last\/main_0
Capture Clock  : \WIFI:BUART:rx_last\/clock_0
Path slack     : 7360p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#143 vs. WIFI_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_wifi(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_wifi(0)_SYNC/out          synccell       1020   1020   2539  RISE       1
\WIFI:BUART:rx_last\/main_0  macrocell135   3262   4282   7360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_last\/clock_0                               macrocell135        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)_SYNC/out
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 7371p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#143 vs. GSM_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Rx_GSM(0)_SYNC/out  synccell       1020   1020   1792  RISE       1
MODIN13_1/main_4    macrocell116   3251   4271   7371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell116        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)_SYNC/out
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 7371p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#143 vs. GSM_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Rx_GSM(0)_SYNC/out  synccell       1020   1020   1792  RISE       1
MODIN13_0/main_3    macrocell117   3251   4271   7371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell117        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)_SYNC/out
Path End       : \GSM:BUART:rx_last\/main_0
Capture Clock  : \GSM:BUART:rx_last\/clock_0
Path slack     : 7371p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#143 vs. GSM_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
Rx_GSM(0)_SYNC/out          synccell       1020   1020   1792  RISE       1
\GSM:BUART:rx_last\/main_0  macrocell119   3251   4271   7371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_last\/clock_0                                macrocell119        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Psoc(0)_SYNC/out
Path End       : \PSOC:BUART:rx_last\/main_0
Capture Clock  : \PSOC:BUART:rx_last\/clock_0
Path slack     : 7373p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#36 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Psoc(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_Psoc(0)_SYNC/out          synccell       1020   1020   1183  RISE       1
\PSOC:BUART:rx_last\/main_0  macrocell151   3248   4268   7373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_last\/clock_0                               macrocell151        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 7397p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD1_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out  synccell      1020   1020   1764  RISE       1
MODIN1_1/main_4      macrocell68   3225   4245   7397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 7397p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD1_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out  synccell      1020   1020   1764  RISE       1
MODIN1_0/main_3      macrocell69   3225   4245   7397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:rx_last\/main_0
Capture Clock  : \LCD1:BUART:rx_last\/clock_0
Path slack     : 7397p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD1_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out          synccell      1020   1020   1764  RISE       1
\LCD1:BUART:rx_last\/main_0  macrocell71   3225   4245   7397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_last\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_wifi(0)_SYNC/out
Path End       : MODIN17_1/main_4
Capture Clock  : MODIN17_1/clock_0
Path slack     : 8093p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#143 vs. WIFI_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_wifi(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Rx_wifi(0)_SYNC/out  synccell       1020   1020   2539  RISE       1
MODIN17_1/main_4     macrocell132   2528   3548   8093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell132        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_wifi(0)_SYNC/out
Path End       : MODIN17_0/main_3
Capture Clock  : MODIN17_0/clock_0
Path slack     : 8093p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#143 vs. WIFI_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_wifi(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Rx_wifi(0)_SYNC/out  synccell       1020   1020   2539  RISE       1
MODIN17_0/main_3     macrocell133   2528   3548   8093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell133        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 8286p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD2_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3356
-------------------------------------   ---- 
End-of-path arrival time (ps)           3356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out  synccell      1020   1020   2667  RISE       1
MODIN5_1/main_4      macrocell84   2336   3356   8286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 8286p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD2_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3356
-------------------------------------   ---- 
End-of-path arrival time (ps)           3356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out  synccell      1020   1020   2667  RISE       1
MODIN5_0/main_3      macrocell85   2336   3356   8286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:rx_last\/main_0
Capture Clock  : \LCD2:BUART:rx_last\/clock_0
Path slack     : 8286p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. LCD2_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3356
-------------------------------------   ---- 
End-of-path arrival time (ps)           3356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out          synccell      1020   1020   2667  RISE       1
\LCD2:BUART:rx_last\/main_0  macrocell87   2336   3356   8286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 241340p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254726

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13385
-------------------------------------   ----- 
End-of-path arrival time (ps)           13385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell       1940   1940  241340  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell49      3826   5766  241340  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell49      3350   9116  241340  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell19   4269  13385  241340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 241505p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             257076

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15571
-------------------------------------   ----- 
End-of-path arrival time (ps)           15571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  241340  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell49     3826   5766  241340  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell49     3350   9116  241340  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell13   6455  15571  241505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell13       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 245162p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             257076

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11914
-------------------------------------   ----- 
End-of-path arrival time (ps)           11914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell      1940   1940  241340  RISE       1
\SPIM:BSPIM:rx_status_6\/main_0  macrocell52     4350   6290  245162  RISE       1
\SPIM:BSPIM:rx_status_6\/q       macrocell52     3350   9640  245162  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6   statusicell14   2274  11914  245162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell14       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 245542p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             257076

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell154    1250   1250  245542  RISE       1
\SPIM:BSPIM:tx_status_0\/main_1  macrocell50     4609   5859  245542  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell50     3350   9209  245542  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell13   2326  11534  245542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell13       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 245625p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             251566

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell155     1250   1250  245625  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell19   4691   5941  245625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 245804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             251566

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell153     1250   1250  245789  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell19   4512   5762  245804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_165/main_4
Capture Clock  : Net_165/clock_0
Path slack     : 246456p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7609
-------------------------------------   ---- 
End-of-path arrival time (ps)           7609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1

Data path
pin name                        model name      delay     AT   slack  edge  Fanout
------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell19   5360   5360  246456  RISE       1
Net_165/main_4                  macrocell152     2249   7609  246456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 246850p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             251566

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell154     1250   1250  245542  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell19   3466   4716  246850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 246972p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell19   3580   3580  246972  RISE       1
\SPIM:BSPIM:state_0\/main_3              macrocell155     3514   7094  246972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 247481p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell19   3580   3580  246972  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell153     3004   6584  247481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 247481p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell19      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell19   3580   3580  246972  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell154     3004   6584  247481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 247591p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell155   1250   1250  245625  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell155   5225   6475  247591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 247591p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell155   1250   1250  245625  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell157   5225   6475  247591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell157        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 247775p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  241340  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell157   4350   6290  247775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell157        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_165/main_1
Capture Clock  : Net_165/clock_0
Path slack     : 247780p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell153   1250   1250  245789  RISE       1
Net_165/main_1          macrocell152   5035   6285  247780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 247804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  241367  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell157   4321   6261  247804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell157        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_392/main_1
Capture Clock  : Net_392/clock_0
Path slack     : 248207p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5859
-------------------------------------   ---- 
End-of-path arrival time (ps)           5859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell154   1250   1250  245542  RISE       1
Net_392/main_1          macrocell156   4609   5859  248207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell156        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : Net_165/main_5
Capture Clock  : Net_165/clock_0
Path slack     : 248300p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  241340  RISE       1
Net_165/main_5                   macrocell152   3826   5766  248300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : Net_165/main_6
Capture Clock  : Net_165/clock_0
Path slack     : 248327p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  241367  RISE       1
Net_165/main_6                   macrocell152   3799   5739  248327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_392/main_0
Capture Clock  : Net_392/clock_0
Path slack     : 248454p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell153   1250   1250  245789  RISE       1
Net_392/main_0          macrocell156   4362   5612  248454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell156        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 248544p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell155   1250   1250  245625  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell153   4272   5522  248544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 248544p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell155   1250   1250  245625  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell154   4272   5522  248544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 248544p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell155   1250   1250  245625  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell158   4272   5522  248544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_165/main_3
Capture Clock  : Net_165/clock_0
Path slack     : 248545p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell155   1250   1250  245625  RISE       1
Net_165/main_3          macrocell152   4271   5521  248545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 248552p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell155   1250   1250  245625  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell159   4264   5514  248552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell159        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_166/main_2
Capture Clock  : Net_166/clock_0
Path slack     : 248552p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell155   1250   1250  245625  RISE       1
Net_166/main_2          macrocell160   4264   5514  248552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_166/clock_0                                            macrocell160        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_392/main_2
Capture Clock  : Net_392/clock_0
Path slack     : 248572p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell155   1250   1250  245625  RISE       1
Net_392/main_2          macrocell156   4244   5494  248572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell156        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 248688p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  241340  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell153   3438   5378  248688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 248688p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  241340  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell154   3438   5378  248688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 248688p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  241340  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell158   3438   5378  248688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 248705p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell153   1250   1250  245789  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell153   4111   5361  248705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 248705p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell153   1250   1250  245789  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell154   4111   5361  248705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 248705p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell153   1250   1250  245789  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell158   4111   5361  248705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 248720p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell153   1250   1250  245789  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell159   4096   5346  248720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell159        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_166/main_0
Capture Clock  : Net_166/clock_0
Path slack     : 248720p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell153   1250   1250  245789  RISE       1
Net_166/main_0          macrocell160   4096   5346  248720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_166/clock_0                                            macrocell160        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 248725p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  241367  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell153   3401   5341  248725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 248725p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  241367  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell154   3401   5341  248725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 248725p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  241367  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell158   3401   5341  248725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 249097p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell154   1250   1250  245542  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell155   3718   4968  249097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 249097p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell154   1250   1250  245542  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell157   3718   4968  249097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell157        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 249104p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell154   1250   1250  245542  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell159   3711   4961  249104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell159        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_166/main_1
Capture Clock  : Net_166/clock_0
Path slack     : 249104p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell154   1250   1250  245542  RISE       1
Net_166/main_1          macrocell160   3711   4961  249104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_166/clock_0                                            macrocell160        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 249105p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell154   1250   1250  245542  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell153   3710   4960  249105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 249105p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell154   1250   1250  245542  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell154   3710   4960  249105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 249105p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell154   1250   1250  245542  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell158   3710   4960  249105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 249234p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  242283  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell157   2892   4832  249234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell157        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 249237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  242283  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell153   2889   4829  249237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 249237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  242283  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell154   2889   4829  249237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 249237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  242283  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell158   2889   4829  249237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : Net_165/main_7
Capture Clock  : Net_165/clock_0
Path slack     : 249242p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  242283  RISE       1
Net_165/main_7                   macrocell152   2884   4824  249242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 249248p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  242298  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell157   2878   4818  249248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell157        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 249248p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  242301  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell157   2877   4817  249248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell157        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 249257p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  242298  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell153   2869   4809  249257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 249257p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  242298  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell154   2869   4809  249257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 249257p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  242298  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell158   2869   4809  249257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : Net_165/main_8
Capture Clock  : Net_165/clock_0
Path slack     : 249257p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  242298  RISE       1
Net_165/main_8                   macrocell152   2868   4808  249257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 249260p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  242301  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell153   2866   4806  249260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 249260p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  242301  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell154   2866   4806  249260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 249260p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  242301  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell158   2866   4806  249260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : Net_165/main_9
Capture Clock  : Net_165/clock_0
Path slack     : 249260p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  242301  RISE       1
Net_165/main_9                   macrocell152   2866   4806  249260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 249356p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell153   1250   1250  245789  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell155   3460   4710  249356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell155        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 249356p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell153   1250   1250  245789  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell157   3460   4710  249356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell157        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_165/main_2
Capture Clock  : Net_165/clock_0
Path slack     : 249358p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell154   1250   1250  245542  RISE       1
Net_165/main_2          macrocell152   3458   4708  249358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_166/q
Path End       : Net_166/main_3
Capture Clock  : Net_166/clock_0
Path slack     : 249399p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_166/clock_0                                            macrocell160        0      0  RISE       1

Data path
pin name        model name    delay     AT   slack  edge  Fanout
--------------  ------------  -----  -----  ------  ----  ------
Net_166/q       macrocell160   1250   1250  249399  RISE       1
Net_166/main_3  macrocell160   3417   4667  249399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_166/clock_0                                            macrocell160        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_165/q
Path End       : Net_165/main_0
Capture Clock  : Net_165/clock_0
Path slack     : 249481p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1

Data path
pin name        model name    delay     AT   slack  edge  Fanout
--------------  ------------  -----  -----  ------  ----  ------
Net_165/q       macrocell152   1250   1250  249481  RISE       1
Net_165/main_0  macrocell152   3335   4585  249481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 249573p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -4060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             253516

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell159        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell159   1250   1250  249573  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell     2693   3943  249573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_392/q
Path End       : Net_392/main_3
Capture Clock  : Net_392/clock_0
Path slack     : 250022p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell156        0      0  RISE       1

Data path
pin name        model name    delay     AT   slack  edge  Fanout
--------------  ------------  -----  -----  ------  ----  ------
Net_392/q       macrocell156   1250   1250  250022  RISE       1
Net_392/main_3  macrocell156   2794   4044  250022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell156        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 250132p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell159        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell159   1250   1250  249573  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell159   2684   3934  250132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell159        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : Net_165/main_10
Capture Clock  : Net_165/clock_0
Path slack     : 250280p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q  macrocell158   1250   1250  250280  RISE       1
Net_165/main_10          macrocell152   2535   3785  250280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell152        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 250282p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell158   1250   1250  250280  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell153   2533   3783  250282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell153        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 250282p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell158   1250   1250  250280  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell154   2533   3783  250282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 250282p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell158   1250   1250  250280  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell158   2533   3783  250282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell158        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 250570p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   257576
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell157        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell157   1250   1250  250570  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell157   2245   3495  250570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell157        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PSOC:BUART:sRX:RxBitCounter\/clock
Path slack     : 522401p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -5360
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             540095

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17693
-------------------------------------   ----- 
End-of-path arrival time (ps)           17693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell141        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q     macrocell141   1250   1250  522401  RISE       1
\PSOC:BUART:rx_counter_load\/main_0  macrocell45   10770  12020  522401  RISE       1
\PSOC:BUART:rx_counter_load\/q       macrocell45    3350  15370  522401  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/load   count7cell     2323  17693  522401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 525141p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -6190
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             539265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14124
-------------------------------------   ----- 
End-of-path arrival time (ps)           14124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_2\/q                      macrocell139     1250   1250  525141  RISE       1
\PSOC:BUART:counter_load_not\/main_3           macrocell42      6671   7921  525141  RISE       1
\PSOC:BUART:counter_load_not\/q                macrocell42      3350  11271  525141  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell17   2853  14124  525141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell17      0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_state_0\/main_0
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 527023p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14921
-------------------------------------   ----- 
End-of-path arrival time (ps)           14921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q  macrocell141   1250   1250  522401  RISE       1
\PSOC:BUART:rx_state_0\/main_0    macrocell142  13671  14921  527023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_state_3\/main_0
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 527023p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14921
-------------------------------------   ----- 
End-of-path arrival time (ps)           14921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q  macrocell141   1250   1250  522401  RISE       1
\PSOC:BUART:rx_state_3\/main_0    macrocell144  13671  14921  527023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_state_2\/main_0
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 527023p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14921
-------------------------------------   ----- 
End-of-path arrival time (ps)           14921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q  macrocell141   1250   1250  522401  RISE       1
\PSOC:BUART:rx_state_2\/main_0    macrocell145  13671  14921  527023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_load_fifo\/main_0
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 529924p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12020
-------------------------------------   ----- 
End-of-path arrival time (ps)           12020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q  macrocell141   1250   1250  522401  RISE       1
\PSOC:BUART:rx_load_fifo\/main_0  macrocell143  10770  12020  529924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PSOC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 529924p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12020
-------------------------------------   ----- 
End-of-path arrival time (ps)           12020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell141        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q        macrocell141   1250   1250  522401  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/main_0  macrocell147  10770  12020  529924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/clock_0                    macrocell147        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_status_3\/main_0
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 529924p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12020
-------------------------------------   ----- 
End-of-path arrival time (ps)           12020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q  macrocell141   1250   1250  522401  RISE       1
\PSOC:BUART:rx_status_3\/main_0   macrocell150  10770  12020  529924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell150        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 530103p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             539445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9341
-------------------------------------   ---- 
End-of-path arrival time (ps)           9341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell141        0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q         macrocell141     1250   1250  522401  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell18   8091   9341  530103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell18      0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PSOC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PSOC:BUART:sRX:RxSts\/clock
Path slack     : 530186p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             544955

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14768
-------------------------------------   ----- 
End-of-path arrival time (ps)           14768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell18      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  530186  RISE       1
\PSOC:BUART:rx_status_4\/main_1                 macrocell47      3650   7230  530186  RISE       1
\PSOC:BUART:rx_status_4\/q                      macrocell47      3350  10580  530186  RISE       1
\PSOC:BUART:sRX:RxSts\/status_4                 statusicell12    4188  14768  530186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxSts\/clock                               statusicell12       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PSOC:BUART:sTX:TxSts\/clock
Path slack     : 531420p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             544955

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13534
-------------------------------------   ----- 
End-of-path arrival time (ps)           13534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_2\/q        macrocell139    1250   1250  525141  RISE       1
\PSOC:BUART:tx_status_0\/main_4  macrocell43     6671   7921  531420  RISE       1
\PSOC:BUART:tx_status_0\/q       macrocell43     3350  11271  531420  RISE       1
\PSOC:BUART:sTX:TxSts\/status_0  statusicell11   2263  13534  531420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxSts\/clock                               statusicell11       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 533381p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             539445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_0\/q                macrocell142     1250   1250  529700  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell18   4814   6064  533381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell18      0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:txn\/main_4
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 533499p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8446
-------------------------------------   ---- 
End-of-path arrival time (ps)           8446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_2\/q  macrocell139   1250   1250  525141  RISE       1
\PSOC:BUART:txn\/main_4    macrocell136   7196   8446  533499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell136        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PSOC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 533983p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             539445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_1\/q                macrocell137     1250   1250  527978  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell16   4212   5462  533983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell16      0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:tx_state_0\/main_4
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 534024p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_2\/q       macrocell139   1250   1250  525141  RISE       1
\PSOC:BUART:tx_state_0\/main_4  macrocell138   6671   7921  534024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PSOC:BUART:tx_state_0\/main_3
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 534139p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7806
-------------------------------------   ---- 
End-of-path arrival time (ps)           7806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell16      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell16   3580   3580  531535  RISE       1
\PSOC:BUART:tx_state_0\/main_3                  macrocell138     4226   7806  534139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 534504p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             539445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell146        0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q          macrocell146     1250   1250  534504  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell18   3690   4940  534504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell18      0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PSOC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PSOC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 534674p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             539445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  528813  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell16   4581   4771  534674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell16      0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PSOC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 535214p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             539445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_0\/q                macrocell138     1250   1250  528967  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell16   2980   4230  535214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell16      0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PSOC:BUART:txn\/main_3
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 535323p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell16      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell16   4370   4370  535323  RISE       1
\PSOC:BUART:txn\/main_3                macrocell136     2251   6621  535323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell136        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:tx_state_1\/main_3
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 535627p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_2\/q       macrocell139   1250   1250  525141  RISE       1
\PSOC:BUART:tx_state_1\/main_3  macrocell137   5068   6318  535627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:tx_state_2\/main_3
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 535627p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_2\/q       macrocell139   1250   1250  525141  RISE       1
\PSOC:BUART:tx_state_2\/main_3  macrocell139   5068   6318  535627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:tx_bitclk\/main_3
Capture Clock  : \PSOC:BUART:tx_bitclk\/clock_0
Path slack     : 535627p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_2\/q      macrocell139   1250   1250  525141  RISE       1
\PSOC:BUART:tx_bitclk\/main_3  macrocell140   5068   6318  535627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:txn\/main_1
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 535951p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_1\/q  macrocell137   1250   1250  527978  RISE       1
\PSOC:BUART:txn\/main_1    macrocell136   4744   5994  535951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell136        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_last\/q
Path End       : \PSOC:BUART:rx_state_2\/main_8
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 536298p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_last\/clock_0                               macrocell151        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_last\/q          macrocell151   1250   1250  536298  RISE       1
\PSOC:BUART:rx_state_2\/main_8  macrocell145   4397   5647  536298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_load_fifo\/q
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 536517p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3130
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             542325

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell143        0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_load_fifo\/q            macrocell143     1250   1250  532313  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell18   4557   5807  536517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell18      0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:tx_state_0\/main_0
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 536861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_1\/q       macrocell137   1250   1250  527978  RISE       1
\PSOC:BUART:tx_state_0\/main_0  macrocell138   3833   5083  536861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:tx_state_1\/main_1
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 536935p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_0\/q       macrocell138   1250   1250  528967  RISE       1
\PSOC:BUART:tx_state_1\/main_1  macrocell137   3760   5010  536935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:tx_state_2\/main_1
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 536935p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_0\/q       macrocell138   1250   1250  528967  RISE       1
\PSOC:BUART:tx_state_2\/main_1  macrocell139   3760   5010  536935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:tx_bitclk\/main_1
Capture Clock  : \PSOC:BUART:tx_bitclk\/clock_0
Path slack     : 536935p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_0\/q      macrocell138   1250   1250  528967  RISE       1
\PSOC:BUART:tx_bitclk\/main_1  macrocell140   3760   5010  536935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC:BUART:rx_state_0\/main_7
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 537202p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  537202  RISE       1
\PSOC:BUART:rx_state_0\/main_7         macrocell142   2802   4742  537202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC:BUART:rx_state_3\/main_7
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 537202p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  537202  RISE       1
\PSOC:BUART:rx_state_3\/main_7         macrocell144   2802   4742  537202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC:BUART:rx_state_2\/main_7
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 537202p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  537202  RISE       1
\PSOC:BUART:rx_state_2\/main_7         macrocell145   2802   4742  537202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC:BUART:rx_load_fifo\/main_7
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 537204p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  537202  RISE       1
\PSOC:BUART:rx_load_fifo\/main_7       macrocell143   2800   4740  537204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC:BUART:rx_state_0\/main_6
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 537206p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  537206  RISE       1
\PSOC:BUART:rx_state_0\/main_6         macrocell142   2798   4738  537206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC:BUART:rx_state_3\/main_6
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 537206p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  537206  RISE       1
\PSOC:BUART:rx_state_3\/main_6         macrocell144   2798   4738  537206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC:BUART:rx_state_2\/main_6
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 537206p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  537206  RISE       1
\PSOC:BUART:rx_state_2\/main_6         macrocell145   2798   4738  537206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC:BUART:rx_state_0\/main_5
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 537210p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  537210  RISE       1
\PSOC:BUART:rx_state_0\/main_5         macrocell142   2795   4735  537210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC:BUART:rx_state_3\/main_5
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 537210p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  537210  RISE       1
\PSOC:BUART:rx_state_3\/main_5         macrocell144   2795   4735  537210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC:BUART:rx_state_2\/main_5
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 537210p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  537210  RISE       1
\PSOC:BUART:rx_state_2\/main_5         macrocell145   2795   4735  537210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC:BUART:rx_load_fifo\/main_6
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 537218p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  537206  RISE       1
\PSOC:BUART:rx_load_fifo\/main_6       macrocell143   2786   4726  537218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC:BUART:rx_load_fifo\/main_5
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 537222p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  537210  RISE       1
\PSOC:BUART:rx_load_fifo\/main_5       macrocell143   2782   4722  537222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_load_fifo\/main_1
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 537223p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_0\/q         macrocell142   1250   1250  529700  RISE       1
\PSOC:BUART:rx_load_fifo\/main_1  macrocell143   3472   4722  537223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PSOC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 537223p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_0\/q               macrocell142   1250   1250  529700  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/main_1  macrocell147   3472   4722  537223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/clock_0                    macrocell147        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_status_3\/main_1
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 537223p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_0\/q        macrocell142   1250   1250  529700  RISE       1
\PSOC:BUART:rx_status_3\/main_1  macrocell150   3472   4722  537223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell150        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_bitclk\/q
Path End       : \PSOC:BUART:txn\/main_6
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 537320p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_bitclk\/q  macrocell140   1250   1250  537320  RISE       1
\PSOC:BUART:txn\/main_6   macrocell136   3375   4625  537320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell136        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_bitclk\/q
Path End       : \PSOC:BUART:tx_state_0\/main_5
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 537333p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_bitclk\/q        macrocell140   1250   1250  537320  RISE       1
\PSOC:BUART:tx_state_0\/main_5  macrocell138   3362   4612  537333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:pollcount_1\/q
Path End       : \PSOC:BUART:pollcount_1\/main_2
Capture Clock  : \PSOC:BUART:pollcount_1\/clock_0
Path slack     : 537450p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_1\/clock_0                           macrocell148        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:pollcount_1\/q       macrocell148   1250   1250  531323  RISE       1
\PSOC:BUART:pollcount_1\/main_2  macrocell148   3244   4494  537450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_1\/clock_0                           macrocell148        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:pollcount_1\/q
Path End       : \PSOC:BUART:rx_status_3\/main_5
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 537453p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_1\/clock_0                           macrocell148        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:pollcount_1\/q       macrocell148   1250   1250  531323  RISE       1
\PSOC:BUART:rx_status_3\/main_5  macrocell150   3241   4491  537453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell150        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:pollcount_1\/q
Path End       : \PSOC:BUART:rx_state_0\/main_8
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 537454p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_1\/clock_0                           macrocell148        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:pollcount_1\/q      macrocell148   1250   1250  531323  RISE       1
\PSOC:BUART:rx_state_0\/main_8  macrocell142   3240   4490  537454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_state_0\/main_1
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 537507p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_0\/q       macrocell142   1250   1250  529700  RISE       1
\PSOC:BUART:rx_state_0\/main_1  macrocell142   3187   4437  537507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_state_3\/main_1
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 537507p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_0\/q       macrocell142   1250   1250  529700  RISE       1
\PSOC:BUART:rx_state_3\/main_1  macrocell144   3187   4437  537507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_state_2\/main_1
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 537507p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_0\/q       macrocell142   1250   1250  529700  RISE       1
\PSOC:BUART:rx_state_2\/main_1  macrocell145   3187   4437  537507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:pollcount_0\/q
Path End       : \PSOC:BUART:rx_state_0\/main_9
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 537624p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_0\/clock_0                           macrocell149        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:pollcount_0\/q      macrocell149   1250   1250  531068  RISE       1
\PSOC:BUART:rx_state_0\/main_9  macrocell142   3070   4320  537624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:pollcount_0\/q
Path End       : \PSOC:BUART:pollcount_1\/main_3
Capture Clock  : \PSOC:BUART:pollcount_1\/clock_0
Path slack     : 537628p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_0\/clock_0                           macrocell149        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:pollcount_0\/q       macrocell149   1250   1250  531068  RISE       1
\PSOC:BUART:pollcount_1\/main_3  macrocell148   3067   4317  537628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_1\/clock_0                           macrocell148        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:pollcount_0\/q
Path End       : \PSOC:BUART:pollcount_0\/main_2
Capture Clock  : \PSOC:BUART:pollcount_0\/clock_0
Path slack     : 537628p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_0\/clock_0                           macrocell149        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:pollcount_0\/q       macrocell149   1250   1250  531068  RISE       1
\PSOC:BUART:pollcount_0\/main_2  macrocell149   3067   4317  537628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_0\/clock_0                           macrocell149        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_0
Path End       : \PSOC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PSOC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 537683p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  537683  RISE       1
\PSOC:BUART:rx_bitclk_enable\/main_2   macrocell146   2321   4261  537683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell146        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PSOC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PSOC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 537694p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  537694  RISE       1
\PSOC:BUART:rx_bitclk_enable\/main_1   macrocell146   2310   4250  537694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell146        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PSOC:BUART:pollcount_1\/main_1
Capture Clock  : \PSOC:BUART:pollcount_1\/clock_0
Path slack     : 537694p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  537694  RISE       1
\PSOC:BUART:pollcount_1\/main_1        macrocell148   2310   4250  537694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_1\/clock_0                           macrocell148        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PSOC:BUART:pollcount_0\/main_1
Capture Clock  : \PSOC:BUART:pollcount_0\/clock_0
Path slack     : 537694p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  537694  RISE       1
\PSOC:BUART:pollcount_0\/main_1        macrocell149   2310   4250  537694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_0\/clock_0                           macrocell149        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PSOC:BUART:tx_state_0\/main_2
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 537696p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  528813  RISE       1
\PSOC:BUART:tx_state_0\/main_2               macrocell138     4059   4249  537696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PSOC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PSOC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 537696p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  537696  RISE       1
\PSOC:BUART:rx_bitclk_enable\/main_0   macrocell146   2309   4249  537696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell146        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PSOC:BUART:pollcount_1\/main_0
Capture Clock  : \PSOC:BUART:pollcount_1\/clock_0
Path slack     : 537696p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  537696  RISE       1
\PSOC:BUART:pollcount_1\/main_0        macrocell148   2309   4249  537696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_1\/clock_0                           macrocell148        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PSOC:BUART:pollcount_0\/main_0
Capture Clock  : \PSOC:BUART:pollcount_0\/clock_0
Path slack     : 537696p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  537696  RISE       1
\PSOC:BUART:pollcount_0\/main_0        macrocell149   2309   4249  537696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_0\/clock_0                           macrocell149        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:txn\/main_2
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 537723p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_0\/q  macrocell138   1250   1250  528967  RISE       1
\PSOC:BUART:txn\/main_2    macrocell136   2972   4222  537723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell136        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:pollcount_0\/q
Path End       : \PSOC:BUART:rx_status_3\/main_6
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 537750p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:pollcount_0\/clock_0                           macrocell149        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:pollcount_0\/q       macrocell149   1250   1250  531068  RISE       1
\PSOC:BUART:rx_status_3\/main_6  macrocell150   2944   4194  537750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell150        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:tx_state_0\/main_1
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 537850p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_0\/q       macrocell138   1250   1250  528967  RISE       1
\PSOC:BUART:tx_state_0\/main_1  macrocell138   2844   4094  537850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell138        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:rx_state_0\/main_2
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 537900p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell146        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q  macrocell146   1250   1250  534504  RISE       1
\PSOC:BUART:rx_state_0\/main_2   macrocell142   2794   4044  537900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:rx_state_3\/main_2
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 537900p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell146        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q  macrocell146   1250   1250  534504  RISE       1
\PSOC:BUART:rx_state_3\/main_2   macrocell144   2794   4044  537900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:rx_state_2\/main_2
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 537900p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell146        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q  macrocell146   1250   1250  534504  RISE       1
\PSOC:BUART:rx_state_2\/main_2   macrocell145   2794   4044  537900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_state_0\/main_3
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 537905p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_3\/q       macrocell144   1250   1250  530382  RISE       1
\PSOC:BUART:rx_state_0\/main_3  macrocell142   2790   4040  537905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_state_3\/main_3
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 537905p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_3\/q       macrocell144   1250   1250  530382  RISE       1
\PSOC:BUART:rx_state_3\/main_3  macrocell144   2790   4040  537905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_state_2\/main_3
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 537905p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_3\/q       macrocell144   1250   1250  530382  RISE       1
\PSOC:BUART:rx_state_2\/main_3  macrocell145   2790   4040  537905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_load_fifo\/main_3
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 537906p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_3\/q         macrocell144   1250   1250  530382  RISE       1
\PSOC:BUART:rx_load_fifo\/main_3  macrocell143   2789   4039  537906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PSOC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 537906p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_3\/q               macrocell144   1250   1250  530382  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/main_2  macrocell147   2789   4039  537906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/clock_0                    macrocell147        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_status_3\/main_3
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 537906p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_3\/q        macrocell144   1250   1250  530382  RISE       1
\PSOC:BUART:rx_status_3\/main_3  macrocell150   2789   4039  537906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell150        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:rx_load_fifo\/main_2
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 537909p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell146        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q   macrocell146   1250   1250  534504  RISE       1
\PSOC:BUART:rx_load_fifo\/main_2  macrocell143   2786   4036  537909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:rx_status_3\/main_2
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 537909p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell146        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q  macrocell146   1250   1250  534504  RISE       1
\PSOC:BUART:rx_status_3\/main_2  macrocell150   2786   4036  537909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell150        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_load_fifo\/main_4
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 537919p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_2\/q         macrocell145   1250   1250  530395  RISE       1
\PSOC:BUART:rx_load_fifo\/main_4  macrocell143   2776   4026  537919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PSOC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 537919p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_2\/q               macrocell145   1250   1250  530395  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/main_3  macrocell147   2776   4026  537919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/clock_0                    macrocell147        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_status_3\/main_4
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 537919p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_2\/q        macrocell145   1250   1250  530395  RISE       1
\PSOC:BUART:rx_status_3\/main_4  macrocell150   2776   4026  537919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell150        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_state_0\/main_4
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 537930p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_2\/q       macrocell145   1250   1250  530395  RISE       1
\PSOC:BUART:rx_state_0\/main_4  macrocell142   2765   4015  537930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell142        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_state_3\/main_4
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 537930p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_2\/q       macrocell145   1250   1250  530395  RISE       1
\PSOC:BUART:rx_state_3\/main_4  macrocell144   2765   4015  537930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_state_2\/main_4
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 537930p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_state_2\/q       macrocell145   1250   1250  530395  RISE       1
\PSOC:BUART:rx_state_2\/main_4  macrocell145   2765   4015  537930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_bitclk\/q
Path End       : \PSOC:BUART:tx_state_1\/main_5
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 538377p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_bitclk\/q        macrocell140   1250   1250  537320  RISE       1
\PSOC:BUART:tx_state_1\/main_5  macrocell137   2318   3568  538377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_bitclk\/q
Path End       : \PSOC:BUART:tx_state_2\/main_5
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 538377p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_bitclk\/q        macrocell140   1250   1250  537320  RISE       1
\PSOC:BUART:tx_state_2\/main_5  macrocell139   2318   3568  538377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:tx_state_1\/main_0
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 538381p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_1\/q       macrocell137   1250   1250  527978  RISE       1
\PSOC:BUART:tx_state_1\/main_0  macrocell137   2313   3563  538381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:tx_state_2\/main_0
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 538381p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_1\/q       macrocell137   1250   1250  527978  RISE       1
\PSOC:BUART:tx_state_2\/main_0  macrocell139   2313   3563  538381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:tx_bitclk\/main_0
Capture Clock  : \PSOC:BUART:tx_bitclk\/clock_0
Path slack     : 538381p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:tx_state_1\/q      macrocell137   1250   1250  527978  RISE       1
\PSOC:BUART:tx_bitclk\/main_0  macrocell140   2313   3563  538381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:txn\/q
Path End       : \PSOC:BUART:txn\/main_0
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 538463p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell136        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\PSOC:BUART:txn\/q       macrocell136   1250   1250  538463  RISE       1
\PSOC:BUART:txn\/main_0  macrocell136   2232   3482  538463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell136        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PSOC:BUART:txn\/main_5
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 538557p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3388
-------------------------------------   ---- 
End-of-path arrival time (ps)           3388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell17    190    190  538557  RISE       1
\PSOC:BUART:txn\/main_5                      macrocell136     3198   3388  538557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell136        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_status_3\/q
Path End       : \PSOC:BUART:sRX:RxSts\/status_3
Capture Clock  : \PSOC:BUART:sRX:RxSts\/clock
Path slack     : 539149p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             544955

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell150        0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\PSOC:BUART:rx_status_3\/q       macrocell150    1250   1250  539149  RISE       1
\PSOC:BUART:sRX:RxSts\/status_3  statusicell12   4556   5806  539149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxSts\/clock                               statusicell12       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PSOC:BUART:tx_state_1\/main_4
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 539451p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2493
-------------------------------------   ---- 
End-of-path arrival time (ps)           2493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell17    190    190  538557  RISE       1
\PSOC:BUART:tx_state_1\/main_4               macrocell137     2303   2493  539451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PSOC:BUART:tx_state_2\/main_4
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 539451p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2493
-------------------------------------   ---- 
End-of-path arrival time (ps)           2493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell17    190    190  538557  RISE       1
\PSOC:BUART:tx_state_2\/main_4               macrocell139     2303   2493  539451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PSOC:BUART:tx_state_1\/main_2
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 539457p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2487
-------------------------------------   ---- 
End-of-path arrival time (ps)           2487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  528813  RISE       1
\PSOC:BUART:tx_state_1\/main_2               macrocell137     2297   2487  539457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell137        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PSOC:BUART:tx_state_2\/main_2
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 539457p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2487
-------------------------------------   ---- 
End-of-path arrival time (ps)           2487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  528813  RISE       1
\PSOC:BUART:tx_state_2\/main_2               macrocell139     2297   2487  539457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PSOC:BUART:tx_bitclk\/main_2
Capture Clock  : \PSOC:BUART:tx_bitclk\/clock_0
Path slack     : 539457p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   545455
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             541945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2487
-------------------------------------   ---- 
End-of-path arrival time (ps)           2487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  528813  RISE       1
\PSOC:BUART:tx_bitclk\/main_2                macrocell140     2297   2487  539457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1071054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1085549

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14495
-------------------------------------   ----- 
End-of-path arrival time (ps)           14495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q     macrocell77   1250   1250  1071054  RISE       1
\LCD2:BUART:rx_counter_load\/main_0  macrocell13   7577   8827  1071054  RISE       1
\LCD2:BUART:rx_counter_load\/q       macrocell13   3350  12177  1071054  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/load   count7cell    2318  14495  1071054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1072603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084719

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12116
-------------------------------------   ----- 
End-of-path arrival time (ps)           12116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q                      macrocell57     1250   1250  1072603  RISE       1
\LCD1:BUART:counter_load_not\/main_0           macrocell2      4604   5854  1072603  RISE       1
\LCD1:BUART:counter_load_not\/q                macrocell2      3350   9204  1072603  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2912  12116  1072603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073912p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q         macrocell77     1250   1250  1071054  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   9737  10987  1073912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1073926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084719

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10793
-------------------------------------   ----- 
End-of-path arrival time (ps)           10793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q                      macrocell91     1250   1250  1073926  RISE       1
\XBee:BUART:counter_load_not\/main_3           macrocell18     3901   5151  1073926  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell18     3350   8501  1073926  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2292  10793  1073926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD1:BUART:sRX:RxBitCounter\/clock
Path slack     : 1074197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1085549

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11352
-------------------------------------   ----- 
End-of-path arrival time (ps)           11352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q            macrocell65   1250   1250  1074197  RISE       1
\LCD1:BUART:rx_counter_load\/main_3  macrocell5    4422   5672  1074197  RISE       1
\LCD1:BUART:rx_counter_load\/q       macrocell5    3350   9022  1074197  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/load   count7cell    2329  11352  1074197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee:BUART:sRX:RxBitCounter\/clock
Path slack     : 1074253p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1085549

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q            macrocell94   1250   1250  1074253  RISE       1
\XBee:BUART:rx_counter_load\/main_1  macrocell21   4368   5618  1074253  RISE       1
\XBee:BUART:rx_counter_load\/q       macrocell21   3350   8968  1074253  RISE       1
\XBee:BUART:sRX:RxBitCounter\/load   count7cell    2328  11296  1074253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1074315p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084719

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10404
-------------------------------------   ----- 
End-of-path arrival time (ps)           10404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q                      macrocell74     1250   1250  1074315  RISE       1
\LCD2:BUART:counter_load_not\/main_1           macrocell10     3480   4730  1074315  RISE       1
\LCD2:BUART:counter_load_not\/q                macrocell10     3350   8080  1074315  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2324  10404  1074315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD1:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD1:BUART:sTX:TxSts\/clock
Path slack     : 1074884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15525
-------------------------------------   ----- 
End-of-path arrival time (ps)           15525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1074884  RISE       1
\LCD1:BUART:tx_status_0\/main_3                 macrocell3      3167   6747  1074884  RISE       1
\LCD1:BUART:tx_status_0\/q                      macrocell3      3350  10097  1074884  RISE       1
\LCD1:BUART:sTX:TxSts\/status_0                 statusicell1    5429  15525  1074884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q          macrocell66     1250   1250  1075361  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   8288   9538  1075361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD2:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD2:BUART:sRX:RxSts\/clock
Path slack     : 1075682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14727
-------------------------------------   ----- 
End-of-path arrival time (ps)           14727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1075682  RISE       1
\LCD2:BUART:rx_status_4\/main_1                 macrocell15     2294   5874  1075682  RISE       1
\LCD2:BUART:rx_status_4\/q                      macrocell15     3350   9224  1075682  RISE       1
\LCD2:BUART:sRX:RxSts\/status_4                 statusicell4    5503  14727  1075682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:sRX:RxSts\/status_4
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 1075914p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14495
-------------------------------------   ----- 
End-of-path arrival time (ps)           14495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1075914  RISE       1
\XBee:BUART:rx_status_4\/main_1                 macrocell23     2290   5870  1075914  RISE       1
\XBee:BUART:rx_status_4\/q                      macrocell23     3350   9220  1075914  RISE       1
\XBee:BUART:sRX:RxSts\/status_4                 statusicell6    5275  14495  1075914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1076378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11022
-------------------------------------   ----- 
End-of-path arrival time (ps)           11022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q   macrocell66   1250   1250  1075361  RISE       1
\LCD1:BUART:rx_load_fifo\/main_2  macrocell63   9772  11022  1076378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:rx_status_3\/main_2
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1076378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11022
-------------------------------------   ----- 
End-of-path arrival time (ps)           11022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1075361  RISE       1
\LCD1:BUART:rx_status_3\/main_2  macrocell70   9772  11022  1076378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:rx_state_0\/main_2
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1076393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11006
-------------------------------------   ----- 
End-of-path arrival time (ps)           11006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1075361  RISE       1
\LCD1:BUART:rx_state_0\/main_2   macrocell62   9756  11006  1076393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:rx_state_3\/main_2
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1076393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11006
-------------------------------------   ----- 
End-of-path arrival time (ps)           11006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1075361  RISE       1
\LCD1:BUART:rx_state_3\/main_2   macrocell64   9756  11006  1076393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:rx_state_2\/main_2
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1076393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11006
-------------------------------------   ----- 
End-of-path arrival time (ps)           11006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1075361  RISE       1
\LCD1:BUART:rx_state_2\/main_2   macrocell65   9756  11006  1076393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1076725p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10674
-------------------------------------   ----- 
End-of-path arrival time (ps)           10674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1076725  RISE       1
\LCD1:BUART:rx_bitclk_enable\/main_1   macrocell66   8734  10674  1076725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q                macrocell94     1250   1250  1074253  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   6810   8060  1076840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD2:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD2:BUART:sTX:TxSts\/clock
Path slack     : 1076997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13412
-------------------------------------   ----- 
End-of-path arrival time (ps)           13412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1076997  RISE       1
\LCD2:BUART:tx_status_0\/main_3                 macrocell11     4171   7751  1076997  RISE       1
\LCD2:BUART:tx_status_0\/q                      macrocell11     3350  11101  1076997  RISE       1
\LCD2:BUART:sTX:TxSts\/status_0                 statusicell3    2311  13412  1076997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1077551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9848
-------------------------------------   ---- 
End-of-path arrival time (ps)           9848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1077551  RISE       1
\LCD1:BUART:rx_bitclk_enable\/main_0   macrocell66   7908   9848  1077551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1077624p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9776
-------------------------------------   ---- 
End-of-path arrival time (ps)           9776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1077624  RISE       1
\LCD1:BUART:rx_bitclk_enable\/main_2   macrocell66   7836   9776  1077624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD1:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD1:BUART:sRX:RxSts\/clock
Path slack     : 1077625p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12784
-------------------------------------   ----- 
End-of-path arrival time (ps)           12784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1077625  RISE       1
\LCD1:BUART:rx_status_4\/main_1                 macrocell7      2914   6494  1077625  RISE       1
\LCD1:BUART:rx_status_4\/q                      macrocell7      3350   9844  1077625  RISE       1
\LCD1:BUART:sRX:RxSts\/status_4                 statusicell2    2939  12784  1077625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:sTX:TxSts\/status_0
Capture Clock  : \XBee:BUART:sTX:TxSts\/clock
Path slack     : 1077664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12745
-------------------------------------   ----- 
End-of-path arrival time (ps)           12745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1077664  RISE       1
\XBee:BUART:tx_status_0\/main_3                 macrocell19     3492   7072  1077664  RISE       1
\XBee:BUART:tx_status_0\/q                      macrocell19     3350  10422  1077664  RISE       1
\XBee:BUART:sTX:TxSts\/status_0                 statusicell5    2323  12745  1077664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1077926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q                macrocell74     1250   1250  1074315  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5723   6973  1077926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1078323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q                macrocell57     1250   1250  1072603  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5326   6576  1078323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1078404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q                macrocell62     1250   1250  1075823  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5245   6495  1078404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1078573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8827
-------------------------------------   ---- 
End-of-path arrival time (ps)           8827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  1071054  RISE       1
\LCD2:BUART:rx_load_fifo\/main_0  macrocell79   7577   8827  1078573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1078573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8827
-------------------------------------   ---- 
End-of-path arrival time (ps)           8827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q        macrocell77   1250   1250  1071054  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/main_0  macrocell83   7577   8827  1078573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_status_3\/main_0
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1078573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8827
-------------------------------------   ---- 
End-of-path arrival time (ps)           8827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  1071054  RISE       1
\LCD2:BUART:rx_status_3\/main_0   macrocell86   7577   8827  1078573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_state_0\/main_0
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1078586p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8813
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  1071054  RISE       1
\LCD2:BUART:rx_state_0\/main_0    macrocell78   7563   8813  1078586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_state_3\/main_0
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1078586p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8813
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  1071054  RISE       1
\LCD2:BUART:rx_state_3\/main_0    macrocell80   7563   8813  1078586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_state_2\/main_0
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1078586p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8813
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  1071054  RISE       1
\LCD2:BUART:rx_state_2\/main_0    macrocell81   7563   8813  1078586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_1\/q
Path End       : \LCD2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1078669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_1\/q                macrocell73     1250   1250  1074692  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4980   6230  1078669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1079647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q          macrocell98     1250   1250  1079647  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4002   5252  1079647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD2:BUART:tx_state_0\/main_3
Capture Clock  : \LCD2:BUART:tx_state_0\/clock_0
Path slack     : 1079648p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7751
-------------------------------------   ---- 
End-of-path arrival time (ps)           7751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1076997  RISE       1
\LCD2:BUART:tx_state_0\/main_3                  macrocell74     4171   7751  1079648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:txn\/main_2
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1079872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7527
-------------------------------------   ---- 
End-of-path arrival time (ps)           7527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q  macrocell74   1250   1250  1074315  RISE       1
\LCD2:BUART:txn\/main_2    macrocell72   6277   7527  1079872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1080116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q         macrocell61     1250   1250  1075997  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3533   4783  1080116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \LCD1:BUART:rx_state_0\/main_5
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1080137p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                      macrocell68   1250   1250  1077303  RISE       1
\LCD1:BUART:rx_state_0\/main_5  macrocell62   6012   7262  1080137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1080143p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q                macrocell78     1250   1250  1076035  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3506   4756  1080143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \LCD2:BUART:rx_status_3\/main_6
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1080186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           7213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                       macrocell85   1250   1250  1077366  RISE       1
\LCD2:BUART:rx_status_3\/main_6  macrocell86   5963   7213  1080186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1080242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q                macrocell89     1250   1250  1074736  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3407   4657  1080242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1080245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1074995  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   4464   4654  1080245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_0\/main_1
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1080247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell94   1250   1250  1074253  RISE       1
\XBee:BUART:rx_state_0\/main_1  macrocell94   5902   7152  1080247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_3\/main_1
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1080247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell94   1250   1250  1074253  RISE       1
\XBee:BUART:rx_state_3\/main_1  macrocell96   5902   7152  1080247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_2\/main_1
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1080247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell94   1250   1250  1074253  RISE       1
\XBee:BUART:rx_state_2\/main_1  macrocell97   5902   7152  1080247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_state_0\/main_4
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1080313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q       macrocell65   1250   1250  1074197  RISE       1
\LCD1:BUART:rx_state_0\/main_4  macrocell62   5836   7086  1080313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_state_3\/main_4
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1080313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q       macrocell65   1250   1250  1074197  RISE       1
\LCD1:BUART:rx_state_3\/main_4  macrocell64   5836   7086  1080313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_state_2\/main_4
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1080313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q       macrocell65   1250   1250  1074197  RISE       1
\LCD1:BUART:rx_state_2\/main_4  macrocell65   5836   7086  1080313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1080318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1074429  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4392   4582  1080318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:tx_state_0\/main_3
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1080327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1077664  RISE       1
\XBee:BUART:tx_state_0\/main_3                  macrocell90     3492   7072  1080327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1080419p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q                macrocell90     1250   1250  1074597  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3230   4480  1080419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD1:BUART:tx_state_0\/main_3
Capture Clock  : \LCD1:BUART:tx_state_0\/clock_0
Path slack     : 1080652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6747
-------------------------------------   ---- 
End-of-path arrival time (ps)           6747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1074884  RISE       1
\LCD1:BUART:tx_state_0\/main_3                  macrocell58     3167   6747  1080652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \LCD1:BUART:rx_status_3\/main_5
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1080685p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                       macrocell68   1250   1250  1077303  RISE       1
\LCD1:BUART:rx_status_3\/main_5  macrocell70   5464   6714  1080685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD1:BUART:txn\/main_3
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1080713p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1080713  RISE       1
\LCD1:BUART:txn\/main_3                macrocell56     2316   6686  1080713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD2:BUART:txn\/main_3
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1080721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1080721  RISE       1
\LCD2:BUART:txn\/main_3                macrocell72     2308   6678  1080721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \XBee:BUART:txn\/main_3
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1080727p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  1080727  RISE       1
\XBee:BUART:txn\/main_3                macrocell88     2302   6672  1080727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \LCD2:BUART:rx_state_0\/main_6
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1080743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           6656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                      macrocell85   1250   1250  1077366  RISE       1
\LCD2:BUART:rx_state_0\/main_6  macrocell78   5406   6656  1080743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \XBee:BUART:rx_status_3\/main_5
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1080751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6648
-------------------------------------   ---- 
End-of-path arrival time (ps)           6648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q                       macrocell100   1250   1250  1075485  RISE       1
\XBee:BUART:rx_status_3\/main_5  macrocell102   5398   6648  1080751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1080756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q                macrocell58     1250   1250  1074320  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2893   4143  1080756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \XBee:BUART:rx_state_0\/main_5
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1080764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q                      macrocell100   1250   1250  1075485  RISE       1
\XBee:BUART:rx_state_0\/main_5  macrocell94    5385   6635  1080764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:txn\/main_1
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1080823p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q  macrocell57   1250   1250  1072603  RISE       1
\LCD1:BUART:txn\/main_1    macrocell56   5326   6576  1080823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_load_fifo\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1080846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087779

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6933
-------------------------------------   ---- 
End-of-path arrival time (ps)           6933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_load_fifo\/q            macrocell95     1250   1250  1076346  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   5683   6933  1080846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1081000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1081000  RISE       1
\LCD2:BUART:rx_bitclk_enable\/main_0   macrocell82   4459   6399  1081000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1081016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1076073  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3694   3884  1081016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1081023p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q         macrocell93     1250   1250  1075079  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   2626   3876  1081023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_load_fifo\/q
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1081077p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087779

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_load_fifo\/q            macrocell63     1250   1250  1077906  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5452   6702  1081077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \XBee:BUART:rx_state_0\/main_6
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1081114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q                      macrocell101   1250   1250  1074596  RISE       1
\XBee:BUART:rx_state_0\/main_6  macrocell94    5035   6285  1081114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \XBee:BUART:rx_status_3\/main_6
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1081123p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q                       macrocell101   1250   1250  1074596  RISE       1
\XBee:BUART:rx_status_3\/main_6  macrocell102   5026   6276  1081123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD1:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1081182p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1081182  RISE       1
\LCD1:BUART:rx_load_fifo\/main_5       macrocell63   4277   6217  1081182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD1:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1081218p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1081218  RISE       1
\LCD1:BUART:rx_load_fifo\/main_6       macrocell63   4241   6181  1081218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_2\/q
Path End       : \LCD1:BUART:txn\/main_4
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1081285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_2\/q  macrocell59   1250   1250  1072904  RISE       1
\LCD1:BUART:txn\/main_4    macrocell56   4864   6114  1081285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1081349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q          macrocell82     1250   1250  1081349  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2300   3550  1081349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1081394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1076725  RISE       1
MODIN1_1/main_1                        macrocell68   4065   6005  1081394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1081394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1076725  RISE       1
MODIN1_0/main_1                        macrocell69   4065   6005  1081394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_bitclk\/q
Path End       : \LCD1:BUART:txn\/main_6
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1081471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_bitclk\/q  macrocell60   1250   1250  1081471  RISE       1
\LCD1:BUART:txn\/main_6   macrocell56   4679   5929  1081471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:tx_state_0\/main_0
Capture Clock  : \LCD1:BUART:tx_state_0\/clock_0
Path slack     : 1081545p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q       macrocell57   1250   1250  1072603  RISE       1
\LCD1:BUART:tx_state_0\/main_0  macrocell58   4604   5854  1081545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1081569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1081000  RISE       1
MODIN5_1/main_0                        macrocell84   3890   5830  1081569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1081569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1081000  RISE       1
MODIN5_0/main_0                        macrocell85   3890   5830  1081569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_0\/main_5
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1081660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell92   1250   1250  1081660  RISE       1
\XBee:BUART:tx_state_0\/main_5  macrocell90   4489   5739  1081660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_0\/main_4
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1081686p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell91   1250   1250  1073926  RISE       1
\XBee:BUART:tx_state_0\/main_4  macrocell90   4463   5713  1081686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_bitclk\/main_3
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1081686p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q      macrocell91   1250   1250  1073926  RISE       1
\XBee:BUART:tx_bitclk\/main_3  macrocell92   4463   5713  1081686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1081727p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q         macrocell65   1250   1250  1074197  RISE       1
\LCD1:BUART:rx_load_fifo\/main_4  macrocell63   4422   5672  1081727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1081727p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q               macrocell65   1250   1250  1074197  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/main_3  macrocell67   4422   5672  1081727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_status_3\/main_4
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1081727p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q        macrocell65   1250   1250  1074197  RISE       1
\LCD1:BUART:rx_status_3\/main_4  macrocell70   4422   5672  1081727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD1:BUART:rx_state_0\/main_7
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1081741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1081182  RISE       1
\LCD1:BUART:rx_state_0\/main_7         macrocell62   3718   5658  1081741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD1:BUART:rx_state_3\/main_5
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1081741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1081182  RISE       1
\LCD1:BUART:rx_state_3\/main_5         macrocell64   3718   5658  1081741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD1:BUART:rx_state_2\/main_6
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1081741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1081182  RISE       1
\LCD1:BUART:rx_state_2\/main_6         macrocell65   3718   5658  1081741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_1
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1081781p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q         macrocell94   1250   1250  1074253  RISE       1
\XBee:BUART:rx_load_fifo\/main_1  macrocell95   4368   5618  1081781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1081781p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q               macrocell94   1250   1250  1074253  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_1  macrocell99   4368   5618  1081781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_status_3\/main_1
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1081781p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q        macrocell94    1250   1250  1074253  RISE       1
\XBee:BUART:rx_status_3\/main_1  macrocell102   4368   5618  1081781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD1:BUART:rx_state_0\/main_8
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1081794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1081218  RISE       1
\LCD1:BUART:rx_state_0\/main_8         macrocell62   3665   5605  1081794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD1:BUART:rx_state_3\/main_6
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1081794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1081218  RISE       1
\LCD1:BUART:rx_state_3\/main_6         macrocell64   3665   5605  1081794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD1:BUART:rx_state_2\/main_7
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1081794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1081218  RISE       1
\LCD1:BUART:rx_state_2\/main_7         macrocell65   3665   5605  1081794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_2\/q
Path End       : \LCD1:BUART:tx_state_0\/main_4
Capture Clock  : \LCD1:BUART:tx_state_0\/clock_0
Path slack     : 1081845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_2\/q       macrocell59   1250   1250  1072904  RISE       1
\LCD1:BUART:tx_state_0\/main_4  macrocell58   4304   5554  1081845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_1\/q
Path End       : \LCD2:BUART:txn\/main_1
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1081867p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_1\/q  macrocell73   1250   1250  1074692  RISE       1
\LCD2:BUART:txn\/main_1    macrocell72   4282   5532  1081867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_state_0\/main_3
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1081976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q       macrocell64   1250   1250  1075004  RISE       1
\LCD1:BUART:rx_state_0\/main_3  macrocell62   4173   5423  1081976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_state_3\/main_3
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1081976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q       macrocell64   1250   1250  1075004  RISE       1
\LCD1:BUART:rx_state_3\/main_3  macrocell64   4173   5423  1081976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_state_2\/main_3
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1081976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q       macrocell64   1250   1250  1075004  RISE       1
\LCD1:BUART:rx_state_2\/main_3  macrocell65   4173   5423  1081976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_0\/main_3
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1081980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell96   1250   1250  1075002  RISE       1
\XBee:BUART:rx_state_0\/main_3  macrocell94   4169   5419  1081980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_3\/main_3
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1081980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell96   1250   1250  1075002  RISE       1
\XBee:BUART:rx_state_3\/main_3  macrocell96   4169   5419  1081980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_2\/main_3
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1081980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell96   1250   1250  1075002  RISE       1
\XBee:BUART:rx_state_2\/main_3  macrocell97   4169   5419  1081980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_bitclk\/q
Path End       : \LCD1:BUART:tx_state_0\/main_5
Capture Clock  : \LCD1:BUART:tx_state_0\/clock_0
Path slack     : 1082028p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_bitclk\/q        macrocell60   1250   1250  1081471  RISE       1
\LCD1:BUART:tx_state_0\/main_5  macrocell58   4121   5371  1082028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_load_fifo\/q
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1082115p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087779

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_load_fifo\/q            macrocell79     1250   1250  1076444  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4414   5664  1082115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_1\/main_5
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1082222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell92   1250   1250  1081660  RISE       1
\XBee:BUART:tx_state_1\/main_5  macrocell89   3927   5177  1082222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_2\/main_5
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1082222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell92   1250   1250  1081660  RISE       1
\XBee:BUART:tx_state_2\/main_5  macrocell91   3927   5177  1082222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_1\/main_3
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1082248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell91   1250   1250  1073926  RISE       1
\XBee:BUART:tx_state_1\/main_3  macrocell89   3901   5151  1082248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_2\/main_3
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1082248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell91   1250   1250  1073926  RISE       1
\XBee:BUART:tx_state_2\/main_3  macrocell91   3901   5151  1082248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:tx_state_1\/main_1
Capture Clock  : \LCD1:BUART:tx_state_1\/clock_0
Path slack     : 1082341p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q       macrocell58   1250   1250  1074320  RISE       1
\LCD1:BUART:tx_state_1\/main_1  macrocell57   3808   5058  1082341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:tx_state_2\/main_1
Capture Clock  : \LCD1:BUART:tx_state_2\/clock_0
Path slack     : 1082341p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q       macrocell58   1250   1250  1074320  RISE       1
\LCD1:BUART:tx_state_2\/main_1  macrocell59   3808   5058  1082341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:tx_bitclk\/main_1
Capture Clock  : \LCD1:BUART:tx_bitclk\/clock_0
Path slack     : 1082341p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q      macrocell58   1250   1250  1074320  RISE       1
\LCD1:BUART:tx_bitclk\/main_1  macrocell60   3808   5058  1082341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1082352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1082352  RISE       1
MODIN5_1/main_1                        macrocell84   3107   5047  1082352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1082352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1082352  RISE       1
MODIN5_0/main_1                        macrocell85   3107   5047  1082352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1082363p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1082352  RISE       1
\LCD2:BUART:rx_bitclk_enable\/main_1   macrocell82   3096   5036  1082363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_2\/q
Path End       : \LCD2:BUART:txn\/main_4
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1082439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_2\/q  macrocell75   1250   1250  1075000  RISE       1
\LCD2:BUART:txn\/main_4    macrocell72   3710   4960  1082439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_bitclk\/q
Path End       : \LCD2:BUART:txn\/main_6
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1082465p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_bitclk\/q  macrocell76   1250   1250  1082465  RISE       1
\LCD2:BUART:txn\/main_6   macrocell72   3684   4934  1082465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_1\/q
Path End       : \LCD2:BUART:tx_state_0\/main_0
Capture Clock  : \LCD2:BUART:tx_state_0\/clock_0
Path slack     : 1082488p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_1\/q       macrocell73   1250   1250  1074692  RISE       1
\LCD2:BUART:tx_state_0\/main_0  macrocell74   3661   4911  1082488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_1\/q
Path End       : \LCD2:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD2:BUART:tx_bitclk\/clock_0
Path slack     : 1082488p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_1\/q      macrocell73   1250   1250  1074692  RISE       1
\LCD2:BUART:tx_bitclk\/main_0  macrocell76   3661   4911  1082488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_3
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1082530p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q         macrocell96   1250   1250  1075002  RISE       1
\XBee:BUART:rx_load_fifo\/main_3  macrocell95   3619   4869  1082530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1082530p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q               macrocell96   1250   1250  1075002  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_2  macrocell99   3619   4869  1082530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_status_3\/main_3
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1082530p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q        macrocell96    1250   1250  1075002  RISE       1
\XBee:BUART:rx_status_3\/main_3  macrocell102   3619   4869  1082530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1082534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q         macrocell64   1250   1250  1075004  RISE       1
\LCD1:BUART:rx_load_fifo\/main_3  macrocell63   3615   4865  1082534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1082534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q               macrocell64   1250   1250  1075004  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/main_2  macrocell67   3615   4865  1082534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_status_3\/main_3
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1082534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q        macrocell64   1250   1250  1075004  RISE       1
\LCD1:BUART:rx_status_3\/main_3  macrocell70   3615   4865  1082534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1082537p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1077551  RISE       1
MODIN1_1/main_0                        macrocell68   2922   4862  1082537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1082537p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1077551  RISE       1
MODIN1_0/main_0                        macrocell69   2922   4862  1082537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1082543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1082543  RISE       1
\LCD2:BUART:rx_bitclk_enable\/main_2   macrocell82   2916   4856  1082543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_0
Path End       : \XBee:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1082564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1082564  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_2   macrocell98   2895   4835  1082564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1082566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1082566  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_1   macrocell98   2894   4834  1082566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1082566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1082566  RISE       1
MODIN9_1/main_1                        macrocell100   2894   4834  1082566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1082566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1082566  RISE       1
MODIN9_0/main_1                        macrocell101   2894   4834  1082566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1082567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1082567  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_0   macrocell98   2892   4832  1082567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1082567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1082567  RISE       1
MODIN9_1/main_0                        macrocell100   2892   4832  1082567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1082567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1082567  RISE       1
MODIN9_0/main_0                        macrocell101   2892   4832  1082567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \LCD2:BUART:rx_status_3\/main_5
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1082575p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                       macrocell84   1250   1250  1077908  RISE       1
\LCD2:BUART:rx_status_3\/main_5  macrocell86   3574   4824  1082575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \LCD2:BUART:rx_state_0\/main_5
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1082592p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                      macrocell84   1250   1250  1077908  RISE       1
\LCD2:BUART:rx_state_0\/main_5  macrocell78   3557   4807  1082592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_0
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1082607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1075079  RISE       1
\XBee:BUART:rx_load_fifo\/main_0  macrocell95   3542   4792  1082607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1082607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q        macrocell93   1250   1250  1075079  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_0  macrocell99   3542   4792  1082607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_status_3\/main_0
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1082607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell93    1250   1250  1075079  RISE       1
\XBee:BUART:rx_status_3\/main_0   macrocell102   3542   4792  1082607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_0\/main_0
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1082627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1075079  RISE       1
\XBee:BUART:rx_state_0\/main_0    macrocell94   3522   4772  1082627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_3\/main_0
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1082627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1075079  RISE       1
\XBee:BUART:rx_state_3\/main_0    macrocell96   3522   4772  1082627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_2\/main_0
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1082627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1075079  RISE       1
\XBee:BUART:rx_state_2\/main_0    macrocell97   3522   4772  1082627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:txn\/main_6
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1082640p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q  macrocell92   1250   1250  1081660  RISE       1
\XBee:BUART:txn\/main_6   macrocell88   3509   4759  1082640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_load_fifo\/main_6
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1082648p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082648  RISE       1
\XBee:BUART:rx_load_fifo\/main_6       macrocell95   2811   4751  1082648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_load_fifo\/main_7
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1082649p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082649  RISE       1
\XBee:BUART:rx_load_fifo\/main_7       macrocell95   2810   4750  1082649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD2:BUART:rx_state_0\/main_9
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1082657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082657  RISE       1
\LCD2:BUART:rx_state_0\/main_9         macrocell78   2802   4742  1082657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD2:BUART:rx_state_3\/main_7
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1082657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082657  RISE       1
\LCD2:BUART:rx_state_3\/main_7         macrocell80   2802   4742  1082657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD2:BUART:rx_state_2\/main_8
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1082657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082657  RISE       1
\LCD2:BUART:rx_state_2\/main_8         macrocell81   2802   4742  1082657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD1:BUART:rx_state_0\/main_9
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1082657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082657  RISE       1
\LCD1:BUART:rx_state_0\/main_9         macrocell62   2802   4742  1082657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD1:BUART:rx_state_3\/main_7
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1082657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082657  RISE       1
\LCD1:BUART:rx_state_3\/main_7         macrocell64   2802   4742  1082657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD1:BUART:rx_state_2\/main_8
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1082657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082657  RISE       1
\LCD1:BUART:rx_state_2\/main_8         macrocell65   2802   4742  1082657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_0\/main_9
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1082659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082649  RISE       1
\XBee:BUART:rx_state_0\/main_9         macrocell94   2801   4741  1082659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_3\/main_7
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1082659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082649  RISE       1
\XBee:BUART:rx_state_3\/main_7         macrocell96   2801   4741  1082659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_2\/main_8
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1082659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082649  RISE       1
\XBee:BUART:rx_state_2\/main_8         macrocell97   2801   4741  1082659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD2:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1082659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082657  RISE       1
\LCD2:BUART:rx_load_fifo\/main_7       macrocell79   2800   4740  1082659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD2:BUART:rx_state_0\/main_8
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1082661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082661  RISE       1
\LCD2:BUART:rx_state_0\/main_8         macrocell78   2798   4738  1082661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD2:BUART:rx_state_3\/main_6
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1082661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082661  RISE       1
\LCD2:BUART:rx_state_3\/main_6         macrocell80   2798   4738  1082661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD2:BUART:rx_state_2\/main_7
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1082661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082661  RISE       1
\LCD2:BUART:rx_state_2\/main_7         macrocell81   2798   4738  1082661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_0\/main_8
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1082662p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082648  RISE       1
\XBee:BUART:rx_state_0\/main_8         macrocell94   2797   4737  1082662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_3\/main_6
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1082662p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082648  RISE       1
\XBee:BUART:rx_state_3\/main_6         macrocell96   2797   4737  1082662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_2\/main_7
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1082662p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082648  RISE       1
\XBee:BUART:rx_state_2\/main_7         macrocell97   2797   4737  1082662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD2:BUART:rx_state_0\/main_7
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1082664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082664  RISE       1
\LCD2:BUART:rx_state_0\/main_7         macrocell78   2795   4735  1082664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD2:BUART:rx_state_3\/main_5
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1082664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082664  RISE       1
\LCD2:BUART:rx_state_3\/main_5         macrocell80   2795   4735  1082664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD2:BUART:rx_state_2\/main_6
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1082664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082664  RISE       1
\LCD2:BUART:rx_state_2\/main_6         macrocell81   2795   4735  1082664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:txn\/main_4
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1082667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q  macrocell91   1250   1250  1073926  RISE       1
\XBee:BUART:txn\/main_4    macrocell88   3482   4732  1082667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD1:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1082669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082657  RISE       1
\LCD1:BUART:rx_load_fifo\/main_7       macrocell63   2790   4730  1082669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:tx_state_1\/main_1
Capture Clock  : \LCD2:BUART:tx_state_1\/clock_0
Path slack     : 1082670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q       macrocell74   1250   1250  1074315  RISE       1
\LCD2:BUART:tx_state_1\/main_1  macrocell73   3480   4730  1082670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:tx_state_2\/main_1
Capture Clock  : \LCD2:BUART:tx_state_2\/clock_0
Path slack     : 1082670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q       macrocell74   1250   1250  1074315  RISE       1
\LCD2:BUART:tx_state_2\/main_1  macrocell75   3480   4730  1082670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD2:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1082673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082661  RISE       1
\LCD2:BUART:rx_load_fifo\/main_6       macrocell79   2786   4726  1082673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD2:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1082677p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082664  RISE       1
\LCD2:BUART:rx_load_fifo\/main_5       macrocell79   2782   4722  1082677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_0\/main_0
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1082744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell89   1250   1250  1074736  RISE       1
\XBee:BUART:tx_state_0\/main_0  macrocell90   3405   4655  1082744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_bitclk\/main_0
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1082744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q      macrocell89   1250   1250  1074736  RISE       1
\XBee:BUART:tx_bitclk\/main_0  macrocell92   3405   4655  1082744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:txn\/main_1
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1082750p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q  macrocell89   1250   1250  1074736  RISE       1
\XBee:BUART:txn\/main_1    macrocell88   3399   4649  1082750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \LCD1:BUART:rx_status_3\/main_6
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1082753p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                       macrocell69   1250   1250  1078200  RISE       1
\LCD1:BUART:rx_status_3\/main_6  macrocell70   3396   4646  1082753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \LCD1:BUART:rx_state_0\/main_6
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1082772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                      macrocell69   1250   1250  1078200  RISE       1
\LCD1:BUART:rx_state_0\/main_6  macrocell62   3377   4627  1082772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1082774p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q   macrocell82   1250   1250  1081349  RISE       1
\LCD2:BUART:rx_load_fifo\/main_2  macrocell79   3375   4625  1082774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:rx_status_3\/main_2
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1082774p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  1081349  RISE       1
\LCD2:BUART:rx_status_3\/main_2  macrocell86   3375   4625  1082774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:rx_state_0\/main_2
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1082793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  1081349  RISE       1
\LCD2:BUART:rx_state_0\/main_2   macrocell78   3356   4606  1082793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:rx_state_3\/main_2
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1082793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  1081349  RISE       1
\LCD2:BUART:rx_state_3\/main_2   macrocell80   3356   4606  1082793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:rx_state_2\/main_2
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1082793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  1081349  RISE       1
\LCD2:BUART:rx_state_2\/main_2   macrocell81   3356   4606  1082793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_0\/main_7
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1082835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082835  RISE       1
\XBee:BUART:rx_state_0\/main_7         macrocell94   2624   4564  1082835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_3\/main_5
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1082835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082835  RISE       1
\XBee:BUART:rx_state_3\/main_5         macrocell96   2624   4564  1082835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_2\/main_6
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1082835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082835  RISE       1
\XBee:BUART:rx_state_2\/main_6         macrocell97   2624   4564  1082835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_load_fifo\/main_5
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1082847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082835  RISE       1
\XBee:BUART:rx_load_fifo\/main_5       macrocell95   2612   4552  1082847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD1:BUART:tx_state_1\/main_2
Capture Clock  : \LCD1:BUART:tx_state_1\/clock_0
Path slack     : 1082847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1074429  RISE       1
\LCD1:BUART:tx_state_1\/main_2               macrocell57     4362   4552  1082847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD1:BUART:tx_state_2\/main_2
Capture Clock  : \LCD1:BUART:tx_state_2\/clock_0
Path slack     : 1082847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1074429  RISE       1
\LCD1:BUART:tx_state_2\/main_2               macrocell59     4362   4552  1082847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD1:BUART:tx_bitclk\/main_2
Capture Clock  : \LCD1:BUART:tx_bitclk\/clock_0
Path slack     : 1082847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1074429  RISE       1
\LCD1:BUART:tx_bitclk\/main_2                macrocell60     4362   4552  1082847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1082903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell101   1250   1250  1074596  RISE       1
MODIN9_1/main_3  macrocell100   3246   4496  1082903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1082903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell101   1250   1250  1074596  RISE       1
MODIN9_0/main_2  macrocell101   3246   4496  1082903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:txn\/main_2
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1082917p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q  macrocell90   1250   1250  1074597  RISE       1
\XBee:BUART:txn\/main_2    macrocell88   3232   4482  1082917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_0\/main_1
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1082917p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell90   1250   1250  1074597  RISE       1
\XBee:BUART:tx_state_0\/main_1  macrocell90   3232   4482  1082917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_bitclk\/main_1
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1082917p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q      macrocell90   1250   1250  1074597  RISE       1
\XBee:BUART:tx_bitclk\/main_1  macrocell92   3232   4482  1082917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_1\/main_1
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1082919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell90   1250   1250  1074597  RISE       1
\XBee:BUART:tx_state_1\/main_1  macrocell89   3231   4481  1082919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_2\/main_1
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1082919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell90   1250   1250  1074597  RISE       1
\XBee:BUART:tx_state_2\/main_1  macrocell91   3231   4481  1082919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1082937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell68   1250   1250  1077303  RISE       1
MODIN1_1/main_2  macrocell68   3213   4463  1082937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:tx_state_0\/main_1
Capture Clock  : \LCD2:BUART:tx_state_0\/clock_0
Path slack     : 1082950p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q       macrocell74   1250   1250  1074315  RISE       1
\LCD2:BUART:tx_state_0\/main_1  macrocell74   3199   4449  1082950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:tx_bitclk\/main_1
Capture Clock  : \LCD2:BUART:tx_bitclk\/clock_0
Path slack     : 1082950p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q      macrocell74   1250   1250  1074315  RISE       1
\LCD2:BUART:tx_bitclk\/main_1  macrocell76   3199   4449  1082950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1082984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell85   1250   1250  1077366  RISE       1
MODIN5_1/main_3  macrocell84   3165   4415  1082984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1082984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell85   1250   1250  1077366  RISE       1
MODIN5_0/main_2  macrocell85   3165   4415  1082984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_1\/q
Path End       : \LCD2:BUART:tx_state_1\/main_0
Capture Clock  : \LCD2:BUART:tx_state_1\/clock_0
Path slack     : 1083046p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_1\/q       macrocell73   1250   1250  1074692  RISE       1
\LCD2:BUART:tx_state_1\/main_0  macrocell73   3103   4353  1083046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_1\/q
Path End       : \LCD2:BUART:tx_state_2\/main_0
Capture Clock  : \LCD2:BUART:tx_state_2\/clock_0
Path slack     : 1083046p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_1\/q       macrocell73   1250   1250  1074692  RISE       1
\LCD2:BUART:tx_state_2\/main_0  macrocell75   3103   4353  1083046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_0\/main_2
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1083056p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  1079647  RISE       1
\XBee:BUART:rx_state_0\/main_2   macrocell94   3094   4344  1083056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_3\/main_2
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1083056p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  1079647  RISE       1
\XBee:BUART:rx_state_3\/main_2   macrocell96   3094   4344  1083056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_2\/main_2
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1083056p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  1079647  RISE       1
\XBee:BUART:rx_state_2\/main_2   macrocell97   3094   4344  1083056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_1\/main_0
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1083058p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell89   1250   1250  1074736  RISE       1
\XBee:BUART:tx_state_1\/main_0  macrocell89   3091   4341  1083058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_2\/main_0
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1083058p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell89   1250   1250  1074736  RISE       1
\XBee:BUART:tx_state_2\/main_0  macrocell91   3091   4341  1083058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_2
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1083068p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q   macrocell98   1250   1250  1079647  RISE       1
\XBee:BUART:rx_load_fifo\/main_2  macrocell95   3081   4331  1083068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_status_3\/main_2
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1083068p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell98    1250   1250  1079647  RISE       1
\XBee:BUART:rx_status_3\/main_2  macrocell102   3081   4331  1083068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_last\/q
Path End       : \XBee:BUART:rx_state_2\/main_5
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1083224p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_last\/q          macrocell103   1250   1250  1083224  RISE       1
\XBee:BUART:rx_state_2\/main_5  macrocell97    2925   4175  1083224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_last\/q
Path End       : \LCD2:BUART:rx_state_2\/main_5
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1083239p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_last\/q          macrocell87   1250   1250  1083239  RISE       1
\LCD2:BUART:rx_state_2\/main_5  macrocell81   2910   4160  1083239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:tx_state_0\/main_1
Capture Clock  : \LCD1:BUART:tx_state_0\/clock_0
Path slack     : 1083261p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q       macrocell58   1250   1250  1074320  RISE       1
\LCD1:BUART:tx_state_0\/main_1  macrocell58   2888   4138  1083261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_last\/q
Path End       : \LCD1:BUART:rx_state_2\/main_5
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1083263p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_last\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_last\/q          macrocell71   1250   1250  1083263  RISE       1
\LCD1:BUART:rx_state_2\/main_5  macrocell65   2886   4136  1083263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:txn\/main_2
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1083269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q  macrocell58   1250   1250  1074320  RISE       1
\LCD1:BUART:txn\/main_2    macrocell56   2880   4130  1083269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_1\/main_2
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1083316p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1074995  RISE       1
\XBee:BUART:tx_state_1\/main_2               macrocell89     3893   4083  1083316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_2\/main_2
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1083316p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1074995  RISE       1
\XBee:BUART:tx_state_2\/main_2               macrocell91     3893   4083  1083316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD1:BUART:tx_state_1\/main_4
Capture Clock  : \LCD1:BUART:tx_state_1\/clock_0
Path slack     : 1083349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1083349  RISE       1
\LCD1:BUART:tx_state_1\/main_4               macrocell57     3860   4050  1083349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD1:BUART:tx_state_2\/main_4
Capture Clock  : \LCD1:BUART:tx_state_2\/clock_0
Path slack     : 1083349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1083349  RISE       1
\LCD1:BUART:tx_state_2\/main_4               macrocell59     3860   4050  1083349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1083351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q         macrocell80   1250   1250  1075833  RISE       1
\LCD2:BUART:rx_load_fifo\/main_3  macrocell79   2798   4048  1083351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q               macrocell80   1250   1250  1075833  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/main_2  macrocell83   2798   4048  1083351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_status_3\/main_3
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1083351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q        macrocell80   1250   1250  1075833  RISE       1
\LCD2:BUART:rx_status_3\/main_3  macrocell86   2798   4048  1083351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1083352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q         macrocell62   1250   1250  1075823  RISE       1
\LCD1:BUART:rx_load_fifo\/main_1  macrocell63   2797   4047  1083352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q               macrocell62   1250   1250  1075823  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/main_1  macrocell67   2797   4047  1083352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_status_3\/main_1
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1083352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q        macrocell62   1250   1250  1075823  RISE       1
\LCD1:BUART:rx_status_3\/main_1  macrocell70   2797   4047  1083352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_2\/q
Path End       : \LCD2:BUART:tx_state_1\/main_3
Capture Clock  : \LCD2:BUART:tx_state_1\/clock_0
Path slack     : 1083354p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_2\/q       macrocell75   1250   1250  1075000  RISE       1
\LCD2:BUART:tx_state_1\/main_3  macrocell73   2795   4045  1083354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_2\/q
Path End       : \LCD2:BUART:tx_state_2\/main_3
Capture Clock  : \LCD2:BUART:tx_state_2\/clock_0
Path slack     : 1083354p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_2\/q       macrocell75   1250   1250  1075000  RISE       1
\LCD2:BUART:tx_state_2\/main_3  macrocell75   2795   4045  1083354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_state_0\/main_4
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1083360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q       macrocell81   1250   1250  1075843  RISE       1
\LCD2:BUART:rx_state_0\/main_4  macrocell78   2789   4039  1083360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_state_3\/main_4
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1083360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q       macrocell81   1250   1250  1075843  RISE       1
\LCD2:BUART:rx_state_3\/main_4  macrocell80   2789   4039  1083360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_state_2\/main_4
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1083360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q       macrocell81   1250   1250  1075843  RISE       1
\LCD2:BUART:rx_state_2\/main_4  macrocell81   2789   4039  1083360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1083361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q         macrocell81   1250   1250  1075843  RISE       1
\LCD2:BUART:rx_load_fifo\/main_4  macrocell79   2788   4038  1083361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q               macrocell81   1250   1250  1075843  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/main_3  macrocell83   2788   4038  1083361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_status_3\/main_4
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1083361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q        macrocell81   1250   1250  1075843  RISE       1
\LCD2:BUART:rx_status_3\/main_4  macrocell86   2788   4038  1083361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_state_0\/main_1
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1083362p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q       macrocell62   1250   1250  1075823  RISE       1
\LCD1:BUART:rx_state_0\/main_1  macrocell62   2787   4037  1083362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_state_3\/main_1
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1083362p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q       macrocell62   1250   1250  1075823  RISE       1
\LCD1:BUART:rx_state_3\/main_1  macrocell64   2787   4037  1083362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_state_2\/main_1
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1083362p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q       macrocell62   1250   1250  1075823  RISE       1
\LCD1:BUART:rx_state_2\/main_1  macrocell65   2787   4037  1083362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD1:BUART:tx_state_0\/main_2
Capture Clock  : \LCD1:BUART:tx_state_0\/clock_0
Path slack     : 1083370p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1074429  RISE       1
\LCD1:BUART:tx_state_0\/main_2               macrocell58     3839   4029  1083370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_state_0\/main_3
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1083371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q       macrocell80   1250   1250  1075833  RISE       1
\LCD2:BUART:rx_state_0\/main_3  macrocell78   2779   4029  1083371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_state_3\/main_3
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1083371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q       macrocell80   1250   1250  1075833  RISE       1
\LCD2:BUART:rx_state_3\/main_3  macrocell80   2779   4029  1083371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_state_2\/main_3
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1083371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q       macrocell80   1250   1250  1075833  RISE       1
\LCD2:BUART:rx_state_2\/main_3  macrocell81   2779   4029  1083371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_0\/main_4
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1083373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell97   1250   1250  1075850  RISE       1
\XBee:BUART:rx_state_0\/main_4  macrocell94   2776   4026  1083373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell94         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_3\/main_4
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1083373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell97   1250   1250  1075850  RISE       1
\XBee:BUART:rx_state_3\/main_4  macrocell96   2776   4026  1083373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_2\/main_4
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1083373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell97   1250   1250  1075850  RISE       1
\XBee:BUART:rx_state_2\/main_4  macrocell97   2776   4026  1083373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_bitclk\/q
Path End       : \LCD2:BUART:tx_state_0\/main_5
Capture Clock  : \LCD2:BUART:tx_state_0\/clock_0
Path slack     : 1083373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_bitclk\/q        macrocell76   1250   1250  1082465  RISE       1
\LCD2:BUART:tx_state_0\/main_5  macrocell74   2776   4026  1083373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_2\/q
Path End       : \LCD2:BUART:tx_state_0\/main_4
Capture Clock  : \LCD2:BUART:tx_state_0\/clock_0
Path slack     : 1083377p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_2\/q       macrocell75   1250   1250  1075000  RISE       1
\LCD2:BUART:tx_state_0\/main_4  macrocell74   2772   4022  1083377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_2\/q
Path End       : \LCD2:BUART:tx_bitclk\/main_3
Capture Clock  : \LCD2:BUART:tx_bitclk\/clock_0
Path slack     : 1083377p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_2\/q      macrocell75   1250   1250  1075000  RISE       1
\LCD2:BUART:tx_bitclk\/main_3  macrocell76   2772   4022  1083377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_4
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1083378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q         macrocell97   1250   1250  1075850  RISE       1
\XBee:BUART:rx_load_fifo\/main_4  macrocell95   2771   4021  1083378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q               macrocell97   1250   1250  1075850  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_3  macrocell99   2771   4021  1083378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_status_3\/main_4
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1083378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q        macrocell97    1250   1250  1075850  RISE       1
\XBee:BUART:rx_status_3\/main_4  macrocell102   2771   4021  1083378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_bitclk\/q
Path End       : \LCD2:BUART:tx_state_1\/main_5
Capture Clock  : \LCD2:BUART:tx_state_1\/clock_0
Path slack     : 1083382p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_bitclk\/q        macrocell76   1250   1250  1082465  RISE       1
\LCD2:BUART:tx_state_1\/main_5  macrocell73   2767   4017  1083382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_bitclk\/q
Path End       : \LCD2:BUART:tx_state_2\/main_5
Capture Clock  : \LCD2:BUART:tx_state_2\/clock_0
Path slack     : 1083382p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_bitclk\/q        macrocell76   1250   1250  1082465  RISE       1
\LCD2:BUART:tx_state_2\/main_5  macrocell75   2767   4017  1083382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1083522p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q       macrocell100   1250   1250  1075485  RISE       1
MODIN9_1/main_2  macrocell100   2627   3877  1083522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:tx_state_1\/main_0
Capture Clock  : \LCD1:BUART:tx_state_1\/clock_0
Path slack     : 1083522p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q       macrocell57   1250   1250  1072603  RISE       1
\LCD1:BUART:tx_state_1\/main_0  macrocell57   2627   3877  1083522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:tx_state_2\/main_0
Capture Clock  : \LCD1:BUART:tx_state_2\/clock_0
Path slack     : 1083522p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q       macrocell57   1250   1250  1072603  RISE       1
\LCD1:BUART:tx_state_2\/main_0  macrocell59   2627   3877  1083522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD1:BUART:tx_bitclk\/clock_0
Path slack     : 1083522p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q      macrocell57   1250   1250  1072603  RISE       1
\LCD1:BUART:tx_bitclk\/main_0  macrocell60   2627   3877  1083522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1083527p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  1075997  RISE       1
\LCD1:BUART:rx_load_fifo\/main_0  macrocell63   2622   3872  1083527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083527p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q        macrocell61   1250   1250  1075997  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/main_0  macrocell67   2622   3872  1083527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_status_3\/main_0
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1083527p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  1075997  RISE       1
\LCD1:BUART:rx_status_3\/main_0   macrocell70   2622   3872  1083527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_state_0\/main_0
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1083527p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  1075997  RISE       1
\LCD1:BUART:rx_state_0\/main_0    macrocell62   2622   3872  1083527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_state_3\/main_0
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1083527p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  1075997  RISE       1
\LCD1:BUART:rx_state_3\/main_0    macrocell64   2622   3872  1083527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_state_2\/main_0
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1083527p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  1075997  RISE       1
\LCD1:BUART:rx_state_2\/main_0    macrocell65   2622   3872  1083527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1083527p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell84   1250   1250  1077908  RISE       1
MODIN5_1/main_2  macrocell84   2622   3872  1083527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_2\/q
Path End       : \LCD1:BUART:tx_state_1\/main_3
Capture Clock  : \LCD1:BUART:tx_state_1\/clock_0
Path slack     : 1083532p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_2\/q       macrocell59   1250   1250  1072904  RISE       1
\LCD1:BUART:tx_state_1\/main_3  macrocell57   2617   3867  1083532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_2\/q
Path End       : \LCD1:BUART:tx_state_2\/main_3
Capture Clock  : \LCD1:BUART:tx_state_2\/clock_0
Path slack     : 1083532p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_2\/q       macrocell59   1250   1250  1072904  RISE       1
\LCD1:BUART:tx_state_2\/main_3  macrocell59   2617   3867  1083532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_2\/q
Path End       : \LCD1:BUART:tx_bitclk\/main_3
Capture Clock  : \LCD1:BUART:tx_bitclk\/clock_0
Path slack     : 1083532p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_2\/q      macrocell59   1250   1250  1072904  RISE       1
\LCD1:BUART:tx_bitclk\/main_3  macrocell60   2617   3867  1083532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:txn\/q
Path End       : \LCD1:BUART:txn\/main_0
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1083534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:txn\/q       macrocell56   1250   1250  1083534  RISE       1
\LCD1:BUART:txn\/main_0  macrocell56   2615   3865  1083534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_state_0\/main_1
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1083551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q       macrocell78   1250   1250  1076035  RISE       1
\LCD2:BUART:rx_state_0\/main_1  macrocell78   2598   3848  1083551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_state_3\/main_1
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1083551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q       macrocell78   1250   1250  1076035  RISE       1
\LCD2:BUART:rx_state_3\/main_1  macrocell80   2598   3848  1083551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_state_2\/main_1
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1083551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q       macrocell78   1250   1250  1076035  RISE       1
\LCD2:BUART:rx_state_2\/main_1  macrocell81   2598   3848  1083551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1083553p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q         macrocell78   1250   1250  1076035  RISE       1
\LCD2:BUART:rx_load_fifo\/main_1  macrocell79   2596   3846  1083553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083553p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q               macrocell78   1250   1250  1076035  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/main_1  macrocell83   2596   3846  1083553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_status_3\/main_1
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1083553p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q        macrocell78   1250   1250  1076035  RISE       1
\LCD2:BUART:rx_status_3\/main_1  macrocell86   2596   3846  1083553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_0\/main_2
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1083716p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3683
-------------------------------------   ---- 
End-of-path arrival time (ps)           3683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1074995  RISE       1
\XBee:BUART:tx_state_0\/main_2               macrocell90     3493   3683  1083716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_bitclk\/main_2
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1083716p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3683
-------------------------------------   ---- 
End-of-path arrival time (ps)           3683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1074995  RISE       1
\XBee:BUART:tx_bitclk\/main_2                macrocell92     3493   3683  1083716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1083833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell69   1250   1250  1078200  RISE       1
MODIN1_1/main_3  macrocell68   2316   3566  1083833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1083833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell69   1250   1250  1078200  RISE       1
MODIN1_0/main_2  macrocell69   2316   3566  1083833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:txn\/q
Path End       : \LCD2:BUART:txn\/main_0
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1083846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\LCD2:BUART:txn\/q       macrocell72   1250   1250  1083846  RISE       1
\LCD2:BUART:txn\/main_0  macrocell72   2303   3553  1083846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_bitclk\/q
Path End       : \LCD1:BUART:tx_state_1\/main_5
Capture Clock  : \LCD1:BUART:tx_state_1\/clock_0
Path slack     : 1083856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_bitclk\/q        macrocell60   1250   1250  1081471  RISE       1
\LCD1:BUART:tx_state_1\/main_5  macrocell57   2293   3543  1083856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_bitclk\/q
Path End       : \LCD1:BUART:tx_state_2\/main_5
Capture Clock  : \LCD1:BUART:tx_state_2\/clock_0
Path slack     : 1083856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_bitclk\/q        macrocell60   1250   1250  1081471  RISE       1
\LCD1:BUART:tx_state_2\/main_5  macrocell59   2293   3543  1083856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:txn\/q
Path End       : \XBee:BUART:txn\/main_0
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1083864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:txn\/q       macrocell88   1250   1250  1083864  RISE       1
\XBee:BUART:txn\/main_0  macrocell88   2285   3535  1083864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD2:BUART:txn\/main_5
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1083987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3412
-------------------------------------   ---- 
End-of-path arrival time (ps)           3412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1083987  RISE       1
\LCD2:BUART:txn\/main_5                      macrocell72     3222   3412  1083987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD1:BUART:txn\/main_5
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1084278p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3121
-------------------------------------   ---- 
End-of-path arrival time (ps)           3121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1083349  RISE       1
\LCD1:BUART:txn\/main_5                      macrocell56     2931   3121  1084278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:txn\/main_5
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1084411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2988
-------------------------------------   ---- 
End-of-path arrival time (ps)           2988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1084411  RISE       1
\XBee:BUART:txn\/main_5                      macrocell88     2798   2988  1084411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell88         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD2:BUART:tx_state_0\/main_2
Capture Clock  : \LCD2:BUART:tx_state_0\/clock_0
Path slack     : 1084412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2988
-------------------------------------   ---- 
End-of-path arrival time (ps)           2988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1076073  RISE       1
\LCD2:BUART:tx_state_0\/main_2               macrocell74     2798   2988  1084412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD2:BUART:tx_bitclk\/main_2
Capture Clock  : \LCD2:BUART:tx_bitclk\/clock_0
Path slack     : 1084412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2988
-------------------------------------   ---- 
End-of-path arrival time (ps)           2988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1076073  RISE       1
\LCD2:BUART:tx_bitclk\/main_2                macrocell76     2798   2988  1084412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD2:BUART:tx_state_1\/main_2
Capture Clock  : \LCD2:BUART:tx_state_1\/clock_0
Path slack     : 1084427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2972
-------------------------------------   ---- 
End-of-path arrival time (ps)           2972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1076073  RISE       1
\LCD2:BUART:tx_state_1\/main_2               macrocell73     2782   2972  1084427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD2:BUART:tx_state_2\/main_2
Capture Clock  : \LCD2:BUART:tx_state_2\/clock_0
Path slack     : 1084427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2972
-------------------------------------   ---- 
End-of-path arrival time (ps)           2972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1076073  RISE       1
\LCD2:BUART:tx_state_2\/main_2               macrocell75     2782   2972  1084427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:tx_state_1\/main_4
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1084432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           2967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1084411  RISE       1
\XBee:BUART:tx_state_1\/main_4               macrocell89     2777   2967  1084432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:tx_state_2\/main_4
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1084432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           2967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1084411  RISE       1
\XBee:BUART:tx_state_2\/main_4               macrocell91     2777   2967  1084432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD2:BUART:tx_state_1\/main_4
Capture Clock  : \LCD2:BUART:tx_state_1\/clock_0
Path slack     : 1084904p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2495
-------------------------------------   ---- 
End-of-path arrival time (ps)           2495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1083987  RISE       1
\LCD2:BUART:tx_state_1\/main_4               macrocell73     2305   2495  1084904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD2:BUART:tx_state_2\/main_4
Capture Clock  : \LCD2:BUART:tx_state_2\/clock_0
Path slack     : 1084904p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2495
-------------------------------------   ---- 
End-of-path arrival time (ps)           2495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1083987  RISE       1
\LCD2:BUART:tx_state_2\/main_4               macrocell75     2305   2495  1084904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_status_3\/q
Path End       : \XBee:BUART:sRX:RxSts\/status_3
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 1086229p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_status_3\/q       macrocell102   1250   1250  1086229  RISE       1
\XBee:BUART:sRX:RxSts\/status_3  statusicell6   2930   4180  1086229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_status_3\/q
Path End       : \LCD1:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD1:BUART:sRX:RxSts\/clock
Path slack     : 1086257p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_status_3\/q       macrocell70    1250   1250  1086257  RISE       1
\LCD1:BUART:sRX:RxSts\/status_3  statusicell2   2902   4152  1086257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_status_3\/q
Path End       : \LCD2:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD2:BUART:sRX:RxSts\/clock
Path slack     : 1086257p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_status_3\/q       macrocell86    1250   1250  1086257  RISE       1
\LCD2:BUART:sRX:RxSts\/status_3  statusicell4   2902   4152  1086257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_1\/q
Path End       : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2142914p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17562
-------------------------------------   ----- 
End-of-path arrival time (ps)           17562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_1\/q                      macrocell105     1250   1250  2142914  RISE       1
\GSM:BUART:counter_load_not\/main_0           macrocell26     10062  11312  2142914  RISE       1
\GSM:BUART:counter_load_not\/q                macrocell26      3350  14662  2142914  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2901  17562  2142914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell11      0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143229p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17248
-------------------------------------   ----- 
End-of-path arrival time (ps)           17248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell14    190    190  2143229  RISE       1
\WIFI:BUART:counter_load_not\/main_2           macrocell34      7074   7264  2143229  RISE       1
\WIFI:BUART:counter_load_not\/q                macrocell34      3350  10614  2143229  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6634  17248  2143229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFI:BUART:sRX:RxBitCounter\/load
Capture Clock  : \WIFI:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14411
-------------------------------------   ----- 
End-of-path arrival time (ps)           14411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_ctrl_mark_last\/clock_0                     macrocell125        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_ctrl_mark_last\/q     macrocell125   1250   1250  2146896  RISE       1
\WIFI:BUART:rx_counter_load\/main_0  macrocell37    7499   8749  2146896  RISE       1
\WIFI:BUART:rx_counter_load\/q       macrocell37    3350  12099  2146896  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/load   count7cell     2312  14411  2146896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \WIFI:BUART:sTX:TxSts\/status_0
Capture Clock  : \WIFI:BUART:sTX:TxSts\/clock
Path slack     : 2148355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17811
-------------------------------------   ----- 
End-of-path arrival time (ps)           17811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2148355  RISE       1
\WIFI:BUART:tx_status_0\/main_3                 macrocell35      5438   9018  2148355  RISE       1
\WIFI:BUART:tx_status_0\/q                      macrocell35      3350  12368  2148355  RISE       1
\WIFI:BUART:sTX:TxSts\/status_0                 statusicell9     5443  17811  2148355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:TxSts\/clock                               statusicell9        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_1\/q
Path End       : \GSM:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \GSM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2148764p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11893
-------------------------------------   ----- 
End-of-path arrival time (ps)           11893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_1\/q                macrocell105     1250   1250  2142914  RISE       1
\GSM:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10  10643  11893  2148764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:TxShifter:u0\/clock                         datapathcell10      0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GSM:BUART:sTX:TxSts\/status_0
Capture Clock  : \GSM:BUART:sTX:TxSts\/clock
Path slack     : 2149268p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16899
-------------------------------------   ----- 
End-of-path arrival time (ps)           16899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:TxShifter:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2149268  RISE       1
\GSM:BUART:tx_status_0\/main_3                 macrocell27      5577   9157  2149268  RISE       1
\GSM:BUART:tx_status_0\/q                      macrocell27      3350  12507  2149268  RISE       1
\GSM:BUART:sTX:TxSts\/status_0                 statusicell7     4392  16899  2149268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:TxSts\/clock                                statusicell7        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \GSM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GSM:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149829p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -5360
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11478
-------------------------------------   ----- 
End-of-path arrival time (ps)           11478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_ctrl_mark_last\/clock_0                      macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_ctrl_mark_last\/q     macrocell109   1250   1250  2149829  RISE       1
\GSM:BUART:rx_counter_load\/main_0  macrocell29    4568   5818  2149829  RISE       1
\GSM:BUART:rx_counter_load\/q       macrocell29    3350   9168  2149829  RISE       1
\GSM:BUART:sRX:RxBitCounter\/load   count7cell     2310  11478  2149829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \GSM:BUART:txn\/main_3
Capture Clock  : \GSM:BUART:txn\/clock_0
Path slack     : 2150432p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12725
-------------------------------------   ----- 
End-of-path arrival time (ps)           12725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:TxShifter:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT    slack  edge  Fanout
------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  2150432  RISE       1
\GSM:BUART:txn\/main_3                macrocell104     8355  12725  2150432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:txn\/clock_0                                    macrocell104        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFI:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \WIFI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2150480p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10177
-------------------------------------   ----- 
End-of-path arrival time (ps)           10177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_ctrl_mark_last\/clock_0                     macrocell125        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_ctrl_mark_last\/q         macrocell125     1250   1250  2146896  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   8927  10177  2150480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_1\/q
Path End       : \GSM:BUART:tx_state_2\/main_0
Capture Clock  : \GSM:BUART:tx_state_2\/clock_0
Path slack     : 2151845p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11312
-------------------------------------   ----- 
End-of-path arrival time (ps)           11312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_1\/q       macrocell105   1250   1250  2142914  RISE       1
\GSM:BUART:tx_state_2\/main_0  macrocell107  10062  11312  2151845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_2\/clock_0                             macrocell107        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_1\/q
Path End       : \GSM:BUART:tx_bitclk\/main_0
Capture Clock  : \GSM:BUART:tx_bitclk\/clock_0
Path slack     : 2151845p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11312
-------------------------------------   ----- 
End-of-path arrival time (ps)           11312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_1\/q      macrocell105   1250   1250  2142914  RISE       1
\GSM:BUART:tx_bitclk\/main_0  macrocell108  10062  11312  2151845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_bitclk\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \GSM:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152001p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_ctrl_mark_last\/clock_0                      macrocell109        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_ctrl_mark_last\/q         macrocell109     1250   1250  2149829  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   7406   8656  2152001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/clock                         datapathcell12      0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_2\/q
Path End       : \GSM:BUART:txn\/main_4
Capture Clock  : \GSM:BUART:txn\/clock_0
Path slack     : 2152271p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10886
-------------------------------------   ----- 
End-of-path arrival time (ps)           10886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_2\/clock_0                             macrocell107        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_2\/q  macrocell107   1250   1250  2149789  RISE       1
\GSM:BUART:txn\/main_4    macrocell104   9636  10886  2152271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:txn\/clock_0                                    macrocell104        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_2\/q
Path End       : \GSM:BUART:tx_state_1\/main_3
Capture Clock  : \GSM:BUART:tx_state_1\/clock_0
Path slack     : 2152271p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10886
-------------------------------------   ----- 
End-of-path arrival time (ps)           10886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_2\/clock_0                             macrocell107        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_2\/q       macrocell107   1250   1250  2149789  RISE       1
\GSM:BUART:tx_state_1\/main_3  macrocell105   9636  10886  2152271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \WIFI:BUART:sRX:RxSts\/status_4
Capture Clock  : \WIFI:BUART:sRX:RxSts\/clock
Path slack     : 2152644p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13522
-------------------------------------   ----- 
End-of-path arrival time (ps)           13522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2152644  RISE       1
\WIFI:BUART:rx_status_4\/main_1                 macrocell39      2238   5818  2152644  RISE       1
\WIFI:BUART:rx_status_4\/q                      macrocell39      3350   9168  2152644  RISE       1
\WIFI:BUART:sRX:RxSts\/status_4                 statusicell10    4354  13522  2152644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxSts\/clock                               statusicell10       0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GSM:BUART:txn\/main_5
Capture Clock  : \GSM:BUART:txn\/clock_0
Path slack     : 2152903p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10254
-------------------------------------   ----- 
End-of-path arrival time (ps)           10254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2152903  RISE       1
\GSM:BUART:txn\/main_5                      macrocell104    10064  10254  2152903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:txn\/clock_0                                    macrocell104        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GSM:BUART:tx_state_1\/main_4
Capture Clock  : \GSM:BUART:tx_state_1\/clock_0
Path slack     : 2152903p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10254
-------------------------------------   ----- 
End-of-path arrival time (ps)           10254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2152903  RISE       1
\GSM:BUART:tx_state_1\/main_4               macrocell105    10064  10254  2152903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_0\/q
Path End       : \GSM:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153020p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7637
-------------------------------------   ---- 
End-of-path arrival time (ps)           7637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_0\/q                macrocell110     1250   1250  2151630  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   6387   7637  2153020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/clock                         datapathcell12      0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \GSM:BUART:sRX:RxSts\/status_4
Capture Clock  : \GSM:BUART:sRX:RxSts\/clock
Path slack     : 2153237p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12930
-------------------------------------   ----- 
End-of-path arrival time (ps)           12930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/clock                         datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  2153237  RISE       1
\GSM:BUART:rx_status_4\/main_1                 macrocell31      3679   7259  2153237  RISE       1
\GSM:BUART:rx_status_4\/q                      macrocell31      3350  10609  2153237  RISE       1
\GSM:BUART:sRX:RxSts\/status_4                 statusicell8     2320  12930  2153237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxSts\/clock                                statusicell8        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFI:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \WIFI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2143229  RISE       1
\WIFI:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   7056   7246  2153411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GSM:BUART:tx_state_1\/main_2
Capture Clock  : \GSM:BUART:tx_state_1\/clock_0
Path slack     : 2153484p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150248  RISE       1
\GSM:BUART:tx_state_1\/main_2               macrocell105     9483   9673  2153484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_0\/q
Path End       : \GSM:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \GSM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153577p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7080
-------------------------------------   ---- 
End-of-path arrival time (ps)           7080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_0\/q                macrocell106     1250   1250  2147128  RISE       1
\GSM:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   5830   7080  2153577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:TxShifter:u0\/clock                         datapathcell10      0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFI:BUART:rx_state_0\/main_0
Capture Clock  : \WIFI:BUART:rx_state_0\/clock_0
Path slack     : 2153840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_ctrl_mark_last\/clock_0                     macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_ctrl_mark_last\/q  macrocell125   1250   1250  2146896  RISE       1
\WIFI:BUART:rx_state_0\/main_0    macrocell126   8066   9316  2153840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFI:BUART:rx_load_fifo\/main_0
Capture Clock  : \WIFI:BUART:rx_load_fifo\/clock_0
Path slack     : 2153840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_ctrl_mark_last\/clock_0                     macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_ctrl_mark_last\/q  macrocell125   1250   1250  2146896  RISE       1
\WIFI:BUART:rx_load_fifo\/main_0  macrocell127   8066   9316  2153840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_load_fifo\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFI:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \WIFI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2153840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_ctrl_mark_last\/clock_0                     macrocell125        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_ctrl_mark_last\/q        macrocell125   1250   1250  2146896  RISE       1
\WIFI:BUART:rx_state_stop1_reg\/main_0  macrocell131   8066   9316  2153840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_stop1_reg\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFI:BUART:rx_status_3\/main_0
Capture Clock  : \WIFI:BUART:rx_status_3\/clock_0
Path slack     : 2153840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_ctrl_mark_last\/clock_0                     macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_ctrl_mark_last\/q  macrocell125   1250   1250  2146896  RISE       1
\WIFI:BUART:rx_status_3\/main_0   macrocell134   8066   9316  2153840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_status_3\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_bitclk\/q
Path End       : \GSM:BUART:txn\/main_6
Capture Clock  : \GSM:BUART:txn\/clock_0
Path slack     : 2153999p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9158
-------------------------------------   ---- 
End-of-path arrival time (ps)           9158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_bitclk\/clock_0                              macrocell108        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_bitclk\/q  macrocell108   1250   1250  2153999  RISE       1
\GSM:BUART:txn\/main_6   macrocell104   7908   9158  2153999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:txn\/clock_0                                    macrocell104        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_bitclk\/q
Path End       : \GSM:BUART:tx_state_1\/main_5
Capture Clock  : \GSM:BUART:tx_state_1\/clock_0
Path slack     : 2153999p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9158
-------------------------------------   ---- 
End-of-path arrival time (ps)           9158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_bitclk\/clock_0                              macrocell108        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_bitclk\/q        macrocell108   1250   1250  2153999  RISE       1
\GSM:BUART:tx_state_1\/main_5  macrocell105   7908   9158  2153999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GSM:BUART:tx_state_0\/main_3
Capture Clock  : \GSM:BUART:tx_state_0\/clock_0
Path slack     : 2154000p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:TxShifter:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2149268  RISE       1
\GSM:BUART:tx_state_0\/main_3                  macrocell106     5577   9157  2154000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \WIFI:BUART:tx_state_0\/main_3
Capture Clock  : \WIFI:BUART:tx_state_0\/clock_0
Path slack     : 2154139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2148355  RISE       1
\WIFI:BUART:tx_state_0\/main_3                  macrocell122     5438   9018  2154139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_0\/q
Path End       : \WIFI:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \WIFI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154374p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_0\/q                macrocell122     1250   1250  2144780  RISE       1
\WIFI:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   5033   6283  2154374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFI:BUART:rx_state_3\/main_0
Capture Clock  : \WIFI:BUART:rx_state_3\/clock_0
Path slack     : 2154407p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8749
-------------------------------------   ---- 
End-of-path arrival time (ps)           8749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_ctrl_mark_last\/clock_0                     macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_ctrl_mark_last\/q  macrocell125   1250   1250  2146896  RISE       1
\WIFI:BUART:rx_state_3\/main_0    macrocell128   7499   8749  2154407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFI:BUART:rx_state_2\/main_0
Capture Clock  : \WIFI:BUART:rx_state_2\/clock_0
Path slack     : 2154407p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8749
-------------------------------------   ---- 
End-of-path arrival time (ps)           8749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_ctrl_mark_last\/clock_0                     macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_ctrl_mark_last\/q  macrocell125   1250   1250  2146896  RISE       1
\WIFI:BUART:rx_state_2\/main_0    macrocell129   7499   8749  2154407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFI:BUART:tx_state_0\/main_2
Capture Clock  : \WIFI:BUART:tx_state_0\/clock_0
Path slack     : 2154795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2143229  RISE       1
\WIFI:BUART:tx_state_0\/main_2               macrocell122     8171   8361  2154795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFI:BUART:tx_bitclk\/main_2
Capture Clock  : \WIFI:BUART:tx_bitclk\/clock_0
Path slack     : 2154805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2143229  RISE       1
\WIFI:BUART:tx_bitclk\/main_2                macrocell124     8162   8352  2154805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_bitclk\/clock_0                             macrocell124        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_1\/q
Path End       : \WIFI:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \WIFI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_1\/q                macrocell121     1250   1250  2145255  RISE       1
\WIFI:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   4560   5810  2154847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_0\/q
Path End       : \GSM:BUART:txn\/main_2
Capture Clock  : \GSM:BUART:txn\/clock_0
Path slack     : 2155029p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8128
-------------------------------------   ---- 
End-of-path arrival time (ps)           8128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_0\/q  macrocell106   1250   1250  2147128  RISE       1
\GSM:BUART:txn\/main_2    macrocell104   6878   8128  2155029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:txn\/clock_0                                    macrocell104        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_0\/q
Path End       : \GSM:BUART:tx_state_1\/main_1
Capture Clock  : \GSM:BUART:tx_state_1\/clock_0
Path slack     : 2155029p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8128
-------------------------------------   ---- 
End-of-path arrival time (ps)           8128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_0\/q       macrocell106   1250   1250  2147128  RISE       1
\GSM:BUART:tx_state_1\/main_1  macrocell105   6878   8128  2155029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_1\/q
Path End       : \GSM:BUART:tx_state_0\/main_0
Capture Clock  : \GSM:BUART:tx_state_0\/clock_0
Path slack     : 2155074p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8083
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_1\/q       macrocell105   1250   1250  2142914  RISE       1
\GSM:BUART:tx_state_0\/main_0  macrocell106   6833   8083  2155074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \WIFI:BUART:txn\/main_5
Capture Clock  : \WIFI:BUART:txn\/clock_0
Path slack     : 2155135p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8022
-------------------------------------   ---- 
End-of-path arrival time (ps)           8022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2155135  RISE       1
\WIFI:BUART:txn\/main_5                      macrocell120     7832   8022  2155135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:txn\/clock_0                                   macrocell120        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_2\/q
Path End       : \GSM:BUART:tx_state_0\/main_4
Capture Clock  : \GSM:BUART:tx_state_0\/clock_0
Path slack     : 2155253p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7904
-------------------------------------   ---- 
End-of-path arrival time (ps)           7904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_2\/clock_0                             macrocell107        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_2\/q       macrocell107   1250   1250  2149789  RISE       1
\GSM:BUART:tx_state_0\/main_4  macrocell106   6654   7904  2155253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \GSM:BUART:rx_load_fifo\/main_6
Capture Clock  : \GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2155288p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2155288  RISE       1
\GSM:BUART:rx_load_fifo\/main_6       macrocell111   5929   7869  2155288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_load_fifo\/clock_0                           macrocell111        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \GSM:BUART:rx_state_0\/main_6
Capture Clock  : \GSM:BUART:rx_state_0\/clock_0
Path slack     : 2155300p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7856
-------------------------------------   ---- 
End-of-path arrival time (ps)           7856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell117        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                    macrocell117   1250   1250  2150544  RISE       1
\GSM:BUART:rx_state_0\/main_6  macrocell110   6606   7856  2155300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \GSM:BUART:rx_status_3\/main_6
Capture Clock  : \GSM:BUART:rx_status_3\/clock_0
Path slack     : 2155308p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell117        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                     macrocell117   1250   1250  2150544  RISE       1
\GSM:BUART:rx_status_3\/main_6  macrocell118   6598   7848  2155308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_status_3\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_bitclk_enable\/q
Path End       : \GSM:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155398p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_bitclk_enable\/clock_0                       macrocell114        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_bitclk_enable\/q          macrocell114     1250   1250  2155398  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   4009   5259  2155398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/clock                         datapathcell12      0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_0\/q
Path End       : \WIFI:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \WIFI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_0\/q                macrocell126     1250   1250  2150468  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   3834   5084  2155573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \GSM:BUART:rx_state_0\/main_5
Capture Clock  : \GSM:BUART:rx_state_0\/clock_0
Path slack     : 2155774p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell116        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                    macrocell116   1250   1250  2150564  RISE       1
\GSM:BUART:rx_state_0\/main_5  macrocell110   6133   7383  2155774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_3\/q
Path End       : \WIFI:BUART:rx_state_0\/main_3
Capture Clock  : \WIFI:BUART:rx_state_0\/clock_0
Path slack     : 2155836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_3\/q       macrocell128   1250   1250  2150621  RISE       1
\WIFI:BUART:rx_state_0\/main_3  macrocell126   6070   7320  2155836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_3\/q
Path End       : \WIFI:BUART:rx_load_fifo\/main_3
Capture Clock  : \WIFI:BUART:rx_load_fifo\/clock_0
Path slack     : 2155836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_3\/q         macrocell128   1250   1250  2150621  RISE       1
\WIFI:BUART:rx_load_fifo\/main_3  macrocell127   6070   7320  2155836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_load_fifo\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_3\/q
Path End       : \WIFI:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \WIFI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_3\/q               macrocell128   1250   1250  2150621  RISE       1
\WIFI:BUART:rx_state_stop1_reg\/main_2  macrocell131   6070   7320  2155836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_stop1_reg\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_3\/q
Path End       : \WIFI:BUART:rx_status_3\/main_3
Capture Clock  : \WIFI:BUART:rx_status_3\/clock_0
Path slack     : 2155836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_3\/q        macrocell128   1250   1250  2150621  RISE       1
\WIFI:BUART:rx_status_3\/main_3  macrocell134   6070   7320  2155836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_status_3\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \WIFI:BUART:txn\/main_3
Capture Clock  : \WIFI:BUART:txn\/clock_0
Path slack     : 2155864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  2155864  RISE       1
\WIFI:BUART:txn\/main_3                macrocell120     2923   7293  2155864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:txn\/clock_0                                   macrocell120        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \WIFI:BUART:tx_state_1\/main_4
Capture Clock  : \WIFI:BUART:tx_state_1\/clock_0
Path slack     : 2155884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2155135  RISE       1
\WIFI:BUART:tx_state_1\/main_4               macrocell121     7083   7273  2155884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \WIFI:BUART:tx_state_2\/main_4
Capture Clock  : \WIFI:BUART:tx_state_2\/clock_0
Path slack     : 2155884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2155135  RISE       1
\WIFI:BUART:tx_state_2\/main_4               macrocell123     7083   7273  2155884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_2\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFI:BUART:tx_state_1\/main_2
Capture Clock  : \WIFI:BUART:tx_state_1\/clock_0
Path slack     : 2155892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7264
-------------------------------------   ---- 
End-of-path arrival time (ps)           7264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2143229  RISE       1
\WIFI:BUART:tx_state_1\/main_2               macrocell121     7074   7264  2155892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFI:BUART:tx_state_2\/main_2
Capture Clock  : \WIFI:BUART:tx_state_2\/clock_0
Path slack     : 2155892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7264
-------------------------------------   ---- 
End-of-path arrival time (ps)           7264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2143229  RISE       1
\WIFI:BUART:tx_state_2\/main_2               macrocell123     7074   7264  2155892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_2\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_0\/q
Path End       : \GSM:BUART:tx_state_2\/main_1
Capture Clock  : \GSM:BUART:tx_state_2\/clock_0
Path slack     : 2156058p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_0\/q       macrocell106   1250   1250  2147128  RISE       1
\GSM:BUART:tx_state_2\/main_1  macrocell107   5848   7098  2156058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_2\/clock_0                             macrocell107        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_0\/q
Path End       : \GSM:BUART:tx_bitclk\/main_1
Capture Clock  : \GSM:BUART:tx_bitclk\/clock_0
Path slack     : 2156058p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_0\/q      macrocell106   1250   1250  2147128  RISE       1
\GSM:BUART:tx_bitclk\/main_1  macrocell108   5848   7098  2156058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_bitclk\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GSM:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \GSM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156109p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150248  RISE       1
\GSM:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   4357   4547  2156109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:TxShifter:u0\/clock                         datapathcell10      0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2156366p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell117        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell117   1250   1250  2150544  RISE       1
MODIN13_1/main_3  macrocell116   5540   6790  2156366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell116        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2156366p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell117        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell117   1250   1250  2150544  RISE       1
MODIN13_0/main_2  macrocell117   5540   6790  2156366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell117        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GSM:BUART:tx_state_0\/main_2
Capture Clock  : \GSM:BUART:tx_state_0\/clock_0
Path slack     : 2156390p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150248  RISE       1
\GSM:BUART:tx_state_0\/main_2               macrocell106     6577   6767  2156390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_bitclk\/q
Path End       : \GSM:BUART:tx_state_0\/main_5
Capture Clock  : \GSM:BUART:tx_state_0\/clock_0
Path slack     : 2156412p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_bitclk\/clock_0                              macrocell108        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_bitclk\/q        macrocell108   1250   1250  2153999  RISE       1
\GSM:BUART:tx_state_0\/main_5  macrocell106   5495   6745  2156412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GSM:BUART:tx_state_2\/main_4
Capture Clock  : \GSM:BUART:tx_state_2\/clock_0
Path slack     : 2156627p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6530
-------------------------------------   ---- 
End-of-path arrival time (ps)           6530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2152903  RISE       1
\GSM:BUART:tx_state_2\/main_4               macrocell107     6340   6530  2156627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_2\/clock_0                             macrocell107        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_load_fifo\/q
Path End       : \GSM:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156684p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3130
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_load_fifo\/clock_0                           macrocell111        0      0  RISE       1

Data path
pin name                              model name      delay     AT    slack  edge  Fanout
------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_load_fifo\/q            macrocell111     1250   1250  2155731  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   5603   6853  2156684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxShifter:u0\/clock                         datapathcell12      0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \GSM:BUART:rx_state_0\/main_8
Capture Clock  : \GSM:BUART:rx_state_0\/clock_0
Path slack     : 2156722p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2155288  RISE       1
\GSM:BUART:rx_state_0\/main_8         macrocell110   4495   6435  2156722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \GSM:BUART:rx_state_3\/main_6
Capture Clock  : \GSM:BUART:rx_state_3\/clock_0
Path slack     : 2156722p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2155288  RISE       1
\GSM:BUART:rx_state_3\/main_6         macrocell112   4495   6435  2156722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \GSM:BUART:rx_state_2\/main_7
Capture Clock  : \GSM:BUART:rx_state_2\/clock_0
Path slack     : 2156722p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2155288  RISE       1
\GSM:BUART:rx_state_2\/main_7         macrocell113   4495   6435  2156722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_bitclk_enable\/q
Path End       : \WIFI:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \WIFI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_bitclk_enable\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_bitclk_enable\/q          macrocell130     1250   1250  2156864  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   2543   3793  2156864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \GSM:BUART:rx_status_3\/main_5
Capture Clock  : \GSM:BUART:rx_status_3\/clock_0
Path slack     : 2156881p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                     macrocell116   1250   1250  2150564  RISE       1
\GSM:BUART:rx_status_3\/main_5  macrocell118   5026   6276  2156881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_status_3\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \GSM:BUART:rx_state_0\/main_0
Capture Clock  : \GSM:BUART:rx_state_0\/clock_0
Path slack     : 2157326p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_ctrl_mark_last\/clock_0                      macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_ctrl_mark_last\/q  macrocell109   1250   1250  2149829  RISE       1
\GSM:BUART:rx_state_0\/main_0    macrocell110   4580   5830  2157326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \GSM:BUART:rx_state_3\/main_0
Capture Clock  : \GSM:BUART:rx_state_3\/clock_0
Path slack     : 2157326p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_ctrl_mark_last\/clock_0                      macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_ctrl_mark_last\/q  macrocell109   1250   1250  2149829  RISE       1
\GSM:BUART:rx_state_3\/main_0    macrocell112   4580   5830  2157326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \GSM:BUART:rx_state_2\/main_0
Capture Clock  : \GSM:BUART:rx_state_2\/clock_0
Path slack     : 2157326p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_ctrl_mark_last\/clock_0                      macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_ctrl_mark_last\/q  macrocell109   1250   1250  2149829  RISE       1
\GSM:BUART:rx_state_2\/main_0    macrocell113   4580   5830  2157326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \GSM:BUART:rx_load_fifo\/main_0
Capture Clock  : \GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2157338p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_ctrl_mark_last\/clock_0                      macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_ctrl_mark_last\/q  macrocell109   1250   1250  2149829  RISE       1
\GSM:BUART:rx_load_fifo\/main_0  macrocell111   4568   5818  2157338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_load_fifo\/clock_0                           macrocell111        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \GSM:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157338p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_ctrl_mark_last\/clock_0                      macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_ctrl_mark_last\/q        macrocell109   1250   1250  2149829  RISE       1
\GSM:BUART:rx_state_stop1_reg\/main_0  macrocell115   4568   5818  2157338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_stop1_reg\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \GSM:BUART:rx_status_3\/main_0
Capture Clock  : \GSM:BUART:rx_status_3\/clock_0
Path slack     : 2157338p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_ctrl_mark_last\/clock_0                      macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_ctrl_mark_last\/q  macrocell109   1250   1250  2149829  RISE       1
\GSM:BUART:rx_status_3\/main_0   macrocell118   4568   5818  2157338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_status_3\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_0\/q
Path End       : \WIFI:BUART:rx_state_0\/main_1
Capture Clock  : \WIFI:BUART:rx_state_0\/clock_0
Path slack     : 2157404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_0\/q       macrocell126   1250   1250  2150468  RISE       1
\WIFI:BUART:rx_state_0\/main_1  macrocell126   4503   5753  2157404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_0\/q
Path End       : \WIFI:BUART:rx_load_fifo\/main_1
Capture Clock  : \WIFI:BUART:rx_load_fifo\/clock_0
Path slack     : 2157404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_0\/q         macrocell126   1250   1250  2150468  RISE       1
\WIFI:BUART:rx_load_fifo\/main_1  macrocell127   4503   5753  2157404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_load_fifo\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_0\/q
Path End       : \WIFI:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \WIFI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_0\/q               macrocell126   1250   1250  2150468  RISE       1
\WIFI:BUART:rx_state_stop1_reg\/main_1  macrocell131   4503   5753  2157404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_stop1_reg\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_0\/q
Path End       : \WIFI:BUART:rx_status_3\/main_1
Capture Clock  : \WIFI:BUART:rx_status_3\/clock_0
Path slack     : 2157404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_0\/q        macrocell126   1250   1250  2150468  RISE       1
\WIFI:BUART:rx_status_3\/main_1  macrocell134   4503   5753  2157404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_status_3\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_0\/q
Path End       : \WIFI:BUART:tx_state_1\/main_1
Capture Clock  : \WIFI:BUART:tx_state_1\/clock_0
Path slack     : 2157443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_0\/q       macrocell122   1250   1250  2144780  RISE       1
\WIFI:BUART:tx_state_1\/main_1  macrocell121   4463   5713  2157443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_0\/q
Path End       : \WIFI:BUART:tx_state_2\/main_1
Capture Clock  : \WIFI:BUART:tx_state_2\/clock_0
Path slack     : 2157443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_0\/q       macrocell122   1250   1250  2144780  RISE       1
\WIFI:BUART:tx_state_2\/main_1  macrocell123   4463   5713  2157443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_2\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_3\/q
Path End       : \GSM:BUART:rx_state_0\/main_3
Capture Clock  : \GSM:BUART:rx_state_0\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_3\/q       macrocell112   1250   1250  2150797  RISE       1
\GSM:BUART:rx_state_0\/main_3  macrocell110   4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_3\/q
Path End       : \GSM:BUART:rx_state_3\/main_3
Capture Clock  : \GSM:BUART:rx_state_3\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_3\/q       macrocell112   1250   1250  2150797  RISE       1
\GSM:BUART:rx_state_3\/main_3  macrocell112   4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_3\/q
Path End       : \GSM:BUART:rx_state_2\/main_3
Capture Clock  : \GSM:BUART:rx_state_2\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_3\/q       macrocell112   1250   1250  2150797  RISE       1
\GSM:BUART:rx_state_2\/main_3  macrocell113   4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_0\/q
Path End       : \GSM:BUART:tx_state_0\/main_1
Capture Clock  : \GSM:BUART:tx_state_0\/clock_0
Path slack     : 2157788p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_0\/q       macrocell106   1250   1250  2147128  RISE       1
\GSM:BUART:tx_state_0\/main_1  macrocell106   4119   5369  2157788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_0\/clock_0                             macrocell106        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_1\/q
Path End       : \WIFI:BUART:tx_state_0\/main_0
Capture Clock  : \WIFI:BUART:tx_state_0\/clock_0
Path slack     : 2157820p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_1\/q       macrocell121   1250   1250  2145255  RISE       1
\WIFI:BUART:tx_state_0\/main_0  macrocell122   4086   5336  2157820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_1\/q
Path End       : \WIFI:BUART:txn\/main_1
Capture Clock  : \WIFI:BUART:txn\/clock_0
Path slack     : 2157831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_1\/q  macrocell121   1250   1250  2145255  RISE       1
\WIFI:BUART:txn\/main_1    macrocell120   4075   5325  2157831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:txn\/clock_0                                   macrocell120        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_1\/q
Path End       : \WIFI:BUART:tx_bitclk\/main_0
Capture Clock  : \WIFI:BUART:tx_bitclk\/clock_0
Path slack     : 2157831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_1\/q      macrocell121   1250   1250  2145255  RISE       1
\WIFI:BUART:tx_bitclk\/main_0  macrocell124   4075   5325  2157831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_bitclk\/clock_0                             macrocell124        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2157843p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell116        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell116   1250   1250  2150564  RISE       1
MODIN13_1/main_2  macrocell116   4064   5314  2157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell116        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_1\/q
Path End       : \WIFI:BUART:tx_state_1\/main_0
Capture Clock  : \WIFI:BUART:tx_state_1\/clock_0
Path slack     : 2157919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_1\/q       macrocell121   1250   1250  2145255  RISE       1
\WIFI:BUART:tx_state_1\/main_0  macrocell121   3988   5238  2157919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_1\/q
Path End       : \WIFI:BUART:tx_state_2\/main_0
Capture Clock  : \WIFI:BUART:tx_state_2\/clock_0
Path slack     : 2157919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_1\/q       macrocell121   1250   1250  2145255  RISE       1
\WIFI:BUART:tx_state_2\/main_0  macrocell123   3988   5238  2157919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_2\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_0\/q
Path End       : \WIFI:BUART:rx_state_3\/main_1
Capture Clock  : \WIFI:BUART:rx_state_3\/clock_0
Path slack     : 2157980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_0\/q       macrocell126   1250   1250  2150468  RISE       1
\WIFI:BUART:rx_state_3\/main_1  macrocell128   3927   5177  2157980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_0\/q
Path End       : \WIFI:BUART:rx_state_2\/main_1
Capture Clock  : \WIFI:BUART:rx_state_2\/clock_0
Path slack     : 2157980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_0\/q       macrocell126   1250   1250  2150468  RISE       1
\WIFI:BUART:rx_state_2\/main_1  macrocell129   3927   5177  2157980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_1\/q
Path End       : \GSM:BUART:txn\/main_1
Capture Clock  : \GSM:BUART:txn\/clock_0
Path slack     : 2158119p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_1\/q  macrocell105   1250   1250  2142914  RISE       1
\GSM:BUART:txn\/main_1    macrocell104   3788   5038  2158119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:txn\/clock_0                                    macrocell104        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_1\/q
Path End       : \GSM:BUART:tx_state_1\/main_0
Capture Clock  : \GSM:BUART:tx_state_1\/clock_0
Path slack     : 2158119p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_1\/q       macrocell105   1250   1250  2142914  RISE       1
\GSM:BUART:tx_state_1\/main_0  macrocell105   3788   5038  2158119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_1\/clock_0                             macrocell105        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_3\/q
Path End       : \WIFI:BUART:rx_state_3\/main_3
Capture Clock  : \WIFI:BUART:rx_state_3\/clock_0
Path slack     : 2158133p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_3\/q       macrocell128   1250   1250  2150621  RISE       1
\WIFI:BUART:rx_state_3\/main_3  macrocell128   3774   5024  2158133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_3\/q
Path End       : \WIFI:BUART:rx_state_2\/main_3
Capture Clock  : \WIFI:BUART:rx_state_2\/clock_0
Path slack     : 2158133p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_3\/q       macrocell128   1250   1250  2150621  RISE       1
\WIFI:BUART:rx_state_2\/main_3  macrocell129   3774   5024  2158133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_1
Path End       : \GSM:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \GSM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158304p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158304  RISE       1
\GSM:BUART:rx_bitclk_enable\/main_1   macrocell114   2913   4853  2158304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_bitclk_enable\/clock_0                       macrocell114        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158304p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158304  RISE       1
MODIN13_1/main_1                      macrocell116   2913   4853  2158304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell116        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158304p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158304  RISE       1
MODIN13_0/main_1                      macrocell117   2913   4853  2158304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell117        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_3\/q
Path End       : \GSM:BUART:rx_load_fifo\/main_3
Capture Clock  : \GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2158306p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_3\/q         macrocell112   1250   1250  2150797  RISE       1
\GSM:BUART:rx_load_fifo\/main_3  macrocell111   3600   4850  2158306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_load_fifo\/clock_0                           macrocell111        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_3\/q
Path End       : \GSM:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158306p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_3\/q               macrocell112   1250   1250  2150797  RISE       1
\GSM:BUART:rx_state_stop1_reg\/main_2  macrocell115   3600   4850  2158306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_stop1_reg\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_3\/q
Path End       : \GSM:BUART:rx_status_3\/main_3
Capture Clock  : \GSM:BUART:rx_status_3\/clock_0
Path slack     : 2158306p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_3\/q        macrocell112   1250   1250  2150797  RISE       1
\GSM:BUART:rx_status_3\/main_3  macrocell118   3600   4850  2158306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_status_3\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_0
Path End       : \GSM:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \GSM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158312p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158312  RISE       1
\GSM:BUART:rx_bitclk_enable\/main_2   macrocell114   2905   4845  2158312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_bitclk_enable\/clock_0                       macrocell114        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_2
Path End       : \GSM:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \GSM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158324p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158324  RISE       1
\GSM:BUART:rx_bitclk_enable\/main_0   macrocell114   2892   4832  2158324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_bitclk_enable\/clock_0                       macrocell114        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158324p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158324  RISE       1
MODIN13_1/main_0                      macrocell116   2892   4832  2158324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell116        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158324p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158324  RISE       1
MODIN13_0/main_0                      macrocell117   2892   4832  2158324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell117        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_0
Path End       : \WIFI:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \WIFI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158325  RISE       1
\WIFI:BUART:rx_bitclk_enable\/main_2   macrocell130   2892   4832  2158325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_bitclk_enable\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_1
Path End       : \WIFI:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \WIFI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158327  RISE       1
\WIFI:BUART:rx_bitclk_enable\/main_1   macrocell130   2889   4829  2158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_bitclk_enable\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN17_1/main_1
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2158327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158327  RISE       1
MODIN17_1/main_1                       macrocell132   2889   4829  2158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell132        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN17_0/main_1
Capture Clock  : MODIN17_0/clock_0
Path slack     : 2158327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158327  RISE       1
MODIN17_0/main_1                       macrocell133   2889   4829  2158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell133        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_2
Path End       : \WIFI:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \WIFI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158329  RISE       1
\WIFI:BUART:rx_bitclk_enable\/main_0   macrocell130   2888   4828  2158329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_bitclk_enable\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN17_1/main_0
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2158329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158329  RISE       1
MODIN17_1/main_0                       macrocell132   2888   4828  2158329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell132        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN17_0/main_0
Capture Clock  : MODIN17_0/clock_0
Path slack     : 2158329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158329  RISE       1
MODIN17_0/main_0                       macrocell133   2888   4828  2158329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell133        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_6
Path End       : \WIFI:BUART:rx_state_3\/main_5
Capture Clock  : \WIFI:BUART:rx_state_3\/clock_0
Path slack     : 2158393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158393  RISE       1
\WIFI:BUART:rx_state_3\/main_5         macrocell128   2824   4764  2158393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_6
Path End       : \WIFI:BUART:rx_state_2\/main_6
Capture Clock  : \WIFI:BUART:rx_state_2\/clock_0
Path slack     : 2158393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158393  RISE       1
\WIFI:BUART:rx_state_2\/main_6         macrocell129   2824   4764  2158393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \GSM:BUART:rx_state_0\/main_9
Capture Clock  : \GSM:BUART:rx_state_0\/clock_0
Path slack     : 2158397p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158397  RISE       1
\GSM:BUART:rx_state_0\/main_9         macrocell110   2820   4760  2158397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \GSM:BUART:rx_state_3\/main_7
Capture Clock  : \GSM:BUART:rx_state_3\/clock_0
Path slack     : 2158397p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158397  RISE       1
\GSM:BUART:rx_state_3\/main_7         macrocell112   2820   4760  2158397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \GSM:BUART:rx_state_2\/main_8
Capture Clock  : \GSM:BUART:rx_state_2\/clock_0
Path slack     : 2158397p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158397  RISE       1
\GSM:BUART:rx_state_2\/main_8         macrocell113   2820   4760  2158397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \GSM:BUART:rx_load_fifo\/main_7
Capture Clock  : \GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158397  RISE       1
\GSM:BUART:rx_load_fifo\/main_7       macrocell111   2803   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_load_fifo\/clock_0                           macrocell111        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_4
Path End       : \WIFI:BUART:rx_state_3\/main_7
Capture Clock  : \WIFI:BUART:rx_state_3\/clock_0
Path slack     : 2158415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158415  RISE       1
\WIFI:BUART:rx_state_3\/main_7         macrocell128   2802   4742  2158415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_4
Path End       : \WIFI:BUART:rx_state_2\/main_8
Capture Clock  : \WIFI:BUART:rx_state_2\/clock_0
Path slack     : 2158415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158415  RISE       1
\WIFI:BUART:rx_state_2\/main_8         macrocell129   2802   4742  2158415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_5
Path End       : \WIFI:BUART:rx_state_3\/main_6
Capture Clock  : \WIFI:BUART:rx_state_3\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158418  RISE       1
\WIFI:BUART:rx_state_3\/main_6         macrocell128   2798   4738  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_5
Path End       : \WIFI:BUART:rx_state_2\/main_7
Capture Clock  : \WIFI:BUART:rx_state_2\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158418  RISE       1
\WIFI:BUART:rx_state_2\/main_7         macrocell129   2798   4738  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_bitclk\/q
Path End       : \WIFI:BUART:tx_state_1\/main_5
Capture Clock  : \WIFI:BUART:tx_state_1\/clock_0
Path slack     : 2158422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_bitclk\/clock_0                             macrocell124        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_bitclk\/q        macrocell124   1250   1250  2158422  RISE       1
\WIFI:BUART:tx_state_1\/main_5  macrocell121   3484   4734  2158422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_bitclk\/q
Path End       : \WIFI:BUART:tx_state_2\/main_5
Capture Clock  : \WIFI:BUART:tx_state_2\/clock_0
Path slack     : 2158422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_bitclk\/clock_0                             macrocell124        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_bitclk\/q        macrocell124   1250   1250  2158422  RISE       1
\WIFI:BUART:tx_state_2\/main_5  macrocell123   3484   4734  2158422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_2\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \GSM:BUART:rx_state_0\/main_7
Capture Clock  : \GSM:BUART:rx_state_0\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\GSM:BUART:rx_state_0\/main_7         macrocell110   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \GSM:BUART:rx_state_3\/main_5
Capture Clock  : \GSM:BUART:rx_state_3\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\GSM:BUART:rx_state_3\/main_5         macrocell112   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \GSM:BUART:rx_state_2\/main_6
Capture Clock  : \GSM:BUART:rx_state_2\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\GSM:BUART:rx_state_2\/main_6         macrocell113   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \GSM:BUART:rx_load_fifo\/main_5
Capture Clock  : \GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\GSM:BUART:rx_load_fifo\/main_5       macrocell111   2792   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_load_fifo\/clock_0                           macrocell111        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_bitclk_enable\/q
Path End       : \WIFI:BUART:rx_state_0\/main_2
Capture Clock  : \WIFI:BUART:rx_state_0\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_bitclk_enable\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_bitclk_enable\/q  macrocell130   1250   1250  2156864  RISE       1
\WIFI:BUART:rx_state_0\/main_2   macrocell126   3481   4731  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_bitclk_enable\/q
Path End       : \WIFI:BUART:rx_load_fifo\/main_2
Capture Clock  : \WIFI:BUART:rx_load_fifo\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_bitclk_enable\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_bitclk_enable\/q   macrocell130   1250   1250  2156864  RISE       1
\WIFI:BUART:rx_load_fifo\/main_2  macrocell127   3481   4731  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_load_fifo\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_bitclk_enable\/q
Path End       : \WIFI:BUART:rx_status_3\/main_2
Capture Clock  : \WIFI:BUART:rx_status_3\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_bitclk_enable\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_bitclk_enable\/q  macrocell130   1250   1250  2156864  RISE       1
\WIFI:BUART:rx_status_3\/main_2  macrocell134   3481   4731  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_status_3\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_4
Path End       : \WIFI:BUART:rx_state_0\/main_9
Capture Clock  : \WIFI:BUART:rx_state_0\/clock_0
Path slack     : 2158427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158415  RISE       1
\WIFI:BUART:rx_state_0\/main_9         macrocell126   2790   4730  2158427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_4
Path End       : \WIFI:BUART:rx_load_fifo\/main_7
Capture Clock  : \WIFI:BUART:rx_load_fifo\/clock_0
Path slack     : 2158427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158415  RISE       1
\WIFI:BUART:rx_load_fifo\/main_7       macrocell127   2790   4730  2158427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_load_fifo\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_5
Path End       : \WIFI:BUART:rx_state_0\/main_8
Capture Clock  : \WIFI:BUART:rx_state_0\/clock_0
Path slack     : 2158431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158418  RISE       1
\WIFI:BUART:rx_state_0\/main_8         macrocell126   2786   4726  2158431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_5
Path End       : \WIFI:BUART:rx_load_fifo\/main_6
Capture Clock  : \WIFI:BUART:rx_load_fifo\/clock_0
Path slack     : 2158431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158418  RISE       1
\WIFI:BUART:rx_load_fifo\/main_6       macrocell127   2786   4726  2158431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_load_fifo\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_6
Path End       : \WIFI:BUART:rx_state_0\/main_7
Capture Clock  : \WIFI:BUART:rx_state_0\/clock_0
Path slack     : 2158434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158393  RISE       1
\WIFI:BUART:rx_state_0\/main_7         macrocell126   2782   4722  2158434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:sRX:RxBitCounter\/count_6
Path End       : \WIFI:BUART:rx_load_fifo\/main_5
Capture Clock  : \WIFI:BUART:rx_load_fifo\/clock_0
Path slack     : 2158434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158393  RISE       1
\WIFI:BUART:rx_load_fifo\/main_5       macrocell127   2782   4722  2158434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_load_fifo\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_bitclk_enable\/q
Path End       : \WIFI:BUART:rx_state_3\/main_2
Capture Clock  : \WIFI:BUART:rx_state_3\/clock_0
Path slack     : 2158442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_bitclk_enable\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_bitclk_enable\/q  macrocell130   1250   1250  2156864  RISE       1
\WIFI:BUART:rx_state_3\/main_2   macrocell128   3465   4715  2158442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_bitclk_enable\/q
Path End       : \WIFI:BUART:rx_state_2\/main_2
Capture Clock  : \WIFI:BUART:rx_state_2\/clock_0
Path slack     : 2158442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_bitclk_enable\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_bitclk_enable\/q  macrocell130   1250   1250  2156864  RISE       1
\WIFI:BUART:rx_state_2\/main_2   macrocell129   3465   4715  2158442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_2\/q
Path End       : \WIFI:BUART:tx_state_0\/main_4
Capture Clock  : \WIFI:BUART:tx_state_0\/clock_0
Path slack     : 2158512p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_2\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_2\/q       macrocell123   1250   1250  2146950  RISE       1
\WIFI:BUART:tx_state_0\/main_4  macrocell122   3395   4645  2158512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_2\/q
Path End       : \WIFI:BUART:txn\/main_4
Capture Clock  : \WIFI:BUART:txn\/clock_0
Path slack     : 2158520p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_2\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_2\/q  macrocell123   1250   1250  2146950  RISE       1
\WIFI:BUART:txn\/main_4    macrocell120   3386   4636  2158520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:txn\/clock_0                                   macrocell120        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_2\/q
Path End       : \WIFI:BUART:tx_bitclk\/main_3
Capture Clock  : \WIFI:BUART:tx_bitclk\/clock_0
Path slack     : 2158520p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_2\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_2\/q      macrocell123   1250   1250  2146950  RISE       1
\WIFI:BUART:tx_bitclk\/main_3  macrocell124   3386   4636  2158520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_bitclk\/clock_0                             macrocell124        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_bitclk_enable\/q
Path End       : \GSM:BUART:rx_state_0\/main_2
Capture Clock  : \GSM:BUART:rx_state_0\/clock_0
Path slack     : 2158641p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_bitclk_enable\/clock_0                       macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_bitclk_enable\/q  macrocell114   1250   1250  2155398  RISE       1
\GSM:BUART:rx_state_0\/main_2   macrocell110   3266   4516  2158641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_bitclk_enable\/q
Path End       : \GSM:BUART:rx_state_3\/main_2
Capture Clock  : \GSM:BUART:rx_state_3\/clock_0
Path slack     : 2158641p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_bitclk_enable\/clock_0                       macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_bitclk_enable\/q  macrocell114   1250   1250  2155398  RISE       1
\GSM:BUART:rx_state_3\/main_2   macrocell112   3266   4516  2158641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_bitclk_enable\/q
Path End       : \GSM:BUART:rx_state_2\/main_2
Capture Clock  : \GSM:BUART:rx_state_2\/clock_0
Path slack     : 2158641p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_bitclk_enable\/clock_0                       macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_bitclk_enable\/q  macrocell114   1250   1250  2155398  RISE       1
\GSM:BUART:rx_state_2\/main_2   macrocell113   3266   4516  2158641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_bitclk_enable\/q
Path End       : \GSM:BUART:rx_load_fifo\/main_2
Capture Clock  : \GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2158672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_bitclk_enable\/clock_0                       macrocell114        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_bitclk_enable\/q   macrocell114   1250   1250  2155398  RISE       1
\GSM:BUART:rx_load_fifo\/main_2  macrocell111   3234   4484  2158672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_load_fifo\/clock_0                           macrocell111        0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_bitclk_enable\/q
Path End       : \GSM:BUART:rx_status_3\/main_2
Capture Clock  : \GSM:BUART:rx_status_3\/clock_0
Path slack     : 2158672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_bitclk_enable\/clock_0                       macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_bitclk_enable\/q  macrocell114   1250   1250  2155398  RISE       1
\GSM:BUART:rx_status_3\/main_2  macrocell118   3234   4484  2158672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_status_3\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_2\/q
Path End       : \GSM:BUART:tx_state_2\/main_3
Capture Clock  : \GSM:BUART:tx_state_2\/clock_0
Path slack     : 2158720p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_2\/clock_0                             macrocell107        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_2\/q       macrocell107   1250   1250  2149789  RISE       1
\GSM:BUART:tx_state_2\/main_3  macrocell107   3186   4436  2158720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_2\/clock_0                             macrocell107        0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_state_2\/q
Path End       : \GSM:BUART:tx_bitclk\/main_3
Capture Clock  : \GSM:BUART:tx_bitclk\/clock_0
Path slack     : 2158720p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_2\/clock_0                             macrocell107        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_state_2\/q      macrocell107   1250   1250  2149789  RISE       1
\GSM:BUART:tx_bitclk\/main_3  macrocell108   3186   4436  2158720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_bitclk\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : \WIFI:BUART:rx_state_0\/main_6
Capture Clock  : \WIFI:BUART:rx_state_0\/clock_0
Path slack     : 2158752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell133        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q                     macrocell133   1250   1250  2154115  RISE       1
\WIFI:BUART:rx_state_0\/main_6  macrocell126   3154   4404  2158752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : \WIFI:BUART:rx_status_3\/main_6
Capture Clock  : \WIFI:BUART:rx_status_3\/clock_0
Path slack     : 2158752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell133        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q                      macrocell133   1250   1250  2154115  RISE       1
\WIFI:BUART:rx_status_3\/main_6  macrocell134   3154   4404  2158752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_status_3\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : \WIFI:BUART:rx_state_0\/main_5
Capture Clock  : \WIFI:BUART:rx_state_0\/clock_0
Path slack     : 2158754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell132        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q                     macrocell132   1250   1250  2154115  RISE       1
\WIFI:BUART:rx_state_0\/main_5  macrocell126   3153   4403  2158754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : \WIFI:BUART:rx_status_3\/main_5
Capture Clock  : \WIFI:BUART:rx_status_3\/clock_0
Path slack     : 2158754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell132        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q                      macrocell132   1250   1250  2154115  RISE       1
\WIFI:BUART:rx_status_3\/main_5  macrocell134   3153   4403  2158754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_status_3\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_last\/q
Path End       : \GSM:BUART:rx_state_2\/main_5
Capture Clock  : \GSM:BUART:rx_state_2\/clock_0
Path slack     : 2158973p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_last\/clock_0                                macrocell119        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_last\/q          macrocell119   1250   1250  2158973  RISE       1
\GSM:BUART:rx_state_2\/main_5  macrocell113   2934   4184  2158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_0\/q
Path End       : \WIFI:BUART:txn\/main_2
Capture Clock  : \WIFI:BUART:txn\/clock_0
Path slack     : 2158987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_0\/q  macrocell122   1250   1250  2144780  RISE       1
\WIFI:BUART:txn\/main_2    macrocell120   2920   4170  2158987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:txn\/clock_0                                   macrocell120        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_0\/q
Path End       : \WIFI:BUART:tx_bitclk\/main_1
Capture Clock  : \WIFI:BUART:tx_bitclk\/clock_0
Path slack     : 2158987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_0\/q      macrocell122   1250   1250  2144780  RISE       1
\WIFI:BUART:tx_bitclk\/main_1  macrocell124   2920   4170  2158987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_bitclk\/clock_0                             macrocell124        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_0\/q
Path End       : \WIFI:BUART:tx_state_0\/main_1
Capture Clock  : \WIFI:BUART:tx_state_0\/clock_0
Path slack     : 2158989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_0\/q       macrocell122   1250   1250  2144780  RISE       1
\WIFI:BUART:tx_state_0\/main_1  macrocell122   2917   4167  2158989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_0\/q
Path End       : \GSM:BUART:rx_state_0\/main_1
Capture Clock  : \GSM:BUART:rx_state_0\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_0\/q       macrocell110   1250   1250  2151630  RISE       1
\GSM:BUART:rx_state_0\/main_1  macrocell110   2797   4047  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_0\/q
Path End       : \GSM:BUART:rx_state_3\/main_1
Capture Clock  : \GSM:BUART:rx_state_3\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_0\/q       macrocell110   1250   1250  2151630  RISE       1
\GSM:BUART:rx_state_3\/main_1  macrocell112   2797   4047  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_0\/q
Path End       : \GSM:BUART:rx_state_2\/main_1
Capture Clock  : \GSM:BUART:rx_state_2\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_0\/q       macrocell110   1250   1250  2151630  RISE       1
\GSM:BUART:rx_state_2\/main_1  macrocell113   2797   4047  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_2\/q
Path End       : \GSM:BUART:rx_state_0\/main_4
Capture Clock  : \GSM:BUART:rx_state_0\/clock_0
Path slack     : 2159122p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_2\/q       macrocell113   1250   1250  2151627  RISE       1
\GSM:BUART:rx_state_0\/main_4  macrocell110   2785   4035  2159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_2\/q
Path End       : \GSM:BUART:rx_state_3\/main_4
Capture Clock  : \GSM:BUART:rx_state_3\/clock_0
Path slack     : 2159122p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_2\/q       macrocell113   1250   1250  2151627  RISE       1
\GSM:BUART:rx_state_3\/main_4  macrocell112   2785   4035  2159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_3\/clock_0                             macrocell112        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_2\/q
Path End       : \GSM:BUART:rx_state_2\/main_4
Capture Clock  : \GSM:BUART:rx_state_2\/clock_0
Path slack     : 2159122p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_2\/q       macrocell113   1250   1250  2151627  RISE       1
\GSM:BUART:rx_state_2\/main_4  macrocell113   2785   4035  2159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_2\/q
Path End       : \GSM:BUART:rx_load_fifo\/main_4
Capture Clock  : \GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2159137p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_2\/q         macrocell113   1250   1250  2151627  RISE       1
\GSM:BUART:rx_load_fifo\/main_4  macrocell111   2770   4020  2159137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_load_fifo\/clock_0                           macrocell111        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_2\/q
Path End       : \GSM:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159137p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_2\/q               macrocell113   1250   1250  2151627  RISE       1
\GSM:BUART:rx_state_stop1_reg\/main_3  macrocell115   2770   4020  2159137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_stop1_reg\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_2\/q
Path End       : \GSM:BUART:rx_status_3\/main_4
Capture Clock  : \GSM:BUART:rx_status_3\/clock_0
Path slack     : 2159137p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_2\/q        macrocell113   1250   1250  2151627  RISE       1
\GSM:BUART:rx_status_3\/main_4  macrocell118   2770   4020  2159137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_status_3\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_0\/q
Path End       : \GSM:BUART:rx_load_fifo\/main_1
Capture Clock  : \GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2159140p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_0\/q         macrocell110   1250   1250  2151630  RISE       1
\GSM:BUART:rx_load_fifo\/main_1  macrocell111   2767   4017  2159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_load_fifo\/clock_0                           macrocell111        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_0\/q
Path End       : \GSM:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159140p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_0\/q               macrocell110   1250   1250  2151630  RISE       1
\GSM:BUART:rx_state_stop1_reg\/main_1  macrocell115   2767   4017  2159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_stop1_reg\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_state_0\/q
Path End       : \GSM:BUART:rx_status_3\/main_1
Capture Clock  : \GSM:BUART:rx_status_3\/clock_0
Path slack     : 2159140p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_state_0\/clock_0                             macrocell110        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_state_0\/q        macrocell110   1250   1250  2151630  RISE       1
\GSM:BUART:rx_status_3\/main_1  macrocell118   2767   4017  2159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_status_3\/clock_0                            macrocell118        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GSM:BUART:tx_state_2\/main_2
Capture Clock  : \GSM:BUART:tx_state_2\/clock_0
Path slack     : 2159179p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150248  RISE       1
\GSM:BUART:tx_state_2\/main_2               macrocell107     3788   3978  2159179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_2\/clock_0                             macrocell107        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GSM:BUART:tx_bitclk\/main_2
Capture Clock  : \GSM:BUART:tx_bitclk\/clock_0
Path slack     : 2159179p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150248  RISE       1
\GSM:BUART:tx_bitclk\/main_2                macrocell108     3788   3978  2159179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_bitclk\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_load_fifo\/q
Path End       : \WIFI:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \WIFI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159230p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_load_fifo\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_load_fifo\/q            macrocell127     1250   1250  2154155  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   3057   4307  2159230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_2\/q
Path End       : \WIFI:BUART:rx_state_0\/main_4
Capture Clock  : \WIFI:BUART:rx_state_0\/clock_0
Path slack     : 2159297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_2\/q       macrocell129   1250   1250  2151791  RISE       1
\WIFI:BUART:rx_state_0\/main_4  macrocell126   2609   3859  2159297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_2\/q
Path End       : \WIFI:BUART:rx_load_fifo\/main_4
Capture Clock  : \WIFI:BUART:rx_load_fifo\/clock_0
Path slack     : 2159297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_2\/q         macrocell129   1250   1250  2151791  RISE       1
\WIFI:BUART:rx_load_fifo\/main_4  macrocell127   2609   3859  2159297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_load_fifo\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_2\/q
Path End       : \WIFI:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \WIFI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_2\/q               macrocell129   1250   1250  2151791  RISE       1
\WIFI:BUART:rx_state_stop1_reg\/main_3  macrocell131   2609   3859  2159297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_stop1_reg\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_2\/q
Path End       : \WIFI:BUART:rx_status_3\/main_4
Capture Clock  : \WIFI:BUART:rx_status_3\/clock_0
Path slack     : 2159297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_2\/q        macrocell129   1250   1250  2151791  RISE       1
\WIFI:BUART:rx_status_3\/main_4  macrocell134   2609   3859  2159297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_status_3\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_2\/q
Path End       : \WIFI:BUART:rx_state_3\/main_4
Capture Clock  : \WIFI:BUART:rx_state_3\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_2\/q       macrocell129   1250   1250  2151791  RISE       1
\WIFI:BUART:rx_state_3\/main_4  macrocell128   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_3\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_state_2\/q
Path End       : \WIFI:BUART:rx_state_2\/main_4
Capture Clock  : \WIFI:BUART:rx_state_2\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_state_2\/q       macrocell129   1250   1250  2151791  RISE       1
\WIFI:BUART:rx_state_2\/main_4  macrocell129   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_bitclk\/q
Path End       : \WIFI:BUART:tx_state_0\/main_5
Capture Clock  : \WIFI:BUART:tx_state_0\/clock_0
Path slack     : 2159323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_bitclk\/clock_0                             macrocell124        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_bitclk\/q        macrocell124   1250   1250  2158422  RISE       1
\WIFI:BUART:tx_state_0\/main_5  macrocell122   2584   3834  2159323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_0\/clock_0                            macrocell122        0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_bitclk\/q
Path End       : \WIFI:BUART:txn\/main_6
Capture Clock  : \WIFI:BUART:txn\/clock_0
Path slack     : 2159326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_bitclk\/clock_0                             macrocell124        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_bitclk\/q  macrocell124   1250   1250  2158422  RISE       1
\WIFI:BUART:txn\/main_6   macrocell120   2581   3831  2159326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:txn\/clock_0                                   macrocell120        0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:txn\/q
Path End       : \WIFI:BUART:txn\/main_0
Capture Clock  : \WIFI:BUART:txn\/clock_0
Path slack     : 2159585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:txn\/clock_0                                   macrocell120        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:txn\/q       macrocell120   1250   1250  2159585  RISE       1
\WIFI:BUART:txn\/main_0  macrocell120   2321   3571  2159585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:txn\/clock_0                                   macrocell120        0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:tx_bitclk\/q
Path End       : \GSM:BUART:tx_state_2\/main_5
Capture Clock  : \GSM:BUART:tx_state_2\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_bitclk\/clock_0                              macrocell108        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:tx_bitclk\/q        macrocell108   1250   1250  2153999  RISE       1
\GSM:BUART:tx_state_2\/main_5  macrocell107   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:tx_state_2\/clock_0                             macrocell107        0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_last\/q
Path End       : \WIFI:BUART:rx_state_2\/main_5
Capture Clock  : \WIFI:BUART:rx_state_2\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_last\/clock_0                               macrocell135        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_last\/q          macrocell135   1250   1250  2159607  RISE       1
\WIFI:BUART:rx_state_2\/main_5  macrocell129   2300   3550  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_state_2\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:txn\/q
Path End       : \GSM:BUART:txn\/main_0
Capture Clock  : \GSM:BUART:txn\/clock_0
Path slack     : 2159609p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:txn\/clock_0                                    macrocell104        0      0  RISE       1

Data path
pin name                model name    delay     AT    slack  edge  Fanout
----------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:txn\/q       macrocell104   1250   1250  2159609  RISE       1
\GSM:BUART:txn\/main_0  macrocell104   2298   3548  2159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:txn\/clock_0                                    macrocell104        0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_2\/q
Path End       : \WIFI:BUART:tx_state_1\/main_3
Capture Clock  : \WIFI:BUART:tx_state_1\/clock_0
Path slack     : 2159614p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_2\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_2\/q       macrocell123   1250   1250  2146950  RISE       1
\WIFI:BUART:tx_state_1\/main_3  macrocell121   2293   3543  2159614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_1\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:tx_state_2\/q
Path End       : \WIFI:BUART:tx_state_2\/main_3
Capture Clock  : \WIFI:BUART:tx_state_2\/clock_0
Path slack     : 2159614p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_2\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\WIFI:BUART:tx_state_2\/q       macrocell123   1250   1250  2146950  RISE       1
\WIFI:BUART:tx_state_2\/main_3  macrocell123   2293   3543  2159614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:tx_state_2\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : MODIN17_1/main_2
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell132        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q       macrocell132   1250   1250  2154115  RISE       1
MODIN17_1/main_2  macrocell132   2237   3487  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell132        0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : MODIN17_1/main_3
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2159670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell133        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q       macrocell133   1250   1250  2154115  RISE       1
MODIN17_1/main_3  macrocell132   2237   3487  2159670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell132        0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : MODIN17_0/main_2
Capture Clock  : MODIN17_0/clock_0
Path slack     : 2159670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell133        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q       macrocell133   1250   1250  2154115  RISE       1
MODIN17_0/main_2  macrocell133   2237   3487  2159670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell133        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GSM:BUART:rx_status_3\/q
Path End       : \GSM:BUART:sRX:RxSts\/status_3
Capture Clock  : \GSM:BUART:sRX:RxSts\/clock
Path slack     : 2161986p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (GSM_IntClock:R#1 vs. GSM_IntClock:R#2)   2166667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:rx_status_3\/clock_0                            macrocell118        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\GSM:BUART:rx_status_3\/q       macrocell118   1250   1250  2161986  RISE       1
\GSM:BUART:sRX:RxSts\/status_3  statusicell8   2930   4180  2161986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\GSM:BUART:sRX:RxSts\/clock                                statusicell8        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFI:BUART:rx_status_3\/q
Path End       : \WIFI:BUART:sRX:RxSts\/status_3
Capture Clock  : \WIFI:BUART:sRX:RxSts\/clock
Path slack     : 2162592p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (WIFI_IntClock:R#1 vs. WIFI_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:rx_status_3\/clock_0                           macrocell134        0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\WIFI:BUART:rx_status_3\/q       macrocell134    1250   1250  2162592  RISE       1
\WIFI:BUART:sRX:RxSts\/status_3  statusicell10   2324   3574  2162592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WIFI:BUART:sRX:RxSts\/clock                               statusicell10       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

