<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1022" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1022{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1022{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1022{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1022{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1022{left:96px;bottom:528px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t6_1022{left:96px;bottom:507px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t7_1022{left:96px;bottom:471px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t8_1022{left:96px;bottom:450px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t9_1022{left:96px;bottom:429px;letter-spacing:0.13px;}
#ta_1022{left:96px;bottom:394px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tb_1022{left:96px;bottom:372px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_1022{left:96px;bottom:351px;letter-spacing:0.1px;word-spacing:-1px;}
#td_1022{left:96px;bottom:329px;letter-spacing:0.1px;word-spacing:-0.49px;}
#te_1022{left:96px;bottom:308px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tf_1022{left:96px;bottom:287px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tg_1022{left:96px;bottom:265px;letter-spacing:0.14px;word-spacing:-0.45px;}
#th_1022{left:96px;bottom:225px;letter-spacing:0.05px;word-spacing:0.09px;}
#ti_1022{left:336px;bottom:225px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tj_1022{left:96px;bottom:204px;letter-spacing:0.13px;word-spacing:-0.8px;}
#tk_1022{left:96px;bottom:183px;letter-spacing:0.13px;word-spacing:-0.56px;}
#tl_1022{left:96px;bottom:161px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tm_1022{left:96px;bottom:140px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tn_1022{left:135px;bottom:938px;}
#to_1022{left:236px;bottom:938px;letter-spacing:0.13px;}
#tp_1022{left:326px;bottom:938px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tq_1022{left:575px;bottom:949px;letter-spacing:0.01px;word-spacing:0.08px;}
#tr_1022{left:575px;bottom:927px;letter-spacing:-0.01px;word-spacing:-0.29px;}
#ts_1022{left:123px;bottom:892px;letter-spacing:0.14px;}
#tt_1022{left:237px;bottom:892px;letter-spacing:0.14px;}
#tu_1022{left:326px;bottom:892px;letter-spacing:0.11px;word-spacing:-0.24px;}
#tv_1022{left:575px;bottom:903px;letter-spacing:0.11px;}
#tw_1022{left:575px;bottom:881px;letter-spacing:0.08px;word-spacing:0.03px;}
#tx_1022{left:123px;bottom:846px;letter-spacing:0.14px;}
#ty_1022{left:237px;bottom:846px;letter-spacing:0.14px;}
#tz_1022{left:326px;bottom:846px;letter-spacing:0.12px;word-spacing:-0.27px;}
#t10_1022{left:575px;bottom:857px;letter-spacing:0.11px;}
#t11_1022{left:575px;bottom:835px;letter-spacing:0.08px;word-spacing:0.03px;}
#t12_1022{left:123px;bottom:800px;letter-spacing:0.14px;}
#t13_1022{left:237px;bottom:800px;letter-spacing:0.14px;}
#t14_1022{left:326px;bottom:811px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t15_1022{left:326px;bottom:790px;letter-spacing:0.14px;}
#t16_1022{left:575px;bottom:811px;letter-spacing:0.11px;}
#t17_1022{left:575px;bottom:790px;letter-spacing:0.08px;word-spacing:0.03px;}
#t18_1022{left:103px;bottom:754px;letter-spacing:0.14px;}
#t19_1022{left:219px;bottom:754px;letter-spacing:0.13px;}
#t1a_1022{left:326px;bottom:754px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1b_1022{left:575px;bottom:765px;letter-spacing:0.11px;}
#t1c_1022{left:575px;bottom:744px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1d_1022{left:105px;bottom:666px;letter-spacing:0.14px;}
#t1e_1022{left:219px;bottom:666px;letter-spacing:0.12px;}
#t1f_1022{left:326px;bottom:675px;letter-spacing:0.05px;}
#t1g_1022{left:326px;bottom:657px;letter-spacing:0.03px;word-spacing:0.02px;}
#t1h_1022{left:575px;bottom:719px;letter-spacing:0.14px;word-spacing:-0.06px;}
#t1i_1022{left:575px;bottom:698px;letter-spacing:0.12px;word-spacing:-0.88px;}
#t1j_1022{left:575px;bottom:677px;letter-spacing:0.08px;word-spacing:0.04px;}
#t1k_1022{left:575px;bottom:655px;letter-spacing:0.14px;word-spacing:-0.06px;}
#t1l_1022{left:575px;bottom:634px;letter-spacing:0.11px;}
#t1m_1022{left:575px;bottom:612px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1n_1022{left:104px;bottom:579px;letter-spacing:0.14px;}
#t1o_1022{left:249px;bottom:579px;}
#t1p_1022{left:326px;bottom:579px;letter-spacing:0.11px;word-spacing:0.04px;}
#t1q_1022{left:575px;bottom:588px;letter-spacing:0.11px;}
#t1r_1022{left:575px;bottom:570px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1s_1022{left:183px;bottom:1038px;letter-spacing:-0.12px;word-spacing:1.08px;}
#t1t_1022{left:255px;bottom:1038px;}
#t1u_1022{left:261px;bottom:1038px;letter-spacing:0.18px;}
#t1v_1022{left:305px;bottom:1038px;letter-spacing:0.17px;word-spacing:-0.14px;}
#t1w_1022{left:116px;bottom:1010px;letter-spacing:0.13px;}
#t1x_1022{left:111px;bottom:991px;letter-spacing:0.1px;}
#t1y_1022{left:118px;bottom:973px;letter-spacing:0.11px;}
#t1z_1022{left:207px;bottom:1000px;letter-spacing:0.14px;word-spacing:0.04px;}
#t20_1022{left:226px;bottom:982px;letter-spacing:0.1px;}
#t21_1022{left:398px;bottom:991px;letter-spacing:0.1px;word-spacing:0.06px;}
#t22_1022{left:593px;bottom:1000px;letter-spacing:-0.04px;}
#t23_1022{left:677px;bottom:982px;letter-spacing:0.12px;}
#t24_1022{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1022{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1022{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1022{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1022{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_1022{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1022{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1022{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_1022{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s9_1022{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1022" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1022Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1022" style="-webkit-user-select: none;"><object width="935" height="1210" data="1022/1022.svg" type="image/svg+xml" id="pdf1022" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1022" class="t s1_1022">567 </span><span id="t2_1022" class="t s2_1022">Secure Virtual Machine </span>
<span id="t3_1022" class="t s1_1022">AMD64 Technology </span><span id="t4_1022" class="t s1_1022">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1022" class="t s3_1022">Accesses to any other register locations not explicitly defined in this table are allowed to read and </span>
<span id="t6_1022" class="t s3_1022">write the backing page. </span>
<span id="t7_1022" class="t s3_1022">All vAPIC registers are 32-bits wide and are located at 16-byte aligned offsets. The results of an </span>
<span id="t8_1022" class="t s3_1022">attempted read or write of any bytes in the range [register_offset + 4:register_offset + 15] are </span>
<span id="t9_1022" class="t s3_1022">undefined. </span>
<span id="ta_1022" class="t s3_1022">Guest writes to the Task Priority Register (TPR) and specific usage cases of writes to the End of </span>
<span id="tb_1022" class="t s3_1022">Interrupt (EOI) Register and the Interrupt Command Register Low (ICRL) cause specific hardware </span>
<span id="tc_1022" class="t s3_1022">actions. AVIC hardware allows guest writes to the Interrupt Command Register High (ICRH) since the </span>
<span id="td_1022" class="t s3_1022">writing of this register has no immediate hardware side-effect. AVIC hardware maintains and uses the </span>
<span id="te_1022" class="t s3_1022">value in the Processor Priority Register (PPR) to control the delivery of interrupts to guest virtual </span>
<span id="tf_1022" class="t s3_1022">processors. The following sections discuss the handling of accesses by the guest to these registers in </span>
<span id="tg_1022" class="t s3_1022">the vAPIC backing page. </span>
<span id="th_1022" class="t s4_1022">Task Priority Register (TPR). </span><span id="ti_1022" class="t s3_1022">When the guest operating system writes to the TPR, the value is </span>
<span id="tj_1022" class="t s3_1022">updated in the backing page and the upper 4 bits of the value are automatically copied by the hardware </span>
<span id="tk_1022" class="t s3_1022">to the V_TPR value in the VMCB. All reads from the TPR location return the value from the vAPIC </span>
<span id="tl_1022" class="t s3_1022">backing page. Also, any TPR accesses using the MOV CR8 semantics update the backing page and </span>
<span id="tm_1022" class="t s3_1022">V_TPR values. </span>
<span id="tn_1022" class="t s5_1022">- </span><span id="to_1022" class="t s5_1022">83Fh </span><span id="tp_1022" class="t s5_1022">Self IPI Register (x2APIC only) </span>
<span id="tq_1022" class="t s5_1022">Read: #GP in guest (x2AVIC) </span>
<span id="tr_1022" class="t s5_1022">Write: Allowed (x2AVIC) </span>
<span id="ts_1022" class="t s5_1022">400h </span><span id="tt_1022" class="t s5_1022">840h </span><span id="tu_1022" class="t s5_1022">Extended APIC Feature Register </span>
<span id="tv_1022" class="t s5_1022">Read: #VMEXIT (fault) </span>
<span id="tw_1022" class="t s5_1022">Write: #VMEXIT (fault) </span>
<span id="tx_1022" class="t s5_1022">410h </span><span id="ty_1022" class="t s5_1022">841h </span><span id="tz_1022" class="t s5_1022">Extended APIC Control Register </span>
<span id="t10_1022" class="t s5_1022">Read: #VMEXIT (fault) </span>
<span id="t11_1022" class="t s5_1022">Write: #VMEXIT (fault) </span>
<span id="t12_1022" class="t s5_1022">420h </span><span id="t13_1022" class="t s5_1022">842h </span>
<span id="t14_1022" class="t s5_1022">Specific End of Interrupt Register </span>
<span id="t15_1022" class="t s5_1022">(SEOI) </span>
<span id="t16_1022" class="t s5_1022">Read: #VMEXIT (fault) </span>
<span id="t17_1022" class="t s5_1022">Write: #VMEXIT (fault) </span>
<span id="t18_1022" class="t s5_1022">480h–4F0h </span><span id="t19_1022" class="t s5_1022">848h-84Fh </span><span id="t1a_1022" class="t s5_1022">Interrupt Enable Registers (IER) </span>
<span id="t1b_1022" class="t s5_1022">Read: #VMEXIT (fault) </span>
<span id="t1c_1022" class="t s5_1022">Write: #VMEXIT (fault) </span>
<span id="t1d_1022" class="t s5_1022">500h-530h </span><span id="t1e_1022" class="t s5_1022">850h-853h </span>
<span id="t1f_1022" class="t s5_1022">Extended Interrupt [3:0] Local Vector </span>
<span id="t1g_1022" class="t s5_1022">Table Registers </span>
<span id="t1h_1022" class="t s5_1022">CPUID Fn8000_000A_EDX[27]=1: </span>
<span id="t1i_1022" class="t s5_1022">Read: Allowed </span>
<span id="t1j_1022" class="t s5_1022">Write: #VMEXIT (trap) </span>
<span id="t1k_1022" class="t s5_1022">CPUID Fn8000_000A_EDX[27]=0: </span>
<span id="t1l_1022" class="t s5_1022">Read: #VMEXIT (fault) </span>
<span id="t1m_1022" class="t s5_1022">Write: #VMEXIT(fault) </span>
<span id="t1n_1022" class="t s5_1022">540h-FFFh </span><span id="t1o_1022" class="t s5_1022">- </span><span id="t1p_1022" class="t s5_1022">Extended Registers </span>
<span id="t1q_1022" class="t s5_1022">Read: #VMEXIT (fault) </span>
<span id="t1r_1022" class="t s5_1022">Write: #VMEXIT (fault) </span>
<span id="t1s_1022" class="t s6_1022">Table 15</span><span id="t1t_1022" class="t s7_1022">-</span><span id="t1u_1022" class="t s6_1022">22. </span><span id="t1v_1022" class="t s6_1022">Guest vAPIC Register Access Behavior (continued) </span>
<span id="t1w_1022" class="t s8_1022">xAPIC </span>
<span id="t1x_1022" class="t s8_1022">Register </span>
<span id="t1y_1022" class="t s8_1022">Offset </span>
<span id="t1z_1022" class="t s8_1022">x2APIC MSR </span>
<span id="t20_1022" class="t s8_1022">Address </span>
<span id="t21_1022" class="t s8_1022">Register Name </span>
<span id="t22_1022" class="t s8_1022">AVIC and x2AVIC Register Access </span>
<span id="t23_1022" class="t s8_1022">Behavior </span>
<span id="t24_1022" class="t s9_1022">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
