// SPDX-FileCopyrightText: Copyright 2024 shadPS4 Emulator Project
// SPDX-License-Identifier: GPL-2.0-or-later

#pragma once

#include <optional>
#include <string>

#include "common/object_pool.h"
#include "shader_recompiler/ir/basic_block.h"
#include "shader_recompiler/ir/program.h"

namespace Shader {

struct Profile;
struct RuntimeInfo;

struct Pools {
    static constexpr u32 InstPoolSize = 8192;
    static constexpr u32 BlockPoolSize = 32;

    Common::ObjectPool<IR::Inst> inst_pool;
    Common::ObjectPool<IR::Block> block_pool;

    explicit Pools() : inst_pool{InstPoolSize}, block_pool{BlockPoolSize} {}

    void ReleaseContents() {
        block_pool.ReleaseContents();
        inst_pool.ReleaseContents();
    }
};

/// FIX-018: true when the code has an EXEC scope opened right before an instruction that closes
/// it and opens the next one (an else after an empty if). Translations made before FIX-018 ran
/// that next scope with every invocation active.
[[nodiscard]] bool HasEmptyScopeBeforeElse(std::span<const u32> code);

/// FIX-020: true when the code reads single lanes or lane masks and has a loop (a backward
/// branch). On hosts with 32-wide subgroups, translations before FIX-020 left those reads 32-wide
/// in compute shaders with more than 32 invocations per workgroup.
[[nodiscard]] bool HasLaneReads(std::span<const u32> code);

/// NEO-GT7-007/008: what PS4 Pro (Neo) encodings a program uses. sdwa_* are translated since
/// NEO-GT7-007 (a store made before needs them again); dpp and the MIMG G16/A16/D16 bits are
/// still ignored by the translator, so a program using them may be drawn wrong.
struct NeoCodeUse {
    u32 sdwa_compares_to_sgpr = 0; ///< VOPC SDWA with sd: its mask goes to an SGPR pair
    u32 sdwa_selects = 0;          ///< SDWA byte/word source or destination selections
    u32 dpp = 0;
    u32 mimg_g16 = 0; ///< opcode MSB (bit 0): the 16-bit-gradient variants
    u32 mimg_a16 = 0; ///< 16-bit addresses (bit 62)
    u32 mimg_d16 = 0; ///< 16-bit data (bit 63)
};
[[nodiscard]] NeoCodeUse NeoCodeCensus(std::span<const u32> code);
[[nodiscard]] bool HasLaneReadsAndLoop(std::span<const u32> code);

/// FIX-190: true when a branch body turns every lane on (a wave-wide sum, see
/// Gcn::FindWholeWaveRegions). Translations before FIX-190 left the inactive lanes out of it.
[[nodiscard]] bool HasWholeWaveRegions(std::span<const u32> code);

/// FIX-101: true when the code uses V_MAD_LEGACY_F32 or V_MAC_LEGACY_F32, whose translations
/// before FIX-101 made NaN from 0 * Inf.
[[nodiscard]] bool HasLegacyMad(std::span<const u32> code);
/// SHD-005: whether the program stores to memory (buffer, image or GDS writes and atomics).
[[nodiscard]] bool HasMemoryWrites(std::span<const u32> code);

/// FIX-189: the user data register holding a vertex shader's fetch shader address (the operand
/// of its s_swappc_b64), when it calls one.
[[nodiscard]] std::optional<u32> FetchShaderSgprBase(std::span<const u32> code);

/// FIX-189: a fetch shader's length in dwords, through its s_setpc_b64, when code holds all of
/// it. code must be followed by two readable dwords (a literal may be read past its end).
[[nodiscard]] std::optional<size_t> FetchShaderLength(std::span<const u32> code);

/// DIAG-031: a readable listing of GCN code (pc, opcode, operands, memory offsets).
[[nodiscard]] std::string ListGcnCode(std::span<const u32> code);

[[nodiscard]] IR::Program TranslateProgram(const std::span<const u32>& code, Pools& pools,
                                           Info& info, RuntimeInfo& runtime_info,
                                           const Profile& profile);

} // namespace Shader
