---
layout: default
title: ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—é˜²æ­¢ã¨å¯„ç”Ÿãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿å¯¾ç­–
---

---

# ğŸ›¡ï¸ ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—é˜²æ­¢ã¨å¯„ç”Ÿãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿å¯¾ç­–  
**ğŸ›¡ï¸ Latch-up Prevention and Parasitic Transistor Countermeasures**

---

## ğŸ“˜ æ¦‚è¦ | Overview

CMOSãƒ—ãƒ­ã‚»ã‚¹ã§ã¯ã€**åŸºæ¿å†…ã«å½¢æˆã•ã‚Œã‚‹å¯„ç”Ÿãƒã‚¤ãƒãƒ¼ãƒ©æ§‹é€ **ã«ã‚ˆã‚Šã€  
ã€Œãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—ï¼ˆlatch-upï¼‰ã€ã¨å‘¼ã°ã‚Œã‚‹**ç ´å£Šçš„ãªé›»æµçµŒè·¯**ãŒç”Ÿã˜ã‚‹å¯èƒ½æ€§ãŒã‚ã‚Šã¾ã™ã€‚  
In CMOS processes, **parasitic bipolar structures** within the substrate can cause  
a destructive current path known as **latch-up**.

æœ¬ç¯€ã§ã¯ã€**ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—ã®ç™ºç”Ÿãƒ¡ã‚«ãƒ‹ã‚ºãƒ ã¨é˜²æ­¢ç­–ã‚’ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¦–ç‚¹ã‹ã‚‰**æ•´ç†ã—ã¾ã™ã€‚  
This section outlines the **mechanism of latch-up and layout-based prevention techniques**.

---

## âš ï¸ ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—ã¨ã¯ï¼Ÿ | What is Latch-up?

| é …ç›® / Item | å†…å®¹ / Description |
|-------------|---------------------|
| **æ§‹é€ <br>Structure** | P-Well / N-Well é–“ã«å½¢æˆã•ã‚Œã‚‹ **PNPNæ§‹é€ ï¼ˆSCRï¼‰**<br>Unintentional **PNPN (SCR)** structure between wells |
| **èª˜å› <br>Triggers** | é™é›»æ°—ã€é›»æºãƒã‚¤ã‚ºã€éæ¸¡é›»åœ§ãªã©<br>ESD, power noise, transient voltage spikes |
| **ç¾è±¡<br>Phenomenon** | å¯„ç”Ÿãƒã‚¤ãƒãƒ¼ãƒ©ç´ å­ãŒè‡ªå·±æŒç¶šçš„ã«å°é€š<br>Parasitic BJTs enter self-sustaining conduction |
| **çµæœ<br>Result** | é›»æº-GNDé–“ã«å¤§é›»æµãŒæµã‚Œç´ å­ãŒç ´å£Š<br>High current between VDD-GND â†’ Device damage |

---

## ğŸ”¬ ç™ºç”Ÿãƒ¢ãƒ‡ãƒ«ï¼šå¯„ç”ŸSCRæ§‹é€  | Parasitic SCR Model

```mermaid
flowchart TB
    VDD["Anode (VDD) / P+ in N-Well"]
    NW["N-Well"]
    Nplus["N+ (Base)"]
    PW["P-Well"]
    Pc["P+ (Cathode) / GND"]

    %% ç¸¦æ–¹å‘ã® PNPN ãƒ‘ã‚¹
    VDD --> NW --> Nplus --> PW --> Pc

    %% å¯„ç”Ÿ BJT ã®ç›¸äº’çµåˆï¼ˆç‚¹ç·šï¼‰
    NW -. parasitic PNP .- PW
    Nplus -. parasitic NPN .- NW

    %% è£œè¶³ã‚³ãƒ¡ãƒ³ãƒˆ
    NoteSCR["âš ï¸ PNPN path â‡’ SCR conduction when triggered"]
    Pc --- NoteSCR
```

> ğŸ” ã“ã®SCRæ§‹é€ ã«ã‚ˆã‚Šã€**å¤–éƒ¨ãƒˆãƒªã‚¬ã§è‡ªåŠ±æŒ¯å‹•çš„ã«é›»æµãŒæµã‚Œã‚‹**ãŸã‚ã€  
> **ç‰©ç†çš„éš”é›¢ã¨é›»ä½åˆ¶å¾¡**ãŒè¨­è¨ˆä¸Šä¸å¯æ¬ ã¨ãªã‚Šã¾ã™ã€‚  
> Once triggered, the SCR conducts persistently, making **physical isolation and potential control essential**.

---

## ğŸ› ï¸ ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã§ã®ä¸»ãªå¯¾ç­– | Layout-Based Prevention Techniques

| å¯¾ç­–æ–¹æ³• / Method | å†…å®¹ / Description |
|-------------------|---------------------|
| **Guard Ring** | GND/VDDã«æ¥ç¶šã—ãŸP+/N+ãƒªãƒ³ã‚°ã§å¯„ç”Ÿé›»æµã®çµŒè·¯ã‚’å¤–ã¸é€ƒãŒã™<br>P+/N+ ring connected to GND/VDD that diverts parasitic currents |
| **Well Tapé…ç½®** | Wellã®é›»ä½ã‚’å›ºå®šã—ã€ãƒ™ãƒ¼ã‚¹æµ®éŠã‚’é˜²æ­¢<br>Stabilizes well potential to avoid floating base |
| **ãƒ‡ã‚£ãƒ¼ãƒ—ã‚¦ã‚§ãƒ«å°å…¥** | P-Wellã¨N-Wellé–“ã‚’æ·±ã„Nå‹æ‹¡æ•£å±¤ã§éš”é›¢ï¼ˆHVãƒ—ãƒ­ã‚»ã‚¹ç­‰ï¼‰<br>Use of deep N-well to isolate P-Well and N-Well (e.g., in HV processes) |
| **ãƒ‡ãƒã‚¤ã‚¹é–“è·é›¢ã®ç¢ºä¿** | æœ€å°éš”é›¢è·é›¢ã®è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã‚’å³å®ˆ<br>Maintain minimum spacing between P/N devices per design rules |

---

## ğŸ“ è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã®ä¸€ä¾‹ï¼ˆ0.18Î¼mä¸–ä»£ï¼‰  
## ğŸ“ Example Design Rules (0.18Î¼m Node)

- **Guard Ringå¹… / Width**ï¼š3Î¼mä»¥ä¸Šï¼ˆé›»æµå€¤ã«å¿œã˜ã¦æ‹¡å¼µï¼‰  
  *Minimum 3Î¼m, larger for higher current handling*
- **Well Tapé–“éš” / Spacing**ï¼š40ã€œ60Î¼mä»¥å†…ã«å®šæœŸé…ç½®  
  *Placed every 40â€“60Î¼m to stabilize potential*
- **Latchup Checkï¼ˆLUPï¼‰**ï¼šDRCã¨ã¯åˆ¥ã«**å°‚ç”¨ãƒ„ãƒ¼ãƒ«**ã§ãƒã‚§ãƒƒã‚¯  
  *Latch-up rule checking is done separately from DRC, often using dedicated tools*

---

## ğŸ¯ æ•™æçš„æ„ç¾© | Educational Perspective

- âš ï¸ **å›è·¯å›³ã«ã¯ç¾ã‚Œãªã„ã€Œæ§‹é€ çš„ãƒªã‚¹ã‚¯ã€**ã‚’æ„è­˜ã™ã‚‹æ€è€ƒè¨“ç·´  
  Recognize **physical risks not visible in schematics**
- ğŸ§© ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã‚„ã‚¦ã‚§ãƒ«ã‚¿ãƒƒãƒ—ã®**æ©Ÿèƒ½ã¨é‡è¦æ€§ã‚’æ§‹é€ ã§ç†è§£**  
  Understand the **function and necessity of guard rings and well taps** structurally
- ğŸ“ **æ··è¼‰ICã‚„ã‚¢ãƒŠãƒ­ã‚°è¨­è¨ˆã«ä¸å¯æ¬ ãªè¦–ç‚¹**ã‚’é¤Šã†  
  Develop layout strategies essential for **mixed-signal and analog designs**

---

## ğŸ”— æ¬¡ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ | Next Section

â¡ [`layout_case_study.md`](./layout_case_study.md)ï¼šDRCãƒ«ãƒ¼ãƒ«ã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆäº‹ä¾‹ã®å®Ÿè·µã¸  
â¡ *DRC Rule Application and Real Layout Case Studies*

---

ğŸ§± å¿œç”¨ç·¨ ç¬¬4ç« ï¼šãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¨æœ€é©åŒ– /  
ğŸ§± *Applied Chapter 4: Layout Design and Optimization*  
[ğŸ“˜ ã‚»ã‚¯ã‚·ãƒ§ãƒ³ä¸€è¦§ / Section Index](../d_chapter4_layout_optimization/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
