library ieee;
use ieee.std_logic_1164.all;

entity compuerta_and16 is 
port (
a : in std_logic_vector(15 downto 0);
b : in std_logic_vector(15 downto 0);
z : out std_logic_vector(15 downto 0)
);
end entity;

architecture arch of compuerta_and16 is 
	signal x : std_logic := '0';
	signal y : std_logic := '0';
	
begin 
x(0) <= not a(0);
x(1) <= not a(1);
x(2) <= not a(2);
x(3) <= not a(3);
x(4) <= not a(4);
x(5) <= not a(5);
x(6) <= not a(6);
x(7) <= not a(7);
x(8) <= not a(8);
x(9) <= not a(9);
x(10) <= not a(10);
x(11) <= not a(11);
x(12) <= not a(12);
x(13) <= not a(13);
x(14) <= not a(14);
x(15) <= not a(15);

y(1) <= not b(1);
y(1) <= not b(1);
y(2) <= not b(2);
y(3) <= not b(3);
y(4) <= not b(4);
y(5) <= not b(5);
y(6) <= not b(6);
y(7) <= not b(7);
y(8) <= not b(8);
y(9) <= not b(9);
y(10) <= not b(10);
y(11) <= not b(11);
y(12) <= not b(12);
y(13) <= not b(13);
y(14) <= not b(14);
y(15) <= not b(15);

s(0) <= x(0) nor y(0);
s(1) <= x(1) nor y(1);
s(2) <= x(2) nor y(2);
s(3) <= x(3) nor y(3);
s(4) <= x(4) nor y(4);
s(5) <= x(5) nor y(5);
s(6) <= x(6) nor y(6);
s(7) <= x(7) nor y(7);
s(8) <= x(8) nor y(8);
s(9) <= x(9) nor y(9);
s(10) <= x(10) nor y(10);
s(11) <= x(11) nor y(11);
s(12) <= x(12) nor y(12);
s(13) <= x(13) nor y(13);
s(14) <= x(14) nor y(14);
s(15) <= x(15) nor y(15);
end architecture;