

================================================================
== Synthesis Summary Report of 'kernel_main'
================================================================
+ General Information: 
    * Date:           Mon Jul 14 10:25:27 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        kernel_main
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+---------+-------+---------+---------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |                 Modules                 |  Issue  |       |      Latency      | Iteration|         | Trip |          |         |    |            |            |     |
    |                 & Loops                 |   Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +-----------------------------------------+---------+-------+---------+---------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ kernel_main                            |   Timing|  -0.00|      299|  996.567|         -|      300|     -|        no|  1 (~0%)|   -|  1733 (~0%)|  3252 (~0%)|    -|
    | + kernel_main_Pipeline_VITIS_LOOP_10_1  |   Timing|  -0.00|       16|   53.328|         -|       12|     -|    rewind|        -|   -|   254 (~0%)|   226 (~0%)|    -|
    |  o VITIS_LOOP_10_1                      |        -|   2.43|       14|   46.662|         4|        1|    12|       yes|        -|   -|           -|           -|    -|
    +-----------------------------------------+---------+-------+---------+---------+----------+---------+------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 8 -> 32    | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=1            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | in_r_1   | 0x10   | 32    | W      | Data signal of in_r              |                                                                                    |
| s_axi_control | in_r_2   | 0x14   | 32    | W      | Data signal of in_r              |                                                                                    |
| s_axi_control | out_r_1  | 0x1c   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | out_r_2  | 0x20   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | size     | 0x28   | 32    | W      | Data signal of size              |                                                                                    |
| s_axi_control | b_ptr_1  | 0x30   | 32    | W      | Data signal of b_ptr             |                                                                                    |
| s_axi_control | b_ptr_2  | 0x34   | 32    | W      | Data signal of b_ptr             |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------+
| Argument | Direction | Datatype          |
+----------+-----------+-------------------+
| in       | inout     | signed char*      |
| out      | inout     | signed char*      |
| size     | in        | unsigned int      |
| b_ptr    | in        | long unsigned int |
+----------+-----------+-------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| in       | m_axi_gmem    | interface |          | channel=0                         |
| in       | s_axi_control | register  | offset   | name=in_r_1 offset=0x10 range=32  |
| in       | s_axi_control | register  | offset   | name=in_r_2 offset=0x14 range=32  |
| out      | m_axi_gmem    | interface |          | channel=0                         |
| out      | s_axi_control | register  | offset   | name=out_r_1 offset=0x1c range=32 |
| out      | s_axi_control | register  | offset   | name=out_r_2 offset=0x20 range=32 |
| size     | s_axi_control | register  |          | name=size offset=0x28 range=32    |
| b_ptr    | s_axi_control | register  |          | name=b_ptr_1 offset=0x30 range=32 |
| b_ptr    | s_axi_control | register  |          | name=b_ptr_2 offset=0x34 range=32 |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | write     | 3      | 32    |
| m_axi_gmem   | read      | 3      | 32    |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------------+
| HW Interface | Variable | Access Location                                           | Direction | Burst Status | Length | Loop            | Loop Location                                             |
+--------------+----------+-----------------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------------+
| m_axi_gmem   | out      | /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12:16 | write     | Widened      | 3      | VITIS_LOOP_10_1 | /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22 |
| m_axi_gmem   | in       | /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12:18 | read      | Widened      | 3      | VITIS_LOOP_10_1 | /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22 |
| m_axi_gmem   | out      | /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12:16 | write     | Inferred     | 12     | VITIS_LOOP_10_1 | /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22 |
| m_axi_gmem   | in       | /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12:18 | read      | Inferred     | 12     | VITIS_LOOP_10_1 | /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22 |
+--------------+----------+-----------------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-------------+--------+-----------+---------+
| Name                                    | DSP | Pragma | Variable    | Op     | Impl      | Latency |
+-----------------------------------------+-----+--------+-------------+--------+-----------+---------+
| + kernel_main                           | 0   |        |             |        |           |         |
|   lshr_ln15_fu_220_p2                   |     |        | lshr_ln15   | lshr   | auto_pipe | 0       |
|  + kernel_main_Pipeline_VITIS_LOOP_10_1 | 0   |        |             |        |           |         |
|    icmp_ln12_fu_148_p2                  |     |        | icmp_ln12   | seteq  | auto      | 0       |
|    i_fu_154_p2                          |     |        | i           | add    | fabric    | 0       |
|    icmp_ln12_1_fu_160_p2                |     |        | icmp_ln12_1 | seteq  | auto      | 0       |
|    select_ln12_fu_237_p3                |     |        | select_ln12 | select | auto_sel  | 0       |
|    icmp_ln10_fu_166_p2                  |     |        | icmp_ln10   | seteq  | auto      | 0       |
+-----------------------------------------+-----+--------+-------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + kernel_main     |           |           | 1    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 1    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

