#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb1e0ea2100 .scope module, "TB_RISCV" "TB_RISCV" 2 5;
 .timescale -9 -11;
v0x7fb1e0ee0d80_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  1 drivers
v0x7fb1e0ee0e20_0 .net "D_MEM_ADDR", 11 0, L_0x7fb1e0ee3bb0;  1 drivers
v0x7fb1e0ed5d30_0 .net "D_MEM_BE", 3 0, L_0x7fb1e0ee3010;  1 drivers
v0x7fb1e0ee0ec0_0 .net "D_MEM_CSN", 0 0, L_0x7fb1e0ee32c0;  1 drivers
v0x7fb1e0ee0f50_0 .net "D_MEM_DI", 31 0, L_0x7fb1e0ee2200;  1 drivers
v0x7fb1e0ee1070_0 .net "D_MEM_DOUT", 31 0, L_0x7fb1e0ee4670;  1 drivers
v0x7fb1e0ee1100_0 .net "D_MEM_WEN", 0 0, L_0x7fb1e0ee2e30;  1 drivers
v0x7fb1e0ee1190_0 .net "HALT", 0 0, L_0x7fb1e0ee34b0;  1 drivers
v0x7fb1e0ee1260_0 .net "I_MEM_ADDR", 11 0, v0x7fb1e0edf5b0_0;  1 drivers
v0x7fb1e0ee1370_0 .net "I_MEM_CSN", 0 0, L_0x7fb1e0ee31a0;  1 drivers
v0x7fb1e0ee1400_0 .net "I_MEM_DOUT", 31 0, L_0x7fb1e0ee4460;  1 drivers
v0x7fb1e0ee1510_0 .net "NUM_INST", 31 0, v0x7fb1e0edfb30_0;  1 drivers
v0x7fb1e0ee15a0_0 .net "OUTPUT_PORT", 31 0, L_0x7fb1e0ee20d0;  1 drivers
v0x7fb1e0ee1630_0 .net "RF_RA1", 4 0, v0x7fb1e0edc6c0_0;  1 drivers
v0x7fb1e0ee16c0_0 .net "RF_RA2", 4 0, v0x7fb1e0edc770_0;  1 drivers
v0x7fb1e0ee1750_0 .net "RF_RD1", 31 0, L_0x7fb1e0ee49e0;  1 drivers
v0x7fb1e0ee1860_0 .net "RF_RD2", 31 0, L_0x7fb1e0ee4c90;  1 drivers
v0x7fb1e0ee19f0_0 .net "RF_WA", 4 0, L_0x7fb1e0ee2680;  1 drivers
v0x7fb1e0ee1a80_0 .net "RF_WD", 31 0, v0x7fb1e0ed7270_0;  1 drivers
v0x7fb1e0ee1b10_0 .net "RF_WE", 0 0, L_0x7fb1e0ee2c10;  1 drivers
v0x7fb1e0ee1ba0_0 .net "RSTn", 0 0, L_0x7fb1e0ee2060;  1 drivers
v0x7fb1e0ee1c30 .array "TestAns", 0 21, 31 0;
v0x7fb1e0ee1cc0 .array "TestID", 0 21, 39 0;
v0x7fb1e0ee1d50 .array "TestNumInst", 0 21, 31 0;
v0x7fb1e0ee1de0 .array "TestPassed", 0 21, 0 0;
v0x7fb1e0ee1e70_0 .var "cycle", 31 0;
v0x7fb1e0ee1f10_0 .var "i", 31 0;
L_0x7fb1e0ee4510 .part v0x7fb1e0edf5b0_0, 2, 10;
S_0x7fb1e0ea1ea0 .scope module, "d_mem1" "SP_SRAM" 2 85, 3 2 0, S_0x7fb1e0ea2100;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "CSN"
    .port_info 2 /INPUT 12 "ADDR"
    .port_info 3 /INPUT 1 "WEN"
    .port_info 4 /INPUT 4 "BE"
    .port_info 5 /INPUT 32 "DI"
    .port_info 6 /OUTPUT 32 "DOUT"
P_0x7fb1e0e29b60 .param/l "AWIDTH" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7fb1e0e29ba0 .param/str "ROMDATA" 0 3 2, "\000";
P_0x7fb1e0e29be0 .param/l "SIZE" 0 3 2, +C4<00000000000000000001000000000000>;
L_0x7fb1e0ee4670/d .functor BUFZ 32, v0x7fb1e0ed36b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb1e0ee4670 .delay 32 (1000,1000,1000) L_0x7fb1e0ee4670/d;
v0x7fb1e0e00370_0 .net "ADDR", 11 0, L_0x7fb1e0ee3bb0;  alias, 1 drivers
v0x7fb1e0ed32f0_0 .net "BE", 3 0, L_0x7fb1e0ee3010;  alias, 1 drivers
v0x7fb1e0ed3390_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  alias, 1 drivers
v0x7fb1e0ed3420_0 .net "CSN", 0 0, L_0x7fb1e0ee32c0;  alias, 1 drivers
v0x7fb1e0ed34b0_0 .net "DI", 31 0, L_0x7fb1e0ee2200;  alias, 1 drivers
v0x7fb1e0ed3560_0 .net "DOUT", 31 0, L_0x7fb1e0ee4670;  alias, 1 drivers
v0x7fb1e0ed3610_0 .net "WEN", 0 0, L_0x7fb1e0ee2e30;  alias, 1 drivers
v0x7fb1e0ed36b0_0 .var "outline", 31 0;
v0x7fb1e0ed3760 .array "ram", 4095 0, 31 0;
v0x7fb1e0ed3870_0 .var "temp", 31 0;
E_0x7fb1e0ecb300 .event posedge, v0x7fb1e0ed3390_0;
S_0x7fb1e0ed3980 .scope module, "i_mem1" "SP_SRAM" 2 71, 3 2 0, S_0x7fb1e0ea2100;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "CSN"
    .port_info 2 /INPUT 10 "ADDR"
    .port_info 3 /INPUT 1 "WEN"
    .port_info 4 /INPUT 4 "BE"
    .port_info 5 /INPUT 32 "DI"
    .port_info 6 /OUTPUT 32 "DOUT"
P_0x7fb1e0ed3b40 .param/l "AWIDTH" 0 3 2, +C4<00000000000000000000000000001010>;
P_0x7fb1e0ed3b80 .param/str "ROMDATA" 0 3 2, "/Users/amy_hyunji/Documents/GitHub/Computer_Architecture/lab4/code/testcase/hex/inst.hex";
P_0x7fb1e0ed3bc0 .param/l "SIZE" 0 3 2, +C4<00000000000000000000010000000000>;
L_0x7fb1e0ee4460/d .functor BUFZ 32, v0x7fb1e0ed4300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb1e0ee4460 .delay 32 (1000,1000,1000) L_0x7fb1e0ee4460/d;
v0x7fb1e0ed3ec0_0 .net "ADDR", 9 0, L_0x7fb1e0ee4510;  1 drivers
L_0x106a35320 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ed3f50_0 .net "BE", 3 0, L_0x106a35320;  1 drivers
v0x7fb1e0ed3fe0_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  alias, 1 drivers
v0x7fb1e0ed4070_0 .net "CSN", 0 0, L_0x7fb1e0ee31a0;  alias, 1 drivers
o0x106a04398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb1e0ed4100_0 .net "DI", 31 0, o0x106a04398;  0 drivers
v0x7fb1e0ed41d0_0 .net "DOUT", 31 0, L_0x7fb1e0ee4460;  alias, 1 drivers
L_0x106a352d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ed4260_0 .net "WEN", 0 0, L_0x106a352d8;  1 drivers
v0x7fb1e0ed4300_0 .var "outline", 31 0;
v0x7fb1e0ed43b0 .array "ram", 1023 0, 31 0;
v0x7fb1e0ed44c0_0 .var "temp", 31 0;
S_0x7fb1e0ed45d0 .scope module, "reg_file1" "REG_FILE" 2 100, 4 1 0, S_0x7fb1e0ea2100;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "WE"
    .port_info 2 /INPUT 1 "RSTn"
    .port_info 3 /INPUT 5 "RA1"
    .port_info 4 /INPUT 5 "RA2"
    .port_info 5 /INPUT 5 "WA"
    .port_info 6 /INPUT 32 "WD"
    .port_info 7 /OUTPUT 32 "RD1"
    .port_info 8 /OUTPUT 32 "RD2"
P_0x7fb1e0ed47a0 .param/l "AWIDTH" 0 4 4, +C4<00000000000000000000000000000101>;
P_0x7fb1e0ed47e0 .param/l "DWIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x7fb1e0ed4820 .param/l "MDEPTH" 0 4 3, +C4<00000000000000000000000000100000>;
L_0x7fb1e0ee49e0 .functor BUFZ 32, L_0x7fb1e0ee4780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb1e0ee4c90 .functor BUFZ 32, L_0x7fb1e0ee4a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0ed4af0_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  alias, 1 drivers
v0x7fb1e0ed4bc0_0 .net "RA1", 4 0, v0x7fb1e0edc6c0_0;  alias, 1 drivers
v0x7fb1e0ed4c50_0 .net "RA2", 4 0, v0x7fb1e0edc770_0;  alias, 1 drivers
v0x7fb1e0ed4ce0_0 .net "RD1", 31 0, L_0x7fb1e0ee49e0;  alias, 1 drivers
v0x7fb1e0ed4d70_0 .net "RD2", 31 0, L_0x7fb1e0ee4c90;  alias, 1 drivers
v0x7fb1e0ed4e40 .array "RF", 0 31, 31 0;
v0x7fb1e0ed4ed0_0 .net "RSTn", 0 0, L_0x7fb1e0ee2060;  alias, 1 drivers
v0x7fb1e0ed4f70_0 .net "WA", 4 0, L_0x7fb1e0ee2680;  alias, 1 drivers
v0x7fb1e0ed5020_0 .net "WD", 31 0, v0x7fb1e0ed7270_0;  alias, 1 drivers
v0x7fb1e0ed5130_0 .net "WE", 0 0, L_0x7fb1e0ee2c10;  alias, 1 drivers
v0x7fb1e0ed51d0_0 .net *"_s0", 31 0, L_0x7fb1e0ee4780;  1 drivers
v0x7fb1e0ed5280_0 .net *"_s10", 6 0, L_0x7fb1e0ee4b50;  1 drivers
L_0x106a353b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ed5330_0 .net *"_s13", 1 0, L_0x106a353b0;  1 drivers
v0x7fb1e0ed53e0_0 .net *"_s2", 6 0, L_0x7fb1e0ee48c0;  1 drivers
L_0x106a35368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ed5490_0 .net *"_s5", 1 0, L_0x106a35368;  1 drivers
v0x7fb1e0ed5540_0 .net *"_s8", 31 0, L_0x7fb1e0ee4a90;  1 drivers
L_0x7fb1e0ee4780 .array/port v0x7fb1e0ed4e40, L_0x7fb1e0ee48c0;
L_0x7fb1e0ee48c0 .concat [ 5 2 0 0], v0x7fb1e0edc6c0_0, L_0x106a35368;
L_0x7fb1e0ee4a90 .array/port v0x7fb1e0ed4e40, L_0x7fb1e0ee4b50;
L_0x7fb1e0ee4b50 .concat [ 5 2 0 0], v0x7fb1e0edc770_0, L_0x106a353b0;
S_0x7fb1e0ed56d0 .scope module, "riscv_clkrst1" "RISCV_CLKRST" 2 32, 5 3 0, S_0x7fb1e0ea2100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "RSTn"
L_0x7fb1e0ee1fc0 .functor BUFZ 1, v0x7fb1e0ed59e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fb1e0ee2060 .functor BUFZ 1, v0x7fb1e0ed5a90_0, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ed5880_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  alias, 1 drivers
v0x7fb1e0ed5920_0 .net "RSTn", 0 0, L_0x7fb1e0ee2060;  alias, 1 drivers
v0x7fb1e0ed59e0_0 .var "clock_q", 0 0;
v0x7fb1e0ed5a90_0 .var "reset_n_q", 0 0;
E_0x7fb1e0ed5830 .event edge, v0x7fb1e0ed59e0_0;
S_0x7fb1e0ed5b40 .scope module, "riscv_top1" "RISCV_TOP" 2 38, 6 1 0, S_0x7fb1e0ea2100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RSTn"
    .port_info 2 /OUTPUT 1 "I_MEM_CSN"
    .port_info 3 /INPUT 32 "I_MEM_DI"
    .port_info 4 /OUTPUT 12 "I_MEM_ADDR"
    .port_info 5 /OUTPUT 1 "D_MEM_CSN"
    .port_info 6 /INPUT 32 "D_MEM_DI"
    .port_info 7 /OUTPUT 32 "D_MEM_DOUT"
    .port_info 8 /OUTPUT 12 "D_MEM_ADDR"
    .port_info 9 /OUTPUT 1 "D_MEM_WEN"
    .port_info 10 /OUTPUT 4 "D_MEM_BE"
    .port_info 11 /OUTPUT 1 "RF_WE"
    .port_info 12 /OUTPUT 5 "RF_RA1"
    .port_info 13 /OUTPUT 5 "RF_RA2"
    .port_info 14 /OUTPUT 5 "RF_WA1"
    .port_info 15 /INPUT 32 "RF_RD1"
    .port_info 16 /INPUT 32 "RF_RD2"
    .port_info 17 /OUTPUT 32 "RF_WD"
    .port_info 18 /OUTPUT 1 "HALT"
    .port_info 19 /OUTPUT 32 "NUM_INST"
    .port_info 20 /OUTPUT 32 "OUTPUT_PORT"
L_0x7fb1e0ee20d0 .functor BUFZ 32, v0x7fb1e0ed7270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb1e0ee2200 .functor BUFZ 32, L_0x7fb1e0ee3980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb1e0ee3610 .functor AND 1, v0x7fb1e0ed7a80_0, v0x7fb1e0ed9c00_0, C4<1>, C4<1>;
L_0x7fb1e0ee3680 .functor OR 1, L_0x7fb1e0ee3610, v0x7fb1e0ed9b70_0, C4<0>, C4<0>;
v0x7fb1e0ede6d0_0 .net "ALUOUT_D", 31 0, L_0x7fb1e0ee3750;  1 drivers
v0x7fb1e0ede7e0_0 .net "ALU_CONTROL", 10 0, L_0x7fb1e0ee3130;  1 drivers
v0x7fb1e0ede870_0 .net "ALU_D", 31 0, L_0x7fb1e0ee4290;  1 drivers
v0x7fb1e0ede900_0 .net "ALU_WR", 0 0, L_0x7fb1e0ee2ab0;  1 drivers
v0x7fb1e0ede9d0_0 .net "A_OUT", 31 0, L_0x7fb1e0ee3820;  1 drivers
v0x7fb1e0edeae0_0 .net "B_OUT", 31 0, L_0x7fb1e0ee3980;  1 drivers
v0x7fb1e0edebb0_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  alias, 1 drivers
v0x7fb1e0edec40_0 .net "D_MEM_ADDR", 11 0, L_0x7fb1e0ee3bb0;  alias, 1 drivers
v0x7fb1e0eded10_0 .net "D_MEM_BE", 3 0, L_0x7fb1e0ee3010;  alias, 1 drivers
v0x7fb1e0edee20_0 .net "D_MEM_CSN", 0 0, L_0x7fb1e0ee32c0;  alias, 1 drivers
v0x7fb1e0edeef0_0 .net "D_MEM_DI", 31 0, L_0x7fb1e0ee4670;  alias, 1 drivers
v0x7fb1e0edefc0_0 .net "D_MEM_DOUT", 31 0, L_0x7fb1e0ee2200;  alias, 1 drivers
v0x7fb1e0edf050_0 .net "D_MEM_WEN", 0 0, L_0x7fb1e0ee2e30;  alias, 1 drivers
v0x7fb1e0edf120_0 .net "FUNCT3", 2 0, L_0x7fb1e0ee2570;  1 drivers
v0x7fb1e0edf1f0_0 .net "FUNCT7", 6 0, L_0x7fb1e0ee2610;  1 drivers
v0x7fb1e0edf2c0_0 .net "HALT", 0 0, L_0x7fb1e0ee34b0;  alias, 1 drivers
v0x7fb1e0edf350_0 .net "IMMEDIATE", 31 0, L_0x7fb1e0ee2300;  1 drivers
v0x7fb1e0edf520_0 .net "IR_WR", 0 0, L_0x7fb1e0ee2dc0;  1 drivers
v0x7fb1e0edf5b0_0 .var "I_MEM_ADDR", 11 0;
v0x7fb1e0edf640_0 .net "I_MEM_CSN", 0 0, L_0x7fb1e0ee31a0;  alias, 1 drivers
v0x7fb1e0edf6d0_0 .net "I_MEM_DI", 31 0, L_0x7fb1e0ee4460;  alias, 1 drivers
v0x7fb1e0edf760_0 .net "MUX1", 0 0, L_0x7fb1e0ee28b0;  1 drivers
v0x7fb1e0edf7f0_0 .net "MUX1_OUT", 31 0, L_0x7fb1e0ee3ca0;  1 drivers
v0x7fb1e0edf8c0_0 .net "MUX2", 1 0, L_0x7fb1e0ee2960;  1 drivers
v0x7fb1e0edf990_0 .net "MUX2_OUT", 31 0, L_0x7fb1e0ee4140;  1 drivers
v0x7fb1e0edfa60_0 .net "MUX4", 0 0, L_0x7fb1e0ee29f0;  1 drivers
v0x7fb1e0edfb30_0 .var "NUM_INST", 31 0;
v0x7fb1e0edfbc0_0 .net "OP", 4 0, L_0x7fb1e0ee43f0;  1 drivers
v0x7fb1e0edfc90_0 .net "OPCODE", 6 0, L_0x7fb1e0ee2270;  1 drivers
v0x7fb1e0edfd60_0 .net "OUTPUT_PORT", 31 0, L_0x7fb1e0ee20d0;  alias, 1 drivers
v0x7fb1e0edfdf0_0 .net "PC_IN", 31 0, L_0x7fb1e0ee3e20;  1 drivers
v0x7fb1e0edfec0_0 .net "PC_OUT", 31 0, L_0x7fb1e0ee3520;  1 drivers
v0x7fb1e0edff50_0 .net "PC_WR", 0 0, v0x7fb1e0ed9b70_0;  1 drivers
v0x7fb1e0edf3e0_0 .net "PC_WRITE_COND", 0 0, v0x7fb1e0ed9c00_0;  1 drivers
v0x7fb1e0ee01e0_0 .net "REWR_MUX", 0 0, L_0x7fb1e0ee2fa0;  1 drivers
v0x7fb1e0ee0270_0 .net "RF_RA1", 4 0, v0x7fb1e0edc6c0_0;  alias, 1 drivers
v0x7fb1e0ee0340_0 .net "RF_RA2", 4 0, v0x7fb1e0edc770_0;  alias, 1 drivers
v0x7fb1e0ee03d0_0 .net "RF_RD1", 31 0, L_0x7fb1e0ee49e0;  alias, 1 drivers
v0x7fb1e0ee0460_0 .net "RF_RD2", 31 0, L_0x7fb1e0ee4c90;  alias, 1 drivers
v0x7fb1e0ee0530_0 .net "RF_WA1", 4 0, L_0x7fb1e0ee2680;  alias, 1 drivers
v0x7fb1e0ee0600_0 .net "RF_WD", 31 0, v0x7fb1e0ed7270_0;  alias, 1 drivers
v0x7fb1e0ee06d0_0 .net "RF_WE", 0 0, L_0x7fb1e0ee2c10;  alias, 1 drivers
v0x7fb1e0ee07a0_0 .net "RSTn", 0 0, L_0x7fb1e0ee2060;  alias, 1 drivers
v0x7fb1e0ee0830_0 .net "TEMP", 11 0, L_0x7fb1e0ee3b40;  1 drivers
v0x7fb1e0ee08c0_0 .net "ZERO", 0 0, v0x7fb1e0ed7a80_0;  1 drivers
v0x7fb1e0ee0950_0 .net "_NUM_INST", 31 0, L_0x7fb1e0ee3210;  1 drivers
L_0x106a35170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ee09e0_0 .net/2s *"_s12", 31 0, L_0x106a35170;  1 drivers
L_0x106a351b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ee0a70_0 .net/2s *"_s16", 31 0, L_0x106a351b8;  1 drivers
L_0x106a35200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ee0b00_0 .net/2s *"_s20", 31 0, L_0x106a35200;  1 drivers
v0x7fb1e0ee0b90_0 .net *"_s4", 0 0, L_0x7fb1e0ee3610;  1 drivers
E_0x7fb1e0ed5fe0 .event edge, v0x7fb1e0edb7e0_0, v0x7fb1e0ed97d0_0;
L_0x7fb1e0ee3d40 .part L_0x106a35170, 0, 1;
L_0x7fb1e0ee3eb0 .part L_0x106a351b8, 0, 1;
L_0x7fb1e0ee4040 .part L_0x106a35200, 0, 1;
S_0x7fb1e0ed6020 .scope module, "A" "REG" 6 103, 7 29 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "IN_VAL"
    .port_info 2 /OUTPUT 32 "OUT_VAL"
v0x7fb1e0ed6230_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  alias, 1 drivers
v0x7fb1e0ed6350_0 .net "IN_VAL", 31 0, L_0x7fb1e0ee49e0;  alias, 1 drivers
v0x7fb1e0ed63f0_0 .net "OUT_VAL", 31 0, L_0x7fb1e0ee3820;  alias, 1 drivers
v0x7fb1e0ed6480_0 .var "_VAL", 0 0;
L_0x106a350e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ed6520_0 .net *"_s3", 30 0, L_0x106a350e0;  1 drivers
L_0x7fb1e0ee3820 .concat [ 1 31 0 0], v0x7fb1e0ed6480_0, L_0x106a350e0;
S_0x7fb1e0ed6640 .scope module, "B" "REG" 6 108, 7 29 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "IN_VAL"
    .port_info 2 /OUTPUT 32 "OUT_VAL"
v0x7fb1e0ed6850_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  alias, 1 drivers
v0x7fb1e0ed68e0_0 .net "IN_VAL", 31 0, L_0x7fb1e0ee4c90;  alias, 1 drivers
v0x7fb1e0ed69a0_0 .net "OUT_VAL", 31 0, L_0x7fb1e0ee3980;  alias, 1 drivers
v0x7fb1e0ed6a50_0 .var "_VAL", 0 0;
L_0x106a35128 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ed6af0_0 .net *"_s3", 30 0, L_0x106a35128;  1 drivers
L_0x7fb1e0ee3980 .concat [ 1 31 0 0], v0x7fb1e0ed6a50_0, L_0x106a35128;
S_0x7fb1e0ed6c10 .scope module, "MREWR_MUX" "ONEBITMUX" 6 135, 8 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /INPUT 1 "CHECK"
    .port_info 4 /OUTPUT 32 "OUTPUT"
v0x7fb1e0ed6ec0_0 .net "CHECK", 0 0, L_0x7fb1e0ee4040;  1 drivers
v0x7fb1e0ed6f70_0 .net "INPUT1", 31 0, L_0x7fb1e0ee3750;  alias, 1 drivers
v0x7fb1e0ed7020_0 .net "INPUT2", 31 0, L_0x7fb1e0ee4670;  alias, 1 drivers
v0x7fb1e0ed70f0_0 .net "OUTPUT", 31 0, v0x7fb1e0ed7270_0;  alias, 1 drivers
v0x7fb1e0ed71a0_0 .net "SIGNAL", 0 0, L_0x7fb1e0ee2fa0;  alias, 1 drivers
v0x7fb1e0ed7270_0 .var "_OUTPUT", 31 0;
E_0x7fb1e0ed6e70 .event edge, v0x7fb1e0ed71a0_0, v0x7fb1e0ed6f70_0, v0x7fb1e0ed6ec0_0, v0x7fb1e0ed3560_0;
S_0x7fb1e0ed73a0 .scope module, "alu" "ALU" 6 151, 9 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "OP"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "Out"
    .port_info 4 /OUTPUT 1 "Zero"
L_0x7fb1e0ee4290 .functor BUFZ 32, v0x7fb1e0ed7780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0ed7620_0 .net "A", 31 0, L_0x7fb1e0ee3ca0;  alias, 1 drivers
v0x7fb1e0ed76d0_0 .net "B", 31 0, L_0x7fb1e0ee4140;  alias, 1 drivers
v0x7fb1e0ed7780_0 .var "Kout", 31 0;
v0x7fb1e0ed7840_0 .net "OP", 4 0, L_0x7fb1e0ee43f0;  alias, 1 drivers
v0x7fb1e0ed78f0_0 .net "Out", 31 0, L_0x7fb1e0ee4290;  alias, 1 drivers
v0x7fb1e0ed79e0_0 .net "Zero", 0 0, v0x7fb1e0ed7a80_0;  alias, 1 drivers
v0x7fb1e0ed7a80_0 .var "_Zero", 0 0;
E_0x7fb1e0ed75d0 .event edge, v0x7fb1e0ed7840_0, v0x7fb1e0ed7620_0, v0x7fb1e0ed76d0_0, v0x7fb1e0ed7780_0;
S_0x7fb1e0ed7ba0 .scope module, "alucontrol" "ALUCONTROL" 6 158, 10 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "ALU_CONTROL"
    .port_info 1 /INPUT 3 "FUNCT3"
    .port_info 2 /INPUT 7 "FUNCT7"
    .port_info 3 /OUTPUT 5 "CONTROLOUT"
L_0x7fb1e0ee43f0 .functor BUFZ 5, v0x7fb1e0ed8290_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fb1e0ed7e20_0 .net "ALU_CONTROL", 10 0, L_0x7fb1e0ee3130;  alias, 1 drivers
v0x7fb1e0ed7ed0_0 .net "CONTROLOUT", 4 0, L_0x7fb1e0ee43f0;  alias, 1 drivers
v0x7fb1e0ed7f90_0 .net "FUNCT3", 2 0, L_0x7fb1e0ee2570;  alias, 1 drivers
v0x7fb1e0ed8040_0 .net "FUNCT7", 6 0, L_0x7fb1e0ee2610;  alias, 1 drivers
v0x7fb1e0ed80f0_0 .var "OP", 6 0;
v0x7fb1e0ed81e0_0 .var "STATE", 3 0;
v0x7fb1e0ed8290_0 .var "_CONTROLOUT", 4 0;
E_0x7fb1e0ed6dc0/0 .event edge, v0x7fb1e0ed7e20_0, v0x7fb1e0ed81e0_0, v0x7fb1e0ed80f0_0, v0x7fb1e0ed8040_0;
E_0x7fb1e0ed6dc0/1 .event edge, v0x7fb1e0ed7f90_0;
E_0x7fb1e0ed6dc0 .event/or E_0x7fb1e0ed6dc0/0, E_0x7fb1e0ed6dc0/1;
S_0x7fb1e0ed8380 .scope module, "aluout" "CONTROLREG" 6 96, 7 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "WREN"
    .port_info 2 /INPUT 32 "IN_VAL"
    .port_info 3 /INPUT 1 "IS_ALU"
    .port_info 4 /OUTPUT 32 "OUT_VAL"
L_0x7fb1e0ee3750 .functor BUFZ 32, v0x7fb1e0ed8950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0ed85e0_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  alias, 1 drivers
v0x7fb1e0ed8680_0 .net "IN_VAL", 31 0, L_0x7fb1e0ee4290;  alias, 1 drivers
L_0x106a35098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ed8720_0 .net "IS_ALU", 0 0, L_0x106a35098;  1 drivers
v0x7fb1e0ed87d0_0 .net "OUT_VAL", 31 0, L_0x7fb1e0ee3750;  alias, 1 drivers
v0x7fb1e0ed8880_0 .net "WREN", 0 0, L_0x7fb1e0ee2ab0;  alias, 1 drivers
v0x7fb1e0ed8950_0 .var "_VAL", 31 0;
S_0x7fb1e0ed8a80 .scope module, "control" "CONTROL" 6 63, 11 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "OPCODE"
    .port_info 1 /INPUT 1 "RSTn"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /OUTPUT 4 "_D_MEM_BE"
    .port_info 4 /OUTPUT 1 "_MUX1"
    .port_info 5 /OUTPUT 1 "_MUX4"
    .port_info 6 /OUTPUT 1 "_ALU_WR"
    .port_info 7 /OUTPUT 1 "_PC_WR"
    .port_info 8 /OUTPUT 1 "_RF_WE"
    .port_info 9 /OUTPUT 1 "_PC_WRITE_COND"
    .port_info 10 /OUTPUT 1 "_IR_WR"
    .port_info 11 /OUTPUT 1 "_D_MEM_WEN"
    .port_info 12 /OUTPUT 1 "_REWR_MUX"
    .port_info 13 /OUTPUT 1 "_I_MEM_CSN"
    .port_info 14 /OUTPUT 1 "_D_MEM_CSN"
    .port_info 15 /OUTPUT 2 "_MUX2"
    .port_info 16 /OUTPUT 11 "_ALU_CONTROL"
    .port_info 17 /OUTPUT 32 "NUM_INST"
L_0x7fb1e0ee2770 .functor BUFZ 4, v0x7fb1e0ed9170_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fb1e0ee2800 .functor BUFZ 4, v0x7fb1e0ed9930_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fb1e0ee28b0 .functor BUFZ 1, v0x7fb1e0ed95e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fb1e0ee2960 .functor BUFZ 2, v0x7fb1e0ed9680_0, C4<00>, C4<00>, C4<00>;
L_0x7fb1e0ee29f0 .functor BUFZ 1, v0x7fb1e0ed9730_0, C4<0>, C4<0>, C4<0>;
L_0x7fb1e0ee2ab0 .functor BUFZ 1, v0x7fb1e0ed8f80_0, C4<0>, C4<0>, C4<0>;
L_0x7fb1e0ee2c10 .functor BUFZ 1, v0x7fb1e0ed9d30_0, C4<0>, C4<0>, C4<0>;
L_0x7fb1e0ee2dc0 .functor BUFZ 1, v0x7fb1e0ed9440_0, C4<0>, C4<0>, C4<0>;
L_0x7fb1e0ee2e30 .functor BUFZ 1, v0x7fb1e0ed93a0_0, C4<0>, C4<0>, C4<0>;
L_0x7fb1e0ee2fa0 .functor BUFZ 1, v0x7fb1e0ed9c90_0, C4<0>, C4<0>, C4<0>;
L_0x7fb1e0ee3130 .functor BUFZ 11, v0x7fb1e0ed8ec0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0x7fb1e0ee3210 .functor BUFZ 32, v0x7fb1e0eda480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb1e0ee32c0 .functor BUFZ 1, v0x7fb1e0ed9300_0, C4<0>, C4<0>, C4<0>;
L_0x7fb1e0ee31a0 .functor BUFZ 1, v0x7fb1e0ed9550_0, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ed8ec0_0 .var "ALU_CONTROL", 10 0;
v0x7fb1e0ed8f80_0 .var "ALU_WR", 0 0;
v0x7fb1e0ed9020_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  alias, 1 drivers
v0x7fb1e0ed90d0_0 .net "CUR_STATE", 3 0, L_0x7fb1e0ee2770;  1 drivers
v0x7fb1e0ed9170_0 .var "CUR_STATE_REG", 3 0;
v0x7fb1e0ed9260_0 .var "D_MEM_BE", 0 0;
v0x7fb1e0ed9300_0 .var "D_MEM_CSN", 0 0;
v0x7fb1e0ed93a0_0 .var "D_MEM_WEN", 0 0;
v0x7fb1e0ed9440_0 .var "IR_WR", 0 0;
v0x7fb1e0ed9550_0 .var "I_MEM_CSN", 0 0;
v0x7fb1e0ed95e0_0 .var "MUX1", 0 0;
v0x7fb1e0ed9680_0 .var "MUX2", 1 0;
v0x7fb1e0ed9730_0 .var "MUX4", 0 0;
v0x7fb1e0ed97d0_0 .net "NUM_INST", 31 0, L_0x7fb1e0ee3210;  alias, 1 drivers
v0x7fb1e0ed9880_0 .net "NXT_STATE", 3 0, L_0x7fb1e0ee2800;  1 drivers
v0x7fb1e0ed9930_0 .var "NXT_STATE_REG", 3 0;
v0x7fb1e0ed99e0_0 .net "OPCODE", 6 0, L_0x7fb1e0ee2270;  alias, 1 drivers
v0x7fb1e0ed9b70_0 .var "PC_WR", 0 0;
v0x7fb1e0ed9c00_0 .var "PC_WRITE_COND", 0 0;
v0x7fb1e0ed9c90_0 .var "REWR_MUX", 0 0;
v0x7fb1e0ed9d30_0 .var "RF_WE", 0 0;
v0x7fb1e0ed9dd0_0 .net "RSTn", 0 0, L_0x7fb1e0ee2060;  alias, 1 drivers
v0x7fb1e0ed9ea0_0 .net "_ALU_CONTROL", 10 0, L_0x7fb1e0ee3130;  alias, 1 drivers
v0x7fb1e0ed9f30_0 .net "_ALU_WR", 0 0, L_0x7fb1e0ee2ab0;  alias, 1 drivers
v0x7fb1e0ed9fc0_0 .net "_D_MEM_BE", 3 0, L_0x7fb1e0ee3010;  alias, 1 drivers
v0x7fb1e0eda050_0 .net "_D_MEM_CSN", 0 0, L_0x7fb1e0ee32c0;  alias, 1 drivers
v0x7fb1e0eda0e0_0 .net "_D_MEM_WEN", 0 0, L_0x7fb1e0ee2e30;  alias, 1 drivers
v0x7fb1e0eda190_0 .net "_IR_WR", 0 0, L_0x7fb1e0ee2dc0;  alias, 1 drivers
v0x7fb1e0eda220_0 .net "_I_MEM_CSN", 0 0, L_0x7fb1e0ee31a0;  alias, 1 drivers
v0x7fb1e0eda2d0_0 .net "_MUX1", 0 0, L_0x7fb1e0ee28b0;  alias, 1 drivers
v0x7fb1e0eda360_0 .net "_MUX2", 1 0, L_0x7fb1e0ee2960;  alias, 1 drivers
v0x7fb1e0eda3f0_0 .net "_MUX4", 0 0, L_0x7fb1e0ee29f0;  alias, 1 drivers
v0x7fb1e0eda480_0 .var "_NUMINST", 31 0;
v0x7fb1e0ed9a80_0 .net "_PC_WR", 0 0, v0x7fb1e0ed9b70_0;  alias, 1 drivers
v0x7fb1e0eda710_0 .net "_PC_WRITE_COND", 0 0, v0x7fb1e0ed9c00_0;  alias, 1 drivers
v0x7fb1e0eda7a0_0 .net "_REWR_MUX", 0 0, L_0x7fb1e0ee2fa0;  alias, 1 drivers
v0x7fb1e0eda830_0 .net "_RF_WE", 0 0, L_0x7fb1e0ee2c10;  alias, 1 drivers
L_0x106a35008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0eda8c0_0 .net *"_s27", 2 0, L_0x106a35008;  1 drivers
E_0x7fb1e0ed8530 .event edge, v0x7fb1e0ed90d0_0, v0x7fb1e0ed99e0_0, v0x7fb1e0ed4ed0_0;
E_0x7fb1e0ed8e90 .event negedge, v0x7fb1e0ed3390_0;
L_0x7fb1e0ee3010 .concat [ 1 3 0 0], v0x7fb1e0ed9260_0, L_0x106a35008;
S_0x7fb1e0edab00 .scope module, "d_translate" "TRANSLATE" 6 117, 12 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "E_ADDR"
    .port_info 1 /OUTPUT 12 "T_ADDR"
L_0x7fb1e0ee3bb0 .functor BUFZ 12, v0x7fb1e0edae40_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fb1e0ed8c30_0 .net "E_ADDR", 31 0, L_0x7fb1e0ee3750;  alias, 1 drivers
v0x7fb1e0edada0_0 .net "T_ADDR", 11 0, L_0x7fb1e0ee3bb0;  alias, 1 drivers
v0x7fb1e0edae40_0 .var "reg_T_ADDR", 11 0;
E_0x7fb1e0edacf0 .event edge, v0x7fb1e0ed6f70_0;
S_0x7fb1e0edaf20 .scope module, "halt" "HALT" 6 84, 13 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "_Instruction"
    .port_info 1 /INPUT 32 "_RF_RD1"
    .port_info 2 /OUTPUT 1 "_halt"
L_0x7fb1e0ee34b0 .functor BUFZ 1, v0x7fb1e0edb3f0_0, C4<0>, C4<0>, C4<0>;
v0x7fb1e0edb200_0 .net "_Instruction", 31 0, L_0x7fb1e0ee4460;  alias, 1 drivers
v0x7fb1e0edb2d0_0 .net "_RF_RD1", 31 0, L_0x7fb1e0ee49e0;  alias, 1 drivers
v0x7fb1e0edb360_0 .net "_halt", 0 0, L_0x7fb1e0ee34b0;  alias, 1 drivers
v0x7fb1e0edb3f0_0 .var "reg_halt", 0 0;
E_0x7fb1e0edb1c0 .event edge, v0x7fb1e0ed41d0_0, v0x7fb1e0ed4ce0_0;
S_0x7fb1e0edb4e0 .scope module, "i_translate" "TRANSLATE" 6 113, 12 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "E_ADDR"
    .port_info 1 /OUTPUT 12 "T_ADDR"
L_0x7fb1e0ee3b40 .functor BUFZ 12, v0x7fb1e0edb880_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fb1e0edb720_0 .net "E_ADDR", 31 0, L_0x7fb1e0ee3520;  alias, 1 drivers
v0x7fb1e0edb7e0_0 .net "T_ADDR", 11 0, L_0x7fb1e0ee3b40;  alias, 1 drivers
v0x7fb1e0edb880_0 .var "reg_T_ADDR", 11 0;
E_0x7fb1e0edb6d0 .event edge, v0x7fb1e0edb720_0;
S_0x7fb1e0edb960 .scope module, "instreg" "INSTREG" 6 51, 14 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /OUTPUT 7 "OPCODE"
    .port_info 3 /OUTPUT 32 "IMMEDIATE"
    .port_info 4 /OUTPUT 5 "RS1"
    .port_info 5 /OUTPUT 5 "RS2"
    .port_info 6 /OUTPUT 3 "FUNCT3"
    .port_info 7 /OUTPUT 7 "FUNCT7"
    .port_info 8 /OUTPUT 5 "RD"
L_0x7fb1e0ee2270 .functor BUFZ 7, v0x7fb1e0edc560_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x7fb1e0ee2300 .functor BUFZ 32, v0x7fb1e0edc4c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb1e0ee2570 .functor BUFZ 3, v0x7fb1e0edc3a0_0, C4<000>, C4<000>, C4<000>;
L_0x7fb1e0ee2610 .functor BUFZ 7, v0x7fb1e0edc430_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x7fb1e0ee2680 .functor BUFZ 5, v0x7fb1e0edc610_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fb1e0edbc40_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  alias, 1 drivers
v0x7fb1e0edbdd0_0 .net "FUNCT3", 2 0, L_0x7fb1e0ee2570;  alias, 1 drivers
v0x7fb1e0edbe70_0 .net "FUNCT7", 6 0, L_0x7fb1e0ee2610;  alias, 1 drivers
v0x7fb1e0edbf00_0 .net "IMMEDIATE", 31 0, L_0x7fb1e0ee2300;  alias, 1 drivers
v0x7fb1e0edbf90_0 .net "INSTRUCTION", 31 0, L_0x7fb1e0ee4460;  alias, 1 drivers
v0x7fb1e0edc0a0_0 .net "OPCODE", 6 0, L_0x7fb1e0ee2270;  alias, 1 drivers
v0x7fb1e0edc130_0 .net "RD", 4 0, L_0x7fb1e0ee2680;  alias, 1 drivers
v0x7fb1e0edc1c0_0 .net "RS1", 4 0, v0x7fb1e0edc6c0_0;  alias, 1 drivers
v0x7fb1e0edc270_0 .net "RS2", 4 0, v0x7fb1e0edc770_0;  alias, 1 drivers
v0x7fb1e0edc3a0_0 .var "_FUNCT3", 2 0;
v0x7fb1e0edc430_0 .var "_FUNCT7", 6 0;
v0x7fb1e0edc4c0_0 .var "_IMMEDIATE", 31 0;
v0x7fb1e0edc560_0 .var "_OPCODE", 6 0;
v0x7fb1e0edc610_0 .var "_RD", 4 0;
v0x7fb1e0edc6c0_0 .var "_RS1", 4 0;
v0x7fb1e0edc770_0 .var "_RS2", 4 0;
S_0x7fb1e0edc900 .scope module, "mux1" "ONEBITMUX" 6 121, 8 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /INPUT 1 "CHECK"
    .port_info 4 /OUTPUT 32 "OUTPUT"
L_0x7fb1e0ee3ca0 .functor BUFZ 32, v0x7fb1e0edcf30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0edcb70_0 .net "CHECK", 0 0, L_0x7fb1e0ee3d40;  1 drivers
v0x7fb1e0edcc20_0 .net "INPUT1", 31 0, L_0x7fb1e0ee3520;  alias, 1 drivers
v0x7fb1e0edcce0_0 .net "INPUT2", 31 0, L_0x7fb1e0ee3820;  alias, 1 drivers
v0x7fb1e0edcdb0_0 .net "OUTPUT", 31 0, L_0x7fb1e0ee3ca0;  alias, 1 drivers
v0x7fb1e0edce60_0 .net "SIGNAL", 0 0, L_0x7fb1e0ee28b0;  alias, 1 drivers
v0x7fb1e0edcf30_0 .var "_OUTPUT", 31 0;
E_0x7fb1e0edcb10 .event edge, v0x7fb1e0eda2d0_0, v0x7fb1e0edb720_0, v0x7fb1e0edcb70_0, v0x7fb1e0ed63f0_0;
S_0x7fb1e0edd030 .scope module, "mux2" "TWOBITMUX" 6 142, 15 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /INPUT 32 "INPUT3"
    .port_info 4 /INPUT 32 "INPUT4"
    .port_info 5 /OUTPUT 32 "OUTPUT"
L_0x7fb1e0ee4140 .functor BUFZ 32, v0x7fb1e0edd750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x106a35248 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0edd2e0_0 .net "INPUT1", 31 0, L_0x106a35248;  1 drivers
v0x7fb1e0edd3a0_0 .net "INPUT2", 31 0, L_0x7fb1e0ee3980;  alias, 1 drivers
v0x7fb1e0edd460_0 .net "INPUT3", 31 0, L_0x7fb1e0ee2300;  alias, 1 drivers
L_0x106a35290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0edd530_0 .net "INPUT4", 31 0, L_0x106a35290;  1 drivers
v0x7fb1e0edd5c0_0 .net "OUTPUT", 31 0, L_0x7fb1e0ee4140;  alias, 1 drivers
v0x7fb1e0edd6a0_0 .net "SIGNAL", 1 0, L_0x7fb1e0ee2960;  alias, 1 drivers
v0x7fb1e0edd750_0 .var "_OUTPUT", 31 0;
E_0x7fb1e0edd270/0 .event edge, v0x7fb1e0eda360_0, v0x7fb1e0edd2e0_0, v0x7fb1e0ed69a0_0, v0x7fb1e0edbf00_0;
E_0x7fb1e0edd270/1 .event edge, v0x7fb1e0edd530_0;
E_0x7fb1e0edd270 .event/or E_0x7fb1e0edd270/0, E_0x7fb1e0edd270/1;
S_0x7fb1e0edd880 .scope module, "mux4" "ONEBITMUX" 6 128, 8 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /INPUT 1 "CHECK"
    .port_info 4 /OUTPUT 32 "OUTPUT"
L_0x7fb1e0ee3e20 .functor BUFZ 32, v0x7fb1e0eddeb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0eddb10_0 .net "CHECK", 0 0, L_0x7fb1e0ee3eb0;  1 drivers
v0x7fb1e0eddbc0_0 .net "INPUT1", 31 0, L_0x7fb1e0ee4290;  alias, 1 drivers
v0x7fb1e0eddca0_0 .net "INPUT2", 31 0, L_0x7fb1e0ee3750;  alias, 1 drivers
v0x7fb1e0eddd30_0 .net "OUTPUT", 31 0, L_0x7fb1e0ee3e20;  alias, 1 drivers
v0x7fb1e0eddde0_0 .net "SIGNAL", 0 0, L_0x7fb1e0ee29f0;  alias, 1 drivers
v0x7fb1e0eddeb0_0 .var "_OUTPUT", 31 0;
E_0x7fb1e0eddab0 .event edge, v0x7fb1e0eda3f0_0, v0x7fb1e0ed78f0_0, v0x7fb1e0eddb10_0, v0x7fb1e0ed6f70_0;
S_0x7fb1e0eddfd0 .scope module, "pc" "CONTROLREG" 6 89, 7 1 0, S_0x7fb1e0ed5b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "WREN"
    .port_info 2 /INPUT 32 "IN_VAL"
    .port_info 3 /INPUT 1 "IS_ALU"
    .port_info 4 /OUTPUT 32 "OUT_VAL"
L_0x7fb1e0ee3520 .functor BUFZ 32, v0x7fb1e0ede5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0ede200_0 .net "CLK", 0 0, L_0x7fb1e0ee1fc0;  alias, 1 drivers
v0x7fb1e0ede2a0_0 .net "IN_VAL", 31 0, L_0x7fb1e0ee3e20;  alias, 1 drivers
L_0x106a35050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb1e0ede360_0 .net "IS_ALU", 0 0, L_0x106a35050;  1 drivers
v0x7fb1e0ede410_0 .net "OUT_VAL", 31 0, L_0x7fb1e0ee3520;  alias, 1 drivers
v0x7fb1e0ede4e0_0 .net "WREN", 0 0, L_0x7fb1e0ee3680;  1 drivers
v0x7fb1e0ede5b0_0 .var "_VAL", 31 0;
    .scope S_0x7fb1e0ed56d0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1e0ed59e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1e0ed5a90_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fb1e0ed56d0;
T_1 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed59e0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed5a90_0, 0;
    %end;
    .thread T_1;
    .scope S_0x7fb1e0ed56d0;
T_2 ;
    %wait E_0x7fb1e0ed5830;
    %delay 5000, 0;
    %load/vec4 v0x7fb1e0ed59e0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed59e0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb1e0edb960;
T_3 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fb1e0edc560_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb1e0edc4c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb1e0edc6c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb1e0edc770_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb1e0edc3a0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fb1e0edc430_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb1e0edc610_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0x7fb1e0edb960;
T_4 ;
    %wait E_0x7fb1e0ecb300;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x7fb1e0edc6c0_0, 0;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x7fb1e0edc770_0, 0;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x7fb1e0edc610_0, 0;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x7fb1e0edc3a0_0, 0;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0x7fb1e0edc430_0, 0;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7fb1e0edc560_0, 0;
    %load/vec4 v0x7fb1e0edc560_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 5;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 7;
    %load/vec4 v0x7fb1e0edc4c0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 20;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 1, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 20;
T_4.8 ;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 1;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 8;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 1;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 10;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 1;
    %load/vec4 v0x7fb1e0edc4c0_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 11;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 11;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 11;
T_4.10 ;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 12;
    %load/vec4 v0x7fb1e0edc4c0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 20;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 1, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 20;
T_4.12 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 12;
    %load/vec4 v0x7fb1e0edc4c0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 20;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 1, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 20;
T_4.14 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 12;
    %load/vec4 v0x7fb1e0edc4c0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.15, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 20;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 1, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 20;
T_4.16 ;
    %vpi_call 14 80 "$display", "IMMEDIATE: %b", v0x7fb1e0edc4c0_0 {0 0 0};
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 1;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 4;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 6;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 1;
    %load/vec4 v0x7fb1e0edbf90_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 1;
    %load/vec4 v0x7fb1e0edc4c0_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 0, 0, 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 19;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 1, 0, 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0edc4c0_0, 4, 19;
T_4.18 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb1e0ed8a80;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0eda480_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb1e0ed9170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed95e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb1e0ed9680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9260_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7fb1e0ed8ec0_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7fb1e0ed8a80;
T_6 ;
    %wait E_0x7fb1e0ed8e90;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %load/vec4 v0x7fb1e0ed9170_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fb1e0eda480_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fb1e0eda480_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb1e0ed8a80;
T_7 ;
    %wait E_0x7fb1e0ecb300;
    %load/vec4 v0x7fb1e0ed9880_0;
    %store/vec4 v0x7fb1e0ed9170_0, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb1e0ed8a80;
T_8 ;
    %wait E_0x7fb1e0ed8530;
    %load/vec4 v0x7fb1e0ed90d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %jmp T_8.14;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed95e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb1e0ed9680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %load/vec4 v0x7fb1e0ed99e0_0;
    %load/vec4 v0x7fb1e0ed90d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb1e0ed8ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %vpi_call 11 85 "$display", "IF STAGE" {0 0 0};
    %load/vec4 v0x7fb1e0ed99e0_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %jmp T_8.18;
T_8.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %jmp T_8.18;
T_8.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
    %jmp T_8.14;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %vpi_call 11 104 "$display", "ID STAGE" {0 0 0};
    %load/vec4 v0x7fb1e0ed99e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %jmp T_8.24;
T_8.19 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %jmp T_8.24;
T_8.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %jmp T_8.24;
T_8.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %jmp T_8.24;
T_8.22 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %jmp T_8.24;
T_8.24 ;
    %pop/vec4 1;
    %jmp T_8.14;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed95e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb1e0ed9680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %load/vec4 v0x7fb1e0ed99e0_0;
    %load/vec4 v0x7fb1e0ed90d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb1e0ed8ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %jmp T_8.14;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed95e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb1e0ed9680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %load/vec4 v0x7fb1e0ed99e0_0;
    %load/vec4 v0x7fb1e0ed90d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb1e0ed8ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %jmp T_8.14;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed95e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb1e0ed9680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %load/vec4 v0x7fb1e0ed99e0_0;
    %load/vec4 v0x7fb1e0ed90d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb1e0ed8ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %vpi_call 11 163 "$display", "EX STAGE" {0 0 0};
    %load/vec4 v0x7fb1e0ed99e0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %jmp T_8.27;
T_8.25 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %jmp T_8.27;
T_8.26 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %jmp T_8.27;
T_8.27 ;
    %pop/vec4 1;
    %jmp T_8.14;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed95e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb1e0ed9680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %load/vec4 v0x7fb1e0ed99e0_0;
    %load/vec4 v0x7fb1e0ed90d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb1e0ed8ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9260_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %jmp T_8.14;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed95e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb1e0ed9680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %load/vec4 v0x7fb1e0ed99e0_0;
    %load/vec4 v0x7fb1e0ed90d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb1e0ed8ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %jmp T_8.14;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed95e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb1e0ed9680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %load/vec4 v0x7fb1e0ed99e0_0;
    %load/vec4 v0x7fb1e0ed90d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb1e0ed8ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %jmp T_8.14;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed95e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb1e0ed9680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %load/vec4 v0x7fb1e0ed99e0_0;
    %load/vec4 v0x7fb1e0ed90d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb1e0ed8ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %jmp T_8.14;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed95e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb1e0ed9680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %jmp T_8.14;
T_8.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %vpi_call 11 262 "$display", "WB STAGE" {0 0 0};
    %jmp T_8.14;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %jmp T_8.14;
T_8.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed9440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1e0ed93a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1e0ed9260_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb1e0ed9930_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9550_0, 0;
    %load/vec4 v0x7fb1e0ed9dd0_0;
    %inv;
    %assign/vec4 v0x7fb1e0ed9300_0, 0;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fb1e0edaf20;
T_9 ;
    %wait E_0x7fb1e0edb1c0;
    %load/vec4 v0x7fb1e0edb200_0;
    %pushi/vec4 32871, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb1e0edb2d0_0;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1e0edb3f0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1e0edb3f0_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fb1e0eddfd0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb1e0ede5b0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fb1e0eddfd0;
T_11 ;
    %wait E_0x7fb1e0ecb300;
    %load/vec4 v0x7fb1e0ede4e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7fb1e0ede360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_call 7 22 "$display", "writing %b in ALUout", v0x7fb1e0ede2a0_0 {0 0 0};
T_11.2 ;
    %load/vec4 v0x7fb1e0ede360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 7 23 "$display", "writing %b in PC", v0x7fb1e0ede2a0_0 {0 0 0};
T_11.4 ;
    %load/vec4 v0x7fb1e0ede2a0_0;
    %store/vec4 v0x7fb1e0ede5b0_0, 0, 32;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb1e0ed8380;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb1e0ed8950_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x7fb1e0ed8380;
T_13 ;
    %wait E_0x7fb1e0ecb300;
    %load/vec4 v0x7fb1e0ed8880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fb1e0ed8720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_call 7 22 "$display", "writing %b in ALUout", v0x7fb1e0ed8680_0 {0 0 0};
T_13.2 ;
    %load/vec4 v0x7fb1e0ed8720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %vpi_call 7 23 "$display", "writing %b in PC", v0x7fb1e0ed8680_0 {0 0 0};
T_13.4 ;
    %load/vec4 v0x7fb1e0ed8680_0;
    %store/vec4 v0x7fb1e0ed8950_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fb1e0ed6020;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1e0ed6480_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fb1e0ed6020;
T_15 ;
    %wait E_0x7fb1e0ecb300;
    %load/vec4 v0x7fb1e0ed6350_0;
    %pad/u 1;
    %store/vec4 v0x7fb1e0ed6480_0, 0, 1;
    %vpi_call 7 46 "$display", "value in register is : %b", v0x7fb1e0ed6350_0 {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb1e0ed6640;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1e0ed6a50_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7fb1e0ed6640;
T_17 ;
    %wait E_0x7fb1e0ecb300;
    %load/vec4 v0x7fb1e0ed68e0_0;
    %pad/u 1;
    %store/vec4 v0x7fb1e0ed6a50_0, 0, 1;
    %vpi_call 7 46 "$display", "value in register is : %b", v0x7fb1e0ed68e0_0 {0 0 0};
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fb1e0edb4e0;
T_18 ;
    %wait E_0x7fb1e0edb6d0;
    %load/vec4 v0x7fb1e0edb720_0;
    %pushi/vec4 4095, 0, 32;
    %and;
    %pad/u 12;
    %store/vec4 v0x7fb1e0edb880_0, 0, 12;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fb1e0edab00;
T_19 ;
    %wait E_0x7fb1e0edacf0;
    %load/vec4 v0x7fb1e0ed8c30_0;
    %pushi/vec4 4095, 0, 32;
    %and;
    %pad/u 12;
    %store/vec4 v0x7fb1e0edae40_0, 0, 12;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fb1e0edc900;
T_20 ;
    %wait E_0x7fb1e0edcb10;
    %load/vec4 v0x7fb1e0edce60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x7fb1e0edcc20_0;
    %store/vec4 v0x7fb1e0edcf30_0, 0, 32;
    %load/vec4 v0x7fb1e0edcb70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %vpi_call 8 19 "$display", "input is : %b", v0x7fb1e0edcc20_0 {0 0 0};
T_20.2 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fb1e0edcce0_0;
    %store/vec4 v0x7fb1e0edcf30_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fb1e0edd880;
T_21 ;
    %wait E_0x7fb1e0eddab0;
    %load/vec4 v0x7fb1e0eddde0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x7fb1e0eddbc0_0;
    %store/vec4 v0x7fb1e0eddeb0_0, 0, 32;
    %load/vec4 v0x7fb1e0eddb10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %vpi_call 8 19 "$display", "input is : %b", v0x7fb1e0eddbc0_0 {0 0 0};
T_21.2 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fb1e0eddca0_0;
    %store/vec4 v0x7fb1e0eddeb0_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fb1e0ed6c10;
T_22 ;
    %wait E_0x7fb1e0ed6e70;
    %load/vec4 v0x7fb1e0ed71a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x7fb1e0ed6f70_0;
    %store/vec4 v0x7fb1e0ed7270_0, 0, 32;
    %load/vec4 v0x7fb1e0ed6ec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %vpi_call 8 19 "$display", "input is : %b", v0x7fb1e0ed6f70_0 {0 0 0};
T_22.2 ;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fb1e0ed7020_0;
    %store/vec4 v0x7fb1e0ed7270_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fb1e0edd030;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb1e0edd750_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x7fb1e0edd030;
T_24 ;
    %wait E_0x7fb1e0edd270;
    %load/vec4 v0x7fb1e0edd6a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x7fb1e0edd2e0_0;
    %store/vec4 v0x7fb1e0edd750_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fb1e0edd6a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x7fb1e0edd3a0_0;
    %store/vec4 v0x7fb1e0edd750_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x7fb1e0edd6a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x7fb1e0edd460_0;
    %store/vec4 v0x7fb1e0edd750_0, 0, 32;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x7fb1e0edd530_0;
    %store/vec4 v0x7fb1e0edd750_0, 0, 32;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fb1e0ed73a0;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1e0ed7a80_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x7fb1e0ed73a0;
T_26 ;
    %wait E_0x7fb1e0ed75d0;
    %load/vec4 v0x7fb1e0ed7840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_26.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_26.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_26.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_26.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_26.16, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %jmp T_26.18;
T_26.0 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %add;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %vpi_call 9 26 "$display", "A: %b, B: %b, ALU OUTPUT: %b", v0x7fb1e0ed7620_0, v0x7fb1e0ed76d0_0, v0x7fb1e0ed7780_0 {0 0 0};
    %jmp T_26.18;
T_26.1 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %sub;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %jmp T_26.18;
T_26.2 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %jmp T_26.18;
T_26.3 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %cmp/s;
    %jmp/0xz  T_26.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %jmp T_26.20;
T_26.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
T_26.20 ;
    %jmp T_26.18;
T_26.4 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %cmp/u;
    %jmp/0xz  T_26.21, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %jmp T_26.22;
T_26.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
T_26.22 ;
    %jmp T_26.18;
T_26.5 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %xor;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %jmp T_26.18;
T_26.6 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %jmp T_26.18;
T_26.7 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %jmp T_26.18;
T_26.8 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %or;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %jmp T_26.18;
T_26.9 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %and;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %jmp T_26.18;
T_26.10 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %cmp/e;
    %jmp/0xz  T_26.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1e0ed7a80_0, 0, 1;
T_26.23 ;
    %jmp T_26.18;
T_26.11 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %cmp/ne;
    %jmp/0xz  T_26.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1e0ed7a80_0, 0, 1;
T_26.25 ;
    %jmp T_26.18;
T_26.12 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %cmp/s;
    %jmp/0xz  T_26.27, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1e0ed7a80_0, 0, 1;
T_26.27 ;
    %jmp T_26.18;
T_26.13 ;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %load/vec4 v0x7fb1e0ed7620_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_26.29, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1e0ed7a80_0, 0, 1;
T_26.29 ;
    %jmp T_26.18;
T_26.14 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %cmp/u;
    %jmp/0xz  T_26.31, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1e0ed7a80_0, 0, 1;
T_26.31 ;
    %jmp T_26.18;
T_26.15 ;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %load/vec4 v0x7fb1e0ed7620_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_26.33, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1e0ed7a80_0, 0, 1;
T_26.33 ;
    %jmp T_26.18;
T_26.16 ;
    %load/vec4 v0x7fb1e0ed7620_0;
    %load/vec4 v0x7fb1e0ed76d0_0;
    %add;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %load/vec4 v0x7fb1e0ed7780_0;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0x7fb1e0ed7780_0, 0, 32;
    %jmp T_26.18;
T_26.18 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fb1e0ed7ba0;
T_27 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fb1e0ed80f0_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb1e0ed81e0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb1e0ed8290_0, 0, 5;
    %end;
    .thread T_27;
    .scope S_0x7fb1e0ed7ba0;
T_28 ;
    %wait E_0x7fb1e0ed6dc0;
    %load/vec4 v0x7fb1e0ed7e20_0;
    %parti/s 7, 4, 4;
    %store/vec4 v0x7fb1e0ed80f0_0, 0, 7;
    %load/vec4 v0x7fb1e0ed7e20_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x7fb1e0ed81e0_0, 0, 4;
    %load/vec4 v0x7fb1e0ed81e0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_28.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fb1e0ed81e0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x7fb1e0ed81e0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_28.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x7fb1e0ed81e0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_28.6, 4;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x7fb1e0ed81e0_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb1e0ed80f0_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x7fb1e0ed81e0_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb1e0ed80f0_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.11;
T_28.10 ;
    %load/vec4 v0x7fb1e0ed81e0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb1e0ed80f0_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.12, 8;
    %load/vec4 v0x7fb1e0ed8040_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_28.14, 4;
    %load/vec4 v0x7fb1e0ed7f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.23, 6;
    %jmp T_28.24;
T_28.16 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.24;
T_28.17 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.24;
T_28.18 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.24;
T_28.19 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.24;
T_28.20 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.24;
T_28.21 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.24;
T_28.22 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.24;
T_28.23 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.24;
T_28.24 ;
    %pop/vec4 1;
    %jmp T_28.15;
T_28.14 ;
    %load/vec4 v0x7fb1e0ed7f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.26, 6;
    %jmp T_28.27;
T_28.25 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.27;
T_28.26 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.27;
T_28.27 ;
    %pop/vec4 1;
T_28.15 ;
    %jmp T_28.13;
T_28.12 ;
    %load/vec4 v0x7fb1e0ed81e0_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb1e0ed80f0_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.28, 8;
    %load/vec4 v0x7fb1e0ed7f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %jmp T_28.38;
T_28.30 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.38;
T_28.31 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.38;
T_28.32 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.38;
T_28.33 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.38;
T_28.34 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.38;
T_28.35 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.38;
T_28.36 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.38;
T_28.37 ;
    %load/vec4 v0x7fb1e0ed8040_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_28.39, 4;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.40;
T_28.39 ;
    %load/vec4 v0x7fb1e0ed8040_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_28.41, 4;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
T_28.41 ;
T_28.40 ;
    %jmp T_28.38;
T_28.38 ;
    %pop/vec4 1;
    %jmp T_28.29;
T_28.28 ;
    %load/vec4 v0x7fb1e0ed81e0_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb1e0ed80f0_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.43, 8;
    %load/vec4 v0x7fb1e0ed7f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.46, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.47, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.48, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.50, 6;
    %jmp T_28.51;
T_28.45 ;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.51;
T_28.46 ;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.51;
T_28.47 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.51;
T_28.48 ;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.51;
T_28.49 ;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.51;
T_28.50 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x7fb1e0ed8290_0, 0;
    %jmp T_28.51;
T_28.51 ;
    %pop/vec4 1;
T_28.43 ;
T_28.29 ;
T_28.13 ;
T_28.11 ;
T_28.9 ;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fb1e0ed5b40;
T_29 ;
    %wait E_0x7fb1e0ed5fe0;
    %load/vec4 v0x7fb1e0ee0830_0;
    %store/vec4 v0x7fb1e0edf5b0_0, 0, 12;
    %load/vec4 v0x7fb1e0ee0950_0;
    %store/vec4 v0x7fb1e0edfb30_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fb1e0ed3980;
T_30 ;
    %vpi_call 3 19 "$readmemh", P_0x7fb1e0ed3b80, v0x7fb1e0ed43b0 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x7fb1e0ed3980;
T_31 ;
    %wait E_0x7fb1e0ecb300;
    %load/vec4 v0x7fb1e0ed4070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x7fb1e0ed4260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x7fb1e0ed3ec0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb1e0ed43b0, 4;
    %store/vec4 v0x7fb1e0ed4300_0, 0, 32;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x7fb1e0ed3ec0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb1e0ed43b0, 4;
    %store/vec4 v0x7fb1e0ed44c0_0, 0, 32;
    %load/vec4 v0x7fb1e0ed3f50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x7fb1e0ed4100_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0ed44c0_0, 4, 8;
T_31.4 ;
    %load/vec4 v0x7fb1e0ed3f50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x7fb1e0ed4100_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0ed44c0_0, 4, 8;
T_31.6 ;
    %load/vec4 v0x7fb1e0ed3f50_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %load/vec4 v0x7fb1e0ed4100_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0ed44c0_0, 4, 8;
T_31.8 ;
    %load/vec4 v0x7fb1e0ed3f50_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %load/vec4 v0x7fb1e0ed4100_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0ed44c0_0, 4, 8;
T_31.10 ;
    %load/vec4 v0x7fb1e0ed44c0_0;
    %load/vec4 v0x7fb1e0ed3ec0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x7fb1e0ed43b0, 4, 0;
T_31.3 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fb1e0ea1ea0;
T_32 ;
    %end;
    .thread T_32;
    .scope S_0x7fb1e0ea1ea0;
T_33 ;
    %wait E_0x7fb1e0ecb300;
    %load/vec4 v0x7fb1e0ed3420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x7fb1e0ed3610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x7fb1e0e00370_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7fb1e0ed3760, 4;
    %store/vec4 v0x7fb1e0ed36b0_0, 0, 32;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x7fb1e0e00370_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7fb1e0ed3760, 4;
    %store/vec4 v0x7fb1e0ed3870_0, 0, 32;
    %load/vec4 v0x7fb1e0ed32f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x7fb1e0ed34b0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0ed3870_0, 4, 8;
T_33.4 ;
    %load/vec4 v0x7fb1e0ed32f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x7fb1e0ed34b0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0ed3870_0, 4, 8;
T_33.6 ;
    %load/vec4 v0x7fb1e0ed32f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %load/vec4 v0x7fb1e0ed34b0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0ed3870_0, 4, 8;
T_33.8 ;
    %load/vec4 v0x7fb1e0ed32f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.10, 8;
    %load/vec4 v0x7fb1e0ed34b0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1e0ed3870_0, 4, 8;
T_33.10 ;
    %load/vec4 v0x7fb1e0ed3870_0;
    %load/vec4 v0x7fb1e0e00370_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x7fb1e0ed3760, 4, 0;
T_33.3 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fb1e0ed45d0;
T_34 ;
    %wait E_0x7fb1e0ecb300;
    %load/vec4 v0x7fb1e0ed5130_0;
    %load/vec4 v0x7fb1e0ed4f70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x7fb1e0ed5020_0;
    %load/vec4 v0x7fb1e0ed4f70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fb1e0ed4ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 3840, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 256, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x7fb1e0ed4f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb1e0ed4e40, 4;
    %load/vec4 v0x7fb1e0ed4f70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ed4e40, 0, 4;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fb1e0ea2100;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0ee1e70_0, 0;
    %delay 1000000000, 0;
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x7fb1e0ea2100;
T_36 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1cc0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1d50, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1c30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %end;
    .thread T_36;
    .scope S_0x7fb1e0ea2100;
T_37 ;
    %wait E_0x7fb1e0ecb300;
    %load/vec4 v0x7fb1e0ee1ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x7fb1e0ee1e70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fb1e0ee1e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb1e0ee1f10_0, 0, 32;
T_37.2 ;
    %load/vec4 v0x7fb1e0ee1f10_0;
    %cmpi/u 22, 0, 32;
    %jmp/0xz T_37.3, 5;
    %load/vec4 v0x7fb1e0ee1510_0;
    %ix/getv 4, v0x7fb1e0ee1f10_0;
    %load/vec4a v0x7fb1e0ee1d50, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv 4, v0x7fb1e0ee1f10_0;
    %load/vec4a v0x7fb1e0ee1de0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x7fb1e0ee15a0_0;
    %ix/getv 4, v0x7fb1e0ee1f10_0;
    %load/vec4a v0x7fb1e0ee1c30, 4;
    %cmp/e;
    %jmp/0xz  T_37.6, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 3, v0x7fb1e0ee1f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %vpi_call 2 161 "$display", "Test #%s has been passed", &A<v0x7fb1e0ee1cc0, v0x7fb1e0ee1f10_0 > {0 0 0};
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv 3, v0x7fb1e0ee1f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1e0ee1de0, 0, 4;
    %vpi_call 2 165 "$display", "Test #%s has been failed!", &A<v0x7fb1e0ee1cc0, v0x7fb1e0ee1f10_0 > {0 0 0};
    %vpi_call 2 166 "$display", "output_port = 0x%0x (Ans : 0x%0x)", v0x7fb1e0ee15a0_0, &A<v0x7fb1e0ee1c30, v0x7fb1e0ee1f10_0 > {0 0 0};
    %vpi_call 2 167 "$finish" {0 0 0};
T_37.7 ;
T_37.4 ;
    %load/vec4 v0x7fb1e0ee1f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb1e0ee1f10_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
    %load/vec4 v0x7fb1e0ee1190_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %vpi_call 2 173 "$display", "Finish: %d cycle", v0x7fb1e0ee1e70_0 {0 0 0};
    %vpi_call 2 174 "$display", "Success." {0 0 0};
    %vpi_call 2 175 "$finish" {0 0 0};
T_37.8 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "../testbench/TB_RISCV_inst.v";
    "Mem_Model.v";
    "REG_FILE.v";
    "RISCV_CLKRST.v";
    "RISCV_TOP.v";
    "reg.v";
    "onebitmux.v";
    "alu.v";
    "alucontrol.v";
    "controller.v";
    "translate.v";
    "halt.v";
    "instreg.v";
    "twobitmux.v";
