module ALU8bit(num_1,num_2,flagC,flagZ,flago,a);    
 
input [7:0]  num_1,num_2;
wire [9:0] carry;
  
output [7:0] a;
wire [8:0] Result;
output flagC,flagZ;
output flago;   
assign carry[0] =0;


assign Result = num_1 + num_2;

assign a[0] = Result[0];
assign a[1] = Result[1];
assign a[2] = Result[2];
assign a[3] = Result[3];
assign a[4] = Result[4];
assign a[5] = Result[5];
assign a[6] = Result[6];
assign a[7] = Result[7];
assign carry[1] = (carry[0] & (num_1[0] ^ num_2[0])) | (num_1[0] & num_2[0]) ;
assign carry[2] = (carry[1] & (num_1[1] ^ num_2[1])) | (num_1[1] & num_2[1]) ;
assign carry[3] = (carry[2] & (num_1[2] ^ num_2[2])) | (num_1[2] & num_2[2]) ;
assign carry[4] = (carry[3] & (num_1[3] ^ num_2[3])) | (num_1[3] & num_2[3]) ;
assign carry[5] = (carry[4] & (num_1[4] ^ num_2[4])) | (num_1[4] & num_2[4]) ;
assign carry[6] = (carry[5] & (num_1[5] ^ num_2[5])) | (num_1[5] & num_2[5]) ;
assign carry[7] = (carry[6] & (num_1[6] ^ num_2[6])) | (num_1[6] & num_2[6]) ;
assign carry[8] = (carry[7] & (num_1[7] ^ num_2[7])) | (num_1[7] & num_2[7]) ;


assign flago = carry[7] ^ carry[8];

assign flagC  = Result[8];
assign flagZ  = (Result == 9'b0);


endmodule


