$date
	Thu Oct 30 18:51:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_adder $end
$var wire 4 ! out [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 4 & c [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 &
b1 %
b1 $
b1 #
b1 "
b10 !
$end
#10
b11 #
b11 %
b101 !
b101 &
b10 "
b10 $
#20
b111 #
b111 %
b1101 !
b1101 &
b110 "
b110 $
#30
b1010 #
b1010 %
b11 !
b11 &
b1001 "
b1001 $
#40
