INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/IVS_2/IVS_2.srcs/sim_1/new/Master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_tb
INFO: [VRFC 10-2458] undeclared symbol cs0, assumed default net type wire [C:/Vivado_project/IVS_2/IVS_2.srcs/sim_1/new/Master_tb.v:60]
INFO: [VRFC 10-2458] undeclared symbol cs1, assumed default net type wire [C:/Vivado_project/IVS_2/IVS_2.srcs/sim_1/new/Master_tb.v:61]
