{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643490705402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643490705432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 29 16:11:44 2022 " "Processing started: Sat Jan 29 16:11:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643490705432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490705432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc -c adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc -c adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490705432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643490709561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643490709561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/unsaved.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsaved/synthesis/unsaved.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsaved-rtl " "Found design unit 1: unsaved-rtl" {  } { { "unsaved/synthesis/unsaved.vhd" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/unsaved.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920557 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved/synthesis/unsaved.vhd" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/unsaved.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_irq_mapper.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920684 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643490920745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643490920746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920748 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643490920756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643490920757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920761 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_sysid " "Found entity 1: unsaved_sysid" {  } { { "unsaved/synthesis/submodules/unsaved_sysid.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2.v 21 21 " "Found 21 design units, including 21 entities, in source file unsaved/synthesis/submodules/unsaved_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_register_bank_a_module " "Found entity 1: unsaved_nios2_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_nios2_register_bank_b_module " "Found entity 2: unsaved_nios2_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_nios2_nios2_oci_debug " "Found entity 3: unsaved_nios2_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_nios2_ociram_sp_ram_module " "Found entity 4: unsaved_nios2_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_nios2_nios2_ocimem " "Found entity 5: unsaved_nios2_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_nios2_nios2_avalon_reg " "Found entity 6: unsaved_nios2_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_nios2_nios2_oci_break " "Found entity 7: unsaved_nios2_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_nios2_nios2_oci_xbrk " "Found entity 8: unsaved_nios2_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_nios2_nios2_oci_dbrk " "Found entity 9: unsaved_nios2_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_nios2_nios2_oci_itrace " "Found entity 10: unsaved_nios2_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_nios2_nios2_oci_td_mode " "Found entity 11: unsaved_nios2_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_nios2_nios2_oci_dtrace " "Found entity 12: unsaved_nios2_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_nios2_nios2_oci_compute_input_tm_cnt " "Found entity 13: unsaved_nios2_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_nios2_nios2_oci_fifo_wrptr_inc " "Found entity 14: unsaved_nios2_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_nios2_nios2_oci_fifo_cnt_inc " "Found entity 15: unsaved_nios2_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_nios2_nios2_oci_fifo " "Found entity 16: unsaved_nios2_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_nios2_nios2_oci_pib " "Found entity 17: unsaved_nios2_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_nios2_nios2_oci_im " "Found entity 18: unsaved_nios2_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_nios2_nios2_performance_monitors " "Found entity 19: unsaved_nios2_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_nios2_nios2_oci " "Found entity 20: unsaved_nios2_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_nios2 " "Found entity 21: unsaved_nios2" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_jtag_debug_module_sysclk " "Found entity 1: unsaved_nios2_jtag_debug_module_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_sysclk.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_jtag_debug_module_tck " "Found entity 1: unsaved_nios2_jtag_debug_module_tck" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_tck.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490920990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490920990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_jtag_debug_module_wrapper " "Found entity 1: unsaved_nios2_jtag_debug_module_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490921001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_oci_test_bench " "Found entity 1: unsaved_nios2_oci_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_oci_test_bench.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490921011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_test_bench " "Found entity 1: unsaved_nios2_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_test_bench.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490921025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_memory " "Found entity 1: unsaved_memory" {  } { { "unsaved/synthesis/submodules/unsaved_memory.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490921052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_leds " "Found entity 1: unsaved_leds" {  } { { "unsaved/synthesis/submodules/unsaved_leds.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490921066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file unsaved/synthesis/submodules/unsaved_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_sim_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921100 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_scfifo_w " "Found entity 2: unsaved_jtag_uart_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921100 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_sim_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921100 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_scfifo_r " "Found entity 4: unsaved_jtag_uart_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921100 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart " "Found entity 5: unsaved_jtag_uart" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490921100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "unsaved/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490921117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_adc " "Found entity 1: unsaved_adc" {  } { { "unsaved/synthesis/submodules/unsaved_adc.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_adc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490921124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.bdf" "" { Schematic "E:/github/Modulo3FPGA/clase6/adc/adc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490921129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490921129 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2.v(1617) " "Verilog HDL or VHDL warning at unsaved_nios2.v(1617): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643490921205 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2.v(1619) " "Verilog HDL or VHDL warning at unsaved_nios2.v(1619): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643490921205 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2.v(1777) " "Verilog HDL or VHDL warning at unsaved_nios2.v(1777): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643490921206 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2.v(2607) " "Verilog HDL or VHDL warning at unsaved_nios2.v(2607): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643490921214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc " "Elaborating entity \"adc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643490921714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:inst " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:inst\"" {  } { { "adc.bdf" "inst" { Schematic "E:/github/Modulo3FPGA/clase6/adc/adc.bdf" { { 80 232 696 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490921755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_adc unsaved:inst\|unsaved_adc:adc " "Elaborating entity \"unsaved_adc\" for hierarchy \"unsaved:inst\|unsaved_adc:adc\"" {  } { { "unsaved/synthesis/unsaved.vhd" "adc" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/unsaved.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490921888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc unsaved:inst\|unsaved_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"unsaved:inst\|unsaved_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "unsaved/synthesis/submodules/unsaved_adc.v" "ADC_CTRL" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_adc.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490921989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart unsaved:inst\|unsaved_jtag_uart:jtag_uart " "Elaborating entity \"unsaved_jtag_uart\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\"" {  } { { "unsaved/synthesis/unsaved.vhd" "jtag_uart" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/unsaved.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490922148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_scfifo_w unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w " "Elaborating entity \"unsaved_jtag_uart_scfifo_w\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "the_unsaved_jtag_uart_scfifo_w" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490922220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "wfifo" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490923338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490923359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490923359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490923359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490923359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490923359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490923359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490923359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490923359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490923359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490923359 ""}  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643490923359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490923562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490923562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartusprime/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490923566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490923867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490923867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/github/Modulo3FPGA/clase6/adc/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490923924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490924128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490924128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/github/Modulo3FPGA/clase6/adc/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490924143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490924431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490924431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/github/Modulo3FPGA/clase6/adc/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490924442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490924800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490924800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/github/Modulo3FPGA/clase6/adc/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490924806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490925357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490925357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/github/Modulo3FPGA/clase6/adc/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490925366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_scfifo_r unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_r:the_unsaved_jtag_uart_scfifo_r " "Elaborating entity \"unsaved_jtag_uart_scfifo_r\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_r:the_unsaved_jtag_uart_scfifo_r\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "the_unsaved_jtag_uart_scfifo_r" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490925537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "unsaved_jtag_uart_alt_jtag_atlantic" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490927148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490927259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490927259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490927259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490927259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490927259 ""}  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643490927259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/quartusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490927933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490928693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_leds unsaved:inst\|unsaved_leds:leds " "Elaborating entity \"unsaved_leds\" for hierarchy \"unsaved:inst\|unsaved_leds:leds\"" {  } { { "unsaved/synthesis/unsaved.vhd" "leds" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/unsaved.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490928955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_memory unsaved:inst\|unsaved_memory:memory " "Elaborating entity \"unsaved_memory\" for hierarchy \"unsaved:inst\|unsaved_memory:memory\"" {  } { { "unsaved/synthesis/unsaved.vhd" "memory" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/unsaved.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490928994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_memory.v" "the_altsyncram" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490929345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_memory.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490929393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_memory.hex " "Parameter \"init_file\" = \"unsaved_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490929393 ""}  } { { "unsaved/synthesis/submodules/unsaved_memory.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643490929393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jag1 " "Found entity 1: altsyncram_jag1" {  } { { "db/altsyncram_jag1.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/altsyncram_jag1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490929719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490929719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jag1 unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_jag1:auto_generated " "Elaborating entity \"altsyncram_jag1\" for hierarchy \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_jag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490929723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490931483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490931483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_jag1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_jag1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_jag1.tdf" "decode3" { Text "E:/github/Modulo3FPGA/clase6/adc/db/altsyncram_jag1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490931492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490931763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490931763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_jag1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_jag1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_jag1.tdf" "mux2" { Text "E:/github/Modulo3FPGA/clase6/adc/db/altsyncram_jag1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490931770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2 unsaved:inst\|unsaved_nios2:nios2 " "Elaborating entity \"unsaved_nios2\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\"" {  } { { "unsaved/synthesis/unsaved.vhd" "nios2" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/unsaved.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490932528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_test_bench unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_test_bench:the_unsaved_nios2_test_bench " "Elaborating entity \"unsaved_nios2_test_bench\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_test_bench:the_unsaved_nios2_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_test_bench" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490933430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_register_bank_a_module unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a " "Elaborating entity \"unsaved_nios2_register_bank_a_module\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "unsaved_nios2_register_bank_a" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490933579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_altsyncram" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490933745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490933901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_nios2_rf_ram_a.mif " "Parameter \"init_file\" = \"unsaved_nios2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490933902 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643490933902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qag1 " "Found entity 1: altsyncram_qag1" {  } { { "db/altsyncram_qag1.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/altsyncram_qag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490934508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490934508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qag1 unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_qag1:auto_generated " "Elaborating entity \"altsyncram_qag1\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_qag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490934514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_register_bank_b_module unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b " "Elaborating entity \"unsaved_nios2_register_bank_b_module\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "unsaved_nios2_register_bank_b" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490935884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_altsyncram" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490936016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490936073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_nios2_rf_ram_b.mif " "Parameter \"init_file\" = \"unsaved_nios2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490936074 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643490936074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rag1 " "Found entity 1: altsyncram_rag1" {  } { { "db/altsyncram_rag1.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/altsyncram_rag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490936385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490936385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rag1 unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_rag1:auto_generated " "Elaborating entity \"altsyncram_rag1\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_rag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490936392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci " "Elaborating entity \"unsaved_nios2_nios2_oci\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490937112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_debug unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug " "Elaborating entity \"unsaved_nios2_nios2_oci_debug\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_debug" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490937253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_altera_std_synchronizer" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490937492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490937571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490937572 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643490937572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_ocimem unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem " "Elaborating entity \"unsaved_nios2_nios2_ocimem\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_ocimem" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490937591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_ociram_sp_ram_module unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram " "Elaborating entity \"unsaved_nios2_ociram_sp_ram_module\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "unsaved_nios2_ociram_sp_ram" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490937818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_altsyncram" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490937904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490937951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_nios2_ociram_default_contents.mif " "Parameter \"init_file\" = \"unsaved_nios2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490937951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490937951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490937951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490937951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490937951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490937951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490937951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490937951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490937951 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643490937951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dh81 " "Found entity 1: altsyncram_dh81" {  } { { "db/altsyncram_dh81.tdf" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/altsyncram_dh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643490938390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643490938390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dh81 unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dh81:auto_generated " "Elaborating entity \"altsyncram_dh81\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dh81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490938394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_avalon_reg unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_avalon_reg:the_unsaved_nios2_nios2_avalon_reg " "Elaborating entity \"unsaved_nios2_nios2_avalon_reg\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_avalon_reg:the_unsaved_nios2_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_avalon_reg" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490939494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_break unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_break:the_unsaved_nios2_nios2_oci_break " "Elaborating entity \"unsaved_nios2_nios2_oci_break\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_break:the_unsaved_nios2_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_break" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490939544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_xbrk unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_xbrk:the_unsaved_nios2_nios2_oci_xbrk " "Elaborating entity \"unsaved_nios2_nios2_oci_xbrk\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_xbrk:the_unsaved_nios2_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_xbrk" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490940046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_dbrk unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dbrk:the_unsaved_nios2_nios2_oci_dbrk " "Elaborating entity \"unsaved_nios2_nios2_oci_dbrk\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dbrk:the_unsaved_nios2_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_dbrk" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490940133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_itrace unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_itrace:the_unsaved_nios2_nios2_oci_itrace " "Elaborating entity \"unsaved_nios2_nios2_oci_itrace\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_itrace:the_unsaved_nios2_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_itrace" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490940353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_dtrace unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dtrace:the_unsaved_nios2_nios2_oci_dtrace " "Elaborating entity \"unsaved_nios2_nios2_oci_dtrace\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dtrace:the_unsaved_nios2_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_dtrace" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490940732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_td_mode unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dtrace:the_unsaved_nios2_nios2_oci_dtrace\|unsaved_nios2_nios2_oci_td_mode:unsaved_nios2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_nios2_nios2_oci_td_mode\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dtrace:the_unsaved_nios2_nios2_oci_dtrace\|unsaved_nios2_nios2_oci_td_mode:unsaved_nios2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "unsaved_nios2_nios2_oci_trc_ctrl_td_mode" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490941055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_fifo unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo " "Elaborating entity \"unsaved_nios2_nios2_oci_fifo\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_fifo" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490941079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_compute_input_tm_cnt unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_nios2_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_compute_input_tm_cnt" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490941279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_fifo_wrptr_inc unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_nios2_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_fifo_wrptr_inc" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490941314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_fifo_cnt_inc unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_nios2_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_fifo_cnt_inc" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490941337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_oci_test_bench unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_oci_test_bench:the_unsaved_nios2_oci_test_bench " "Elaborating entity \"unsaved_nios2_oci_test_bench\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_oci_test_bench:the_unsaved_nios2_oci_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_oci_test_bench" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490941430 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "unsaved_nios2_oci_test_bench " "Entity \"unsaved_nios2_oci_test_bench\" contains only dangling pins" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_oci_test_bench" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1643490941432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_pib unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_pib:the_unsaved_nios2_nios2_oci_pib " "Elaborating entity \"unsaved_nios2_nios2_oci_pib\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_pib:the_unsaved_nios2_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_pib" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490941450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_im unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_im:the_unsaved_nios2_nios2_oci_im " "Elaborating entity \"unsaved_nios2_nios2_oci_im\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_im:the_unsaved_nios2_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_im" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490941573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_jtag_debug_module_wrapper unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper " "Elaborating entity \"unsaved_nios2_jtag_debug_module_wrapper\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_jtag_debug_module_wrapper" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490941689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_jtag_debug_module_tck unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|unsaved_nios2_jtag_debug_module_tck:the_unsaved_nios2_jtag_debug_module_tck " "Elaborating entity \"unsaved_nios2_jtag_debug_module_tck\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|unsaved_nios2_jtag_debug_module_tck:the_unsaved_nios2_jtag_debug_module_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "the_unsaved_nios2_jtag_debug_module_tck" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490941756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_jtag_debug_module_sysclk unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|unsaved_nios2_jtag_debug_module_sysclk:the_unsaved_nios2_jtag_debug_module_sysclk " "Elaborating entity \"unsaved_nios2_jtag_debug_module_sysclk\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|unsaved_nios2_jtag_debug_module_sysclk:the_unsaved_nios2_jtag_debug_module_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "the_unsaved_nios2_jtag_debug_module_sysclk" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490942151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "unsaved_nios2_jtag_debug_module_phy" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490942648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490942693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy " "Instantiated megafunction \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490942719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490942719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490942719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490942719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490942719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490942719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490942719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490942719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643490942719 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643490942719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/quartusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490942750 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/quartusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490942771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/quartusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490942854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490943161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_sysid unsaved:inst\|unsaved_sysid:sysid " "Elaborating entity \"unsaved_sysid\" for hierarchy \"unsaved:inst\|unsaved_sysid:sysid\"" {  } { { "unsaved/synthesis/unsaved.vhd" "sysid" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/unsaved.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490943412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0 unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_mm_interconnect_0\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\"" {  } { { "unsaved/synthesis/unsaved.vhd" "mm_interconnect_0" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/unsaved.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490943529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_data_master_translator" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490945247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490945412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "adc_adc_slave_translator" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490945568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490945784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490946361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_jtag_debug_module_translator" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490946639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "leds_s1_translator" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490946804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "memory_s1_translator" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490946968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_data_master_agent" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490947045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490947133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "adc_adc_slave_agent" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490947187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490947400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "adc_adc_slave_agent_rsp_fifo" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490947498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_mm_interconnect_0_router\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490947860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_default_decode unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490947959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002 unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_mm_interconnect_0_router_002\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_002" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490948092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002_default_decode unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490948155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_demux" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490948288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_mux" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490948377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490948479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490948553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_demux unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_demux\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_demux" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490948827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_mux" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490948986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490949175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490949197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490949297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490949463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_irq_mapper unsaved:inst\|unsaved_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_irq_mapper\" for hierarchy \"unsaved:inst\|unsaved_irq_mapper:irq_mapper\"" {  } { { "unsaved/synthesis/unsaved.vhd" "irq_mapper" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/unsaved.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490949785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/unsaved.vhd" "rst_controller" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/unsaved.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490949875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490950046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643490950071 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1643490957367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.29.16:16:57 Progress: Loading sld08cb0afb/alt_sld_fab_wrapper_hw.tcl " "2022.01.29.16:16:57 Progress: Loading sld08cb0afb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491017745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491076646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491080605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491121839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491123288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491125263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491126874 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491126914 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491126918 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1643491128225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld08cb0afb/alt_sld_fab.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/ip/sld08cb0afb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643491130617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491130617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643491131683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491131683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643491131776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491131776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643491132542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491132542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643491133470 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643491133470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491133470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643491134578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491134578 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1643491190159 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "unsaved/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 3227 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 4195 -1 0 } } { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 352 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 398 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 3803 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/unsaved_nios2.v" 619 -1 0 } } { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1643491191158 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1643491191159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643491198764 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643491209305 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/github/Modulo3FPGA/clase6/adc/output_files/adc.map.smsg " "Generated suppressed messages file E:/github/Modulo3FPGA/clase6/adc/output_files/adc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491214188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643491228474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643491228474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2461 " "Implemented 2461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643491230622 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643491230622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2267 " "Implemented 2267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643491230622 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1643491230622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643491230622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643491231137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 29 16:20:31 2022 " "Processing ended: Sat Jan 29 16:20:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643491231137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:47 " "Elapsed time: 00:08:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643491231137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643491231137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643491231137 ""}
