# Enhanced Debug Signals for Write Enable Triggering

## å•é¡Œã®åˆ†æ
`write_enable`ä¿¡å·ã§ãƒˆãƒªã‚¬ãƒ¼ã•ã‚Œãªã„å•é¡Œã«å¯¾ã—ã¦ã€åŒ…æ‹¬çš„ãªãƒ‡ãƒãƒƒã‚°ä¿¡å·ã‚’è¿½åŠ ã—ã¾ã—ãŸã€‚

## è¿½åŠ ã•ã‚ŒãŸãƒ‡ãƒãƒƒã‚°ä¿¡å·

### ğŸ¯ **åŸºæœ¬åˆ¶å¾¡ä¿¡å·**
```systemverilog
(* mark_debug = "true" *) wire write_enable;           // ãƒ¡ã‚¤ãƒ³æ›¸ãè¾¼ã¿æœ‰åŠ¹ä¿¡å·
(* mark_debug = "true" *) wire read_enable;            // èª­ã¿è¾¼ã¿æœ‰åŠ¹ä¿¡å·
(* mark_debug = "true" *) wire axi_state_write_data;   // WRITE_DATAçŠ¶æ…‹ãƒ•ãƒ©ã‚°
```

### ğŸ¤ **AXI4-Liteãƒãƒ³ãƒ‰ã‚·ã‚§ã‚¤ã‚¯ä¿¡å·**
```systemverilog
(* mark_debug = "true" *) wire aw_handshake;           // ã‚¢ãƒ‰ãƒ¬ã‚¹æ›¸ãè¾¼ã¿ãƒãƒ³ãƒ‰ã‚·ã‚§ã‚¤ã‚¯
(* mark_debug = "true" *) wire w_handshake;            // ãƒ‡ãƒ¼ã‚¿æ›¸ãè¾¼ã¿ãƒãƒ³ãƒ‰ã‚·ã‚§ã‚¤ã‚¯
(* mark_debug = "true" *) wire ar_handshake;           // ã‚¢ãƒ‰ãƒ¬ã‚¹èª­ã¿è¾¼ã¿ãƒãƒ³ãƒ‰ã‚·ã‚§ã‚¤ã‚¯
```

### ğŸ“¡ **AXI4-Liteå€‹åˆ¥ä¿¡å·**
```systemverilog
(* mark_debug = "true" *) wire axi_awvalid_debug;      // ã‚¢ãƒ‰ãƒ¬ã‚¹æ›¸ãè¾¼ã¿æœ‰åŠ¹
(* mark_debug = "true" *) wire axi_awready_debug;      // ã‚¢ãƒ‰ãƒ¬ã‚¹æ›¸ãè¾¼ã¿æº–å‚™å®Œäº†
(* mark_debug = "true" *) wire axi_wvalid_debug;       // ãƒ‡ãƒ¼ã‚¿æ›¸ãè¾¼ã¿æœ‰åŠ¹
(* mark_debug = "true" *) wire axi_wready_debug;       // ãƒ‡ãƒ¼ã‚¿æ›¸ãè¾¼ã¿æº–å‚™å®Œäº†
(* mark_debug = "true" *) wire axi_bvalid_debug;       // æ›¸ãè¾¼ã¿å¿œç­”æœ‰åŠ¹
(* mark_debug = "true" *) wire axi_bready_debug;       // æ›¸ãè¾¼ã¿å¿œç­”æº–å‚™å®Œäº†
```

### ğŸ“Š **ãƒ‡ãƒ¼ã‚¿ãƒ»ã‚¢ãƒ‰ãƒ¬ã‚¹ä¿¡å·**
```systemverilog
(* mark_debug = "true" *) wire [31:0] axi_awaddr_debug; // æ›¸ãè¾¼ã¿ã‚¢ãƒ‰ãƒ¬ã‚¹
(* mark_debug = "true" *) wire [31:0] axi_wdata_debug;  // æ›¸ãè¾¼ã¿ãƒ‡ãƒ¼ã‚¿
(* mark_debug = "true" *) wire [3:0] axi_wstrb_debug;   // æ›¸ãè¾¼ã¿ã‚¹ãƒˆãƒ­ãƒ¼ãƒ–
(* mark_debug = "true" *) wire [1:0] axi_bresp_debug;   // æ›¸ãè¾¼ã¿å¿œç­”
```

### ğŸ¯ **å°‚ç”¨ãƒˆãƒªã‚¬ãƒ¼ä¿¡å·**
```systemverilog
(* mark_debug = "true" *) wire reg_test_write_trigger;  // REG_TESTæ›¸ãè¾¼ã¿å°‚ç”¨ãƒˆãƒªã‚¬ãƒ¼
(* mark_debug = "true" *) wire reg_test_addr_match;     // REG_TESTã‚¢ãƒ‰ãƒ¬ã‚¹ç¯„å›²ãƒãƒƒãƒ
```

### ğŸ“ **å€‹åˆ¥ãƒ¬ã‚¸ã‚¹ã‚¿æ›¸ãè¾¼ã¿æ¤œå‡º**
```systemverilog
(* mark_debug = "true" *) logic test_reg_0_write_detect; // REG_TEST_0æ›¸ãè¾¼ã¿æ¤œå‡º
(* mark_debug = "true" *) logic test_reg_1_write_detect; // REG_TEST_1æ›¸ãè¾¼ã¿æ¤œå‡º
(* mark_debug = "true" *) logic test_reg_2_write_detect; // REG_TEST_2æ›¸ãè¾¼ã¿æ¤œå‡º
(* mark_debug = "true" *) logic test_reg_3_write_detect; // REG_TEST_3æ›¸ãè¾¼ã¿æ¤œå‡º
```

## ILAãƒˆãƒªã‚¬ãƒ¼è¨­å®šæ¨å¥¨äº‹é …

### **å„ªå…ˆåº¦1: å°‚ç”¨ãƒˆãƒªã‚¬ãƒ¼ä¿¡å·**
```
Trigger: reg_test_write_trigger = 1
ã“ã‚ŒãŒæœ€ã‚‚ç¢ºå®Ÿãªãƒˆãƒªã‚¬ãƒ¼æ¡ä»¶ã§ã™
```

### **å„ªå…ˆåº¦2: å€‹åˆ¥ãƒ¬ã‚¸ã‚¹ã‚¿æ¤œå‡º**
```
Trigger: test_reg_0_write_detect = 1 OR
         test_reg_1_write_detect = 1 OR
         test_reg_2_write_detect = 1 OR
         test_reg_3_write_detect = 1
```

### **å„ªå…ˆåº¦3: è¤‡åˆæ¡ä»¶**
```
Trigger: write_enable = 1 AND reg_test_addr_match = 1
```

### **å„ªå…ˆåº¦4: åŸºæœ¬æ¡ä»¶**
```
Trigger: write_enable = 1
```

## ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°æ‰‹é †

### 1. **åŸºæœ¬ä¿¡å·ç¢ºèª**
- `axi_awvalid_debug`ã¨`axi_awready_debug`ãŒä¸¡æ–¹High â†’ `aw_handshake` = 1
- `axi_wvalid_debug`ã¨`axi_wready_debug`ãŒä¸¡æ–¹High â†’ `w_handshake` = 1
- `axi_state_write_data` = 1 ã‹ã¤ `w_handshake` = 1 â†’ `write_enable` = 1

### 2. **ã‚¢ãƒ‰ãƒ¬ã‚¹ç¢ºèª**
- `axi_awaddr_debug`ãŒ0x00001020-0x0000102Cã®ç¯„å›²ã«ã‚ã‚‹
- `reg_test_addr_match` = 1ã§ã‚ã‚‹ã“ã¨ã‚’ç¢ºèª

### 3. **ãƒ‡ãƒ¼ã‚¿ç¢ºèª**
- `axi_wdata_debug`ã«æœŸå¾…ã™ã‚‹ãƒ‡ãƒ¼ã‚¿ãŒè¨­å®šã•ã‚Œã¦ã„ã‚‹
- `axi_wstrb_debug` = 4'b1111 (å…¨ãƒã‚¤ãƒˆæœ‰åŠ¹)

### 4. **çŠ¶æ…‹ãƒã‚·ãƒ³ç¢ºèª**
- `axi_state`ãŒIDLE â†’ WRITE_ADDR â†’ WRITE_DATA â†’ WRITE_RESPã®é †ã«é·ç§»

## æœŸå¾…ã•ã‚Œã‚‹å‹•ä½œã‚·ãƒ¼ã‚±ãƒ³ã‚¹

```
1. axi_awvalid_debug = 1, axi_awaddr_debug = 0x00001020
2. aw_handshake = 1 (awvalid && awready)
3. axi_state = WRITE_DATA
4. axi_wvalid_debug = 1, axi_wdata_debug = 0x12345678
5. w_handshake = 1 (wvalid && wready)
6. write_enable = 1
7. reg_test_write_trigger = 1
8. test_reg_0_write_detect = 1
9. test_reg_0 = 0x12345678
```

ã“ã‚Œã‚‰ã®ä¿¡å·ã«ã‚ˆã‚Šã€`write_enable`ãŒãªãœãƒˆãƒªã‚¬ãƒ¼ã•ã‚Œãªã„ã‹ã‚’è©³ç´°ã«åˆ†æã§ãã¾ã™ã€‚