{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718386195908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718386195916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 10:29:55 2024 " "Processing started: Fri Jun 14 10:29:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718386195916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386195916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386195916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718386196453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718386196453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH shuffle_memory_with_key.sv(6) " "Verilog HDL Declaration information at shuffle_memory_with_key.sv(6): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718386204424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle_memory_with_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file shuffle_memory_with_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle_memory_with_key " "Found entity 1: shuffle_memory_with_key" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START s_memory_init.sv(8) " "Verilog HDL Declaration information at s_memory_init.sv(8): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718386204427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH s_memory_init.sv(10) " "Verilog HDL Declaration information at s_memory_init.sv(10): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718386204427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our code/s_memory_init.sv 1 1 " "Found 1 design units, including 1 entities, in source file our code/s_memory_init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory_init " "Found entity 1: s_memory_init" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_s_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file shared_s_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shared_s_access " "Found entity 1: shared_s_access" {  } { { "shared_s_access.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shared_s_access.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/SevenSegmentDisplayDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204435 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(44) " "Verilog HDL Module Instantiation warning at ksa.sv(44): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718386204438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(52) " "Verilog HDL Module Instantiation warning at ksa.sv(52): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718386204438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(60) " "Verilog HDL Module Instantiation warning at ksa.sv(60): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718386204438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(68) " "Verilog HDL Module Instantiation warning at ksa.sv(68): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718386204438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_crack START_CRACK ksa.sv(35) " "Verilog HDL Declaration information at ksa.sv(35): object \"start_crack\" differs only in case from object \"START_CRACK\" in the same scope" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718386204438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decode_finish DECODE_FINISH decoder_core_control.sv(19) " "Verilog HDL Declaration information at decoder_core_control.sv(19): object \"decode_finish\" differs only in case from object \"DECODE_FINISH\" in the same scope" {  } { { "decoder_core_control.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decoder_core_control.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718386204444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_core_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_core_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_core_control " "Found entity 1: decoder_core_control" {  } { { "decoder_core_control.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decoder_core_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 decode.sv(23) " "Verilog HDL Expression warning at decode.sv(23): truncated literal to match 5 bits" {  } { { "decode.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decode.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1718386204447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH decode.sv(6) " "Verilog HDL Declaration information at decode.sv(6): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "decode.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decode.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718386204448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fail FAIL decode.sv(7) " "Verilog HDL Declaration information at decode.sv(7): object \"fail\" differs only in case from object \"FAIL\" in the same scope" {  } { { "decode.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decode.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718386204448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_memory " "Found entity 1: decrypted_memory" {  } { { "decrypted_memory.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_memory " "Found entity 1: encrypted_memory" {  } { { "encrypted_memory.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rc4_decryptor.sv(149) " "Verilog HDL Module Instantiation warning at rc4_decryptor.sv(149): ignored dangling comma in List of Port Connections" {  } { { "rc4_decryptor.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv" 149 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718386204458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4_decryptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file rc4_decryptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_decryptor " "Found entity 1: rc4_decryptor" {  } { { "rc4_decryptor.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory_01.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory_01 " "Found entity 1: s_memory_01" {  } { { "s_memory_01.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_01.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_memory_01.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_memory_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_memory_01 " "Found entity 1: decrypted_memory_01" {  } { { "decrypted_memory_01.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_01.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204467 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rc4_decryptor_01.sv(152) " "Verilog HDL Module Instantiation warning at rc4_decryptor_01.sv(152): ignored dangling comma in List of Port Connections" {  } { { "rc4_decryptor_01.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_01.sv" 152 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718386204470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4_decryptor_01.sv 1 1 " "Found 1 design units, including 1 entities, in source file rc4_decryptor_01.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_decryptor_01 " "Found entity 1: rc4_decryptor_01" {  } { { "rc4_decryptor_01.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_01.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_memory_01.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_memory_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_memory_01 " "Found entity 1: encrypted_memory_01" {  } { { "encrypted_memory_01.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_01.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory_02.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory_02 " "Found entity 1: s_memory_02" {  } { { "s_memory_02.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_02.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_memory_02.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_memory_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_memory_02 " "Found entity 1: decrypted_memory_02" {  } { { "decrypted_memory_02.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_02.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_memory_02.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_memory_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_memory_02 " "Found entity 1: encrypted_memory_02" {  } { { "encrypted_memory_02.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_02.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204487 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rc4_decryptor_02.sv(152) " "Verilog HDL Module Instantiation warning at rc4_decryptor_02.sv(152): ignored dangling comma in List of Port Connections" {  } { { "rc4_decryptor_02.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_02.sv" 152 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718386204490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4_decryptor_02.sv 1 1 " "Found 1 design units, including 1 entities, in source file rc4_decryptor_02.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_decryptor_02 " "Found entity 1: rc4_decryptor_02" {  } { { "rc4_decryptor_02.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_02.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory_03.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory_03.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory_03 " "Found entity 1: s_memory_03" {  } { { "s_memory_03.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_03.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_memory_03.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_memory_03.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_memory_03 " "Found entity 1: decrypted_memory_03" {  } { { "decrypted_memory_03.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_03.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_memory_03.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_memory_03.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_memory_03 " "Found entity 1: encrypted_memory_03" {  } { { "encrypted_memory_03.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_03.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204506 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rc4_decryptor_03.sv(149) " "Verilog HDL Module Instantiation warning at rc4_decryptor_03.sv(149): ignored dangling comma in List of Port Connections" {  } { { "rc4_decryptor_03.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_03.sv" 149 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718386204509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4_decryptor_03.sv 1 1 " "Found 1 design units, including 1 entities, in source file rc4_decryptor_03.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_decryptor_03 " "Found entity 1: rc4_decryptor_03" {  } { { "rc4_decryptor_03.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_03.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718386204510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718386204541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n ksa.sv(22) " "Verilog HDL or VHDL warning at ksa.sv(22): object \"reset_n\" assigned a value but never read" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718386204541 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..5\] ksa.sv(6) " "Output port \"LEDR\[8..5\]\" at ksa.sv(6) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718386204545 "|ksa"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[4\] ksa.sv(94) " "Can't resolve multiple constant drivers for net \"LEDR\[4\]\" at ksa.sv(94)" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 94 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204548 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ksa.sv(98) " "Constant driver at ksa.sv(98)" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 98 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204548 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[3\] ksa.sv(94) " "Can't resolve multiple constant drivers for net \"LEDR\[3\]\" at ksa.sv(94)" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 94 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204548 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[2\] ksa.sv(94) " "Can't resolve multiple constant drivers for net \"LEDR\[2\]\" at ksa.sv(94)" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 94 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204548 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[1\] ksa.sv(94) " "Can't resolve multiple constant drivers for net \"LEDR\[1\]\" at ksa.sv(94)" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 94 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204548 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718386204548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4.map.smsg " "Generated suppressed messages file C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204629 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718386204681 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 14 10:30:04 2024 " "Processing ended: Fri Jun 14 10:30:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718386204681 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718386204681 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718386204681 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386204681 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718386205284 ""}
