Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot keyed_permutation_tb_behav --prj /media/sf_dev/opendev/songpa/songpa.sim/sim_1/behav/keyed_permutation_tb.prj xil_defaultlib.keyed_permutation_tb xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/media/sf_dev/opendev/songpa/songpa.srcs/sources_1/new/keyed_permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyed_permutation
INFO: [VRFC 10-165] Analyzing Verilog file "/media/sf_dev/opendev/songpa/songpa.srcs/sim_1/new/keyed_permutation_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyed_permutation_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyed_permutation
Compiling module xil_defaultlib.keyed_permutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot keyed_permutation_tb_behav
