{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "SVE128",
      "SVE256"
    ],
    "DisabledHostFeatures": [
      "FCMA",
      "RPRES",
      "AFP",
      "FLAGM",
      "FLAGM2"
    ]
  },
  "Instructions": {
    "vmovups xmm0, xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov v3.16b, v2.16b",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovups xmm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "SVE 128-bit load already zero's the upper bits",
        "Map 1 0b00 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr q2, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovups ymm0, ymm0": {
      "ExpectedInstructionCount": 2,
      "Comment": [
        "Spurious moves",
        "Map 1 0b00 0x10 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovups ymm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x10 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ld1b {z2.b}, p7/z, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovupd xmm0, xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov v3.16b, v2.16b",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovupd xmm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "SVE 128-bit load already zero's the upper bits",
        "Map 1 0b01 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr q2, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovupd ymm0, ymm0": {
      "ExpectedInstructionCount": 2,
      "Comment": [
        "Spurious moves",
        "Map 1 0b01 0x10 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovupd ymm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x10 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ld1b {z2.b}, p7/z, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovss xmm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "32-bit vector load already zero's the upper bits",
        "Map 1 0b10 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr s2, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b10 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "mov v4.s[0], v3.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovsd xmm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "32-bit vector load already zero's the upper bits",
        "Map 1 0b11 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr d2, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b11 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "mov v4.d[0], v3.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovups [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str q2, [x20]"
      ]
    },
    "vmovups [rax], ymm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x11 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1b {z2.b}, p7, [x20]"
      ]
    },
    "vmovupd [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str q2, [x20]"
      ]
    },
    "vmovupd [rax], ymm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x11 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1b {z2.b}, p7, [x20]"
      ]
    },
    "vmovss [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b10 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str s2, [x20]"
      ]
    },
    "db 0xc5, 0xf2, 0x11, 0xc2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "vmovss xmm2, xmm1, xmm0",
        "Need to manually encode since nasm won't encode this",
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b10 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z16.d",
        "mov v4.16b, v2.16b",
        "mov v4.s[0], v3.s[0]",
        "mov z18.d, p7/m, z4.d"
      ]
    },
    "vmovsd [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b11 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str d2, [x20]"
      ]
    },
    "db 0xc5, 0xf3, 0x11, 0xc2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "vmovsd xmm2, xmm1, xmm0",
        "Need to manually encode since nasm won't encode this",
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b11 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z16.d",
        "mov v4.16b, v2.16b",
        "mov v4.d[0], v3.d[0]",
        "mov z18.d, p7/m, z4.d"
      ]
    },
    "vmovlps xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b00 0x12 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "ldr q3, [x20]",
        "mov v4.16b, v2.16b",
        "mov v4.d[0], v3.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovlpd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b01 0x12 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "ldr q3, [x20]",
        "mov v4.16b, v2.16b",
        "mov v4.d[0], v3.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovsldup xmm0, [rax]": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b10 0x12 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr q2, [x20]",
        "trn1 v3.4s, v2.4s, v2.4s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovsldup ymm0, [rax]": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Could potentially be considered optimal.",
        "Ideally the load happens directly in the destination register",
        "This would lower memory pressure of this instruction by 1 temporary",
        "But the more optimal implementation is still the same number of instructions",
        "Map 1 0b10 0x12 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ld1b {z2.b}, p7/z, [x20]",
        "trn1 z3.s, z2.s, z2.s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovddup xmm0, [rax]": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b11 0x12 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr d2, [x20]",
        "dup v3.2d, v2.d[0]",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovddup ymm0, [rax]": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Could potentially be considered optimal.",
        "Ideally the load happens directly in the destination register",
        "This would lower memory pressure of this instruction by 1 temporary",
        "But the more optimal implementation is still the same number of instructions",
        "Map 1 0b11 0x12 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ld1b {z2.b}, p7/z, [x20]",
        "trn1 z3.d, z2.d, z2.d",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovlps [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x13 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str d2, [x20]"
      ]
    },
    "vmovlpd [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x13 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str d2, [x20]"
      ]
    },
    "vunpcklps xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b00 0x14 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "ldr q3, [x20]",
        "zip1 v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vunpcklps ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b00 0x14 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "ld1b {z3.b}, p7/z, [x20]",
        "zip1 z4.s, z2.s, z3.s",
        "zip2 z5.s, z2.s, z3.s",
        "mov z1.q, q5",
        "mov z2.d, z4.d",
        "not p0.b, p7/z, p6.b",
        "mov z2.b, p0/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vunpcklpd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0x14 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "ldr q3, [x20]",
        "zip1 v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vunpcklpd ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b01 0x14 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "ld1b {z3.b}, p7/z, [x20]",
        "zip1 z4.d, z2.d, z3.d",
        "zip2 z5.d, z2.d, z3.d",
        "mov z1.q, q5",
        "mov z2.d, z4.d",
        "not p0.b, p7/z, p6.b",
        "mov z2.b, p0/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vunpckhps xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b00 0x15 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "ldr q3, [x20]",
        "zip2 v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vunpckhps ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b00 0x15 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "ld1b {z3.b}, p7/z, [x20]",
        "zip1 z4.s, z2.s, z3.s",
        "zip2 z5.s, z2.s, z3.s",
        "mov z1.q, z4.q[1]",
        "mov z2.d, z5.d",
        "mov z2.b, p6/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vunpckhpd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0x15 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "ldr q3, [x20]",
        "zip2 v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vunpckhpd ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0x15 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "ld1b {z3.b}, p7/z, [x20]",
        "zip1 z4.d, z2.d, z3.d",
        "zip2 z5.d, z2.d, z3.d",
        "mov z1.q, z4.q[1]",
        "mov z2.d, z5.d",
        "mov z2.b, p6/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovhps xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b00 0x16 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.8b, v2.8b",
        "mov x20, x4",
        "ldr d2, [x20]",
        "mov v4.16b, v3.16b",
        "mov v4.d[1], v2.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovhpd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0x16 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.8b, v2.8b",
        "mov x20, x4",
        "ldr d2, [x20]",
        "mov v4.16b, v3.16b",
        "mov v4.d[1], v2.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovshdup xmm0, [rax]": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b10 0x16 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr q2, [x20]",
        "trn2 v3.4s, v2.4s, v2.4s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovshdup ymm0, [rax]": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b10 0x16 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ld1b {z2.b}, p7/z, [x20]",
        "trn2 z3.s, z2.s, z2.s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovhps [rax], xmm0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b00 0x17 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov v3.16b, v2.16b",
        "mov v3.d[0], v2.d[1]",
        "mov x20, x4",
        "str d3, [x20]"
      ]
    },
    "vmovhpd [rax], xmm0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0x17 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov v3.16b, v2.16b",
        "mov v3.d[0], v2.d[1]",
        "mov x20, x4",
        "str d3, [x20]"
      ]
    },
    "vmovmskps rax, xmm0": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b00 0x50 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "ushr v3.4s, v2.4s, #31",
        "index z2.s, #0, #1",
        "ushl v4.4s, v3.4s, v2.4s",
        "addv s2, v4.4s",
        "mov w20, v2.s[0]",
        "mov x4, x20"
      ]
    },
    "vmovmskps rax, ymm0": {
      "ExpectedInstructionCount": 43,
      "Comment": [
        "Map 1 0b00 0x50 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov w20, #0x0",
        "mov w21, v2.s[0]",
        "lsr w22, w21, #31",
        "orr x21, x20, x22",
        "mov w20, v2.s[1]",
        "lsr w22, w20, #31",
        "lsl w20, w22, #1",
        "orr x22, x21, x20",
        "mov w20, v2.s[2]",
        "lsr w21, w20, #31",
        "lsl w20, w21, #2",
        "orr x21, x22, x20",
        "mov w20, v2.s[3]",
        "lsr w22, w20, #31",
        "lsl w20, w22, #3",
        "orr x22, x21, x20",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z2.d",
        "mov w20, v2.s[0]",
        "lsr w21, w20, #31",
        "lsl w20, w21, #4",
        "orr x21, x22, x20",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z2.d",
        "mov w20, v2.s[1]",
        "lsr w22, w20, #31",
        "lsl w20, w22, #5",
        "orr x22, x21, x20",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z2.d",
        "mov w20, v2.s[2]",
        "lsr w21, w20, #31",
        "lsl w20, w21, #6",
        "orr x21, x22, x20",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z2.d",
        "mov w20, v2.s[3]",
        "lsr w22, w20, #31",
        "lsl w20, w22, #7",
        "orr x22, x21, x20",
        "mov w20, w22",
        "mov x4, x20"
      ]
    },
    "vmovmskpd rax, xmm0": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0x50 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "uzp2 v3.4s, v2.4s, v2.4s",
        "mov x20, v3.d[0]",
        "mov x21, x20",
        "bfi x21, x20, #31, #32",
        "lsr x20, x21, #62",
        "mov x4, x20"
      ]
    },
    "vmovmskpd rax, ymm0": {
      "ExpectedInstructionCount": 23,
      "Comment": [
        "Map 1 0b01 0x50 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov w20, #0x0",
        "mov x21, v2.d[0]",
        "lsr x22, x21, #63",
        "orr x21, x20, x22",
        "mov x20, v2.d[1]",
        "lsr x22, x20, #63",
        "lsl x20, x22, #1",
        "orr x22, x21, x20",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z2.d",
        "mov x20, v2.d[0]",
        "lsr x21, x20, #63",
        "lsl x20, x21, #2",
        "orr x21, x22, x20",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z2.d",
        "mov x20, v2.d[1]",
        "lsr x22, x20, #63",
        "lsl x20, x22, #3",
        "orr x22, x21, x20",
        "mov w20, w22",
        "mov x4, x20"
      ]
    },
    "vsqrtps xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x51 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fsqrt v3.4s, v2.4s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vsqrtps ymm0, ymm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x51 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fsqrt z3.s, p7/m, z2.s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vsqrtpd xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x51 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fsqrt v3.2d, v2.2d",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vsqrtpd ymm0, ymm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x51 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fsqrt z3.d, p7/m, z2.d",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vsqrtss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b10 0x51 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fsqrt s0, s3",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsqrtsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0x51 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fsqrt d0, d3",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vrsqrtps xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b00 0x52 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fmov v0.4s, #0x70 (1.0000)",
        "fsqrt v1.4s, v2.4s",
        "fdiv v3.4s, v0.4s, v1.4s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vrsqrtps ymm0, ymm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b00 0x52 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fsqrt z0.s, p7/m, z2.s",
        "fmov z3.s, #0x70 (1.0000)",
        "fdiv z3.s, p7/m, z3.s, z0.s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vrsqrtss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b10 0x52 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fmov s0, #0x70 (1.0000)",
        "fsqrt s1, s3",
        "fdiv s0, s0, s1",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vrcpps xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x53 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fmov v0.4s, #0x70 (1.0000)",
        "fdiv v3.4s, v0.4s, v2.4s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vrcpps ymm0, ymm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b00 0x53 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fmov z0.s, #0x70 (1.0000)",
        "fdiv z0.s, p7/m, z0.s, z2.s",
        "mov z3.d, z0.d",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vrcpss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b10 0x53 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fmov s0, #0x70 (1.0000)",
        "fdiv s0, s0, s3",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandps xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x54 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "and v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandps ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x54 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "and z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandpd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x54 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "and v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandpd ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x54 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "and z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandnps xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x55 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "bic v4.16b, v3.16b, v2.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandnps ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x55 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "bic z4.d, z3.d, z2.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandnpd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x55 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "bic v4.16b, v3.16b, v2.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandnpd ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x55 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "bic z4.d, z3.d, z2.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vorps xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x56 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "orr v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vorps ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x56 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "orr z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vorpd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x56 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "orr v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vorpd ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x56 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "orr z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vxorps xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x57 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "eor v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vxorps ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x57 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "eor z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vxorpd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x57 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "eor v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vxorpd ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x57 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "eor z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpcklbw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x60 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpcklbw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0x60 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 z4.b, z2.b, z3.b",
        "zip2 z5.b, z2.b, z3.b",
        "mov z1.q, q5",
        "mov z2.d, z4.d",
        "not p0.b, p7/z, p6.b",
        "mov z2.b, p0/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpunpcklwd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x61 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpcklwd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0x61 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 z4.h, z2.h, z3.h",
        "zip2 z5.h, z2.h, z3.h",
        "mov z1.q, q5",
        "mov z2.d, z4.d",
        "not p0.b, p7/z, p6.b",
        "mov z2.b, p0/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpunpckldq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x62 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckldq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0x62 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 z4.s, z2.s, z3.s",
        "zip2 z5.s, z2.s, z3.s",
        "mov z1.q, q5",
        "mov z2.d, z4.d",
        "not p0.b, p7/z, p6.b",
        "mov z2.b, p0/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpacksswb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0x63 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqxtn v4.8b, v2.8h",
        "sqxtn2 v4.16b, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpacksswb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 22,
      "Comment": [
        "Map 1 0b01 0x63 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqxtnb z1.b, z3.h",
        "uzp1 z1.b, z1.b, z1.b",
        "sqxtnb z4.b, z2.h",
        "uzp1 z4.b, z4.b, z4.b",
        "splice z4.b, p6, z4.b, z1.b",
        "mov z1.d, z4.d[1]",
        "mov z2.d, z4.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z2.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z4.d[2]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z3.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vpcmpgtb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x64 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "cmgt v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpgtb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0x64 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mrs x0, nzcv",
        "cmpgt p0.b, p7/z, z2.b, z3.b",
        "not z0.b, p0/m, z2.b",
        "movprfx z4.b, p0/z, z2.b",
        "orr z4.b, p0/m, z4.b, z0.b",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpgtw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x65 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "cmgt v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpgtw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0x65 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mrs x0, nzcv",
        "cmpgt p0.h, p7/z, z2.h, z3.h",
        "not z0.h, p0/m, z2.h",
        "movprfx z4.h, p0/z, z2.h",
        "orr z4.h, p0/m, z4.h, z0.h",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpgtd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x66 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "cmgt v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpgtd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0x66 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mrs x0, nzcv",
        "cmpgt p0.s, p7/z, z2.s, z3.s",
        "not z0.s, p0/m, z2.s",
        "movprfx z4.s, p0/z, z2.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpackuswb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0x67 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqxtun v4.8b, v2.8h",
        "sqxtun2 v4.16b, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpackuswb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 22,
      "Comment": [
        "Map 1 0b01 0x67 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqxtunb z1.b, z3.h",
        "uzp1 z1.b, z1.b, z1.b",
        "sqxtunb z4.b, z2.h",
        "uzp1 z4.b, z4.b, z4.b",
        "splice z4.b, p6, z4.b, z1.b",
        "mov z1.d, z4.d[1]",
        "mov z2.d, z4.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z2.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z4.d[2]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z3.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vpshufd xmm0, xmm1, 00b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b01 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.s[0], v2.s[0]",
        "mov v4.16b, v3.16b",
        "mov v4.s[1], v2.s[0]",
        "mov v3.16b, v4.16b",
        "mov v3.s[2], v2.s[0]",
        "mov v4.16b, v3.16b",
        "mov v4.s[3], v2.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd xmm0, xmm1, 01b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b01 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.s[0], v2.s[1]",
        "mov v4.16b, v3.16b",
        "mov v4.s[1], v2.s[0]",
        "mov v3.16b, v4.16b",
        "mov v3.s[2], v2.s[0]",
        "mov v4.16b, v3.16b",
        "mov v4.s[3], v2.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd xmm0, xmm1, 10b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b01 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.s[0], v2.s[2]",
        "mov v4.16b, v3.16b",
        "mov v4.s[1], v2.s[0]",
        "mov v3.16b, v4.16b",
        "mov v3.s[2], v2.s[0]",
        "mov v4.16b, v3.16b",
        "mov v4.s[3], v2.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd xmm0, xmm1, 11b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b01 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.s[0], v2.s[3]",
        "mov v4.16b, v3.16b",
        "mov v4.s[1], v2.s[0]",
        "mov v3.16b, v4.16b",
        "mov v3.s[2], v2.s[0]",
        "mov v4.16b, v3.16b",
        "mov v4.s[3], v2.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd ymm0, ymm1, 00b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b01 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.s, s2",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd ymm0, ymm1, 01b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b01 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.s, z2.s[1]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[5]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd ymm0, ymm1, 10b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b01 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.s, z2.s[2]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[6]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd ymm0, ymm1, 11b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b01 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.s, z2.s[3]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[7]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z3.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw xmm0, xmm1, 00b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b10 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.h[4], v2.h[4]",
        "mov v4.16b, v3.16b",
        "mov v4.h[5], v2.h[4]",
        "mov v3.16b, v4.16b",
        "mov v3.h[6], v2.h[4]",
        "mov v4.16b, v3.16b",
        "mov v4.h[7], v2.h[4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw xmm0, xmm1, 01b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b10 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.h[4], v2.h[5]",
        "mov v4.16b, v3.16b",
        "mov v4.h[5], v2.h[4]",
        "mov v3.16b, v4.16b",
        "mov v3.h[6], v2.h[4]",
        "mov v4.16b, v3.16b",
        "mov v4.h[7], v2.h[4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw xmm0, xmm1, 10b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b10 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.h[4], v2.h[6]",
        "mov v4.16b, v3.16b",
        "mov v4.h[5], v2.h[4]",
        "mov v3.16b, v4.16b",
        "mov v3.h[6], v2.h[4]",
        "mov v4.16b, v3.16b",
        "mov v4.h[7], v2.h[4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw xmm0, xmm1, 11b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b10 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.h[4], v2.h[7]",
        "mov v4.16b, v3.16b",
        "mov v4.h[5], v2.h[4]",
        "mov v3.16b, v4.16b",
        "mov v3.h[6], v2.h[4]",
        "mov v4.16b, v3.16b",
        "mov v4.h[7], v2.h[4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw ymm0, ymm1, 00b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b10 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-4",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #4",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-3",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #5",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-2",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #6",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-1",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #7",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw ymm0, ymm1, 01b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b10 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.h, z2.h[5]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-4",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[13]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #4",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-3",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #5",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-2",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #6",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-1",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #7",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw ymm0, ymm1, 10b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b10 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.h, z2.h[6]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-4",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[14]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #4",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-3",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #5",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-2",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #6",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-1",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #7",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw ymm0, ymm1, 11b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b10 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.h, z2.h[7]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-4",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[15]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #4",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-3",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #5",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-2",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #6",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[4]",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-1",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[12]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #7",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw xmm0, xmm1, 00b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b11 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.h[0], v2.h[0]",
        "mov v4.16b, v3.16b",
        "mov v4.h[1], v2.h[0]",
        "mov v3.16b, v4.16b",
        "mov v3.h[2], v2.h[0]",
        "mov v4.16b, v3.16b",
        "mov v4.h[3], v2.h[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw xmm0, xmm1, 01b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b11 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.h[0], v2.h[1]",
        "mov v4.16b, v3.16b",
        "mov v4.h[1], v2.h[0]",
        "mov v3.16b, v4.16b",
        "mov v3.h[2], v2.h[0]",
        "mov v4.16b, v3.16b",
        "mov v4.h[3], v2.h[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw xmm0, xmm1, 10b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b11 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.h[0], v2.h[2]",
        "mov v4.16b, v3.16b",
        "mov v4.h[1], v2.h[0]",
        "mov v3.16b, v4.16b",
        "mov v3.h[2], v2.h[0]",
        "mov v4.16b, v3.16b",
        "mov v4.h[3], v2.h[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw xmm0, xmm1, 11b": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 1 0b11 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov v3.h[0], v2.h[3]",
        "mov v4.16b, v3.16b",
        "mov v4.h[1], v2.h[0]",
        "mov v3.16b, v4.16b",
        "mov v3.h[2], v2.h[0]",
        "mov v4.16b, v3.16b",
        "mov v4.h[3], v2.h[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw ymm0, ymm1, 00b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b11 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.h, h2",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-8",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #0",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-7",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #1",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-6",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #2",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-5",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #3",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw ymm0, ymm1, 01b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b11 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.h, z2.h[1]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-8",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[9]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #0",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-7",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #1",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-6",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #2",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-5",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #3",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw ymm0, ymm1, 10b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b11 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.h, z2.h[2]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-8",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[10]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #0",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-7",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #1",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-6",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #2",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-5",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #3",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw ymm0, ymm1, 11b": {
      "ExpectedInstructionCount": 58,
      "Comment": [
        "Map 1 0b11 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z1.h, z2.h[3]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-8",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[11]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #0",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-7",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #1",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-6",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #2",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, h2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-5",
        "mov z3.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z1.h, z2.h[8]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #3",
        "mov z4.h, p0/m, z1.h",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x74 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "cmeq v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0x74 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mrs x0, nzcv",
        "cmpeq p0.b, p7/z, z2.b, z3.b",
        "not z0.b, p0/m, z2.b",
        "movprfx z4.b, p0/z, z2.b",
        "orr z4.b, p0/m, z4.b, z0.b",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x75 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "cmeq v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0x75 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mrs x0, nzcv",
        "cmpeq p0.h, p7/z, z2.h, z3.h",
        "not z0.h, p0/m, z2.h",
        "movprfx z4.h, p0/z, z2.h",
        "orr z4.h, p0/m, z4.h, z0.h",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x76 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "cmeq v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0x76 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mrs x0, nzcv",
        "cmpeq p0.s, p7/z, z2.s, z3.s",
        "not z0.s, p0/m, z2.s",
        "movprfx z4.s, p0/z, z2.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vzeroupper": {
      "ExpectedInstructionCount": 48,
      "Comment": [
        "Might need to revisit this if move renaming ends up slower than some other clearing",
        "Map 1 0b01 0x77 L=0"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov v3.16b, v2.16b",
        "mov z16.d, p7/m, z3.d",
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov z17.d, p7/m, z3.d",
        "mov z2.d, p7/m, z18.d",
        "mov v3.16b, v2.16b",
        "mov z18.d, p7/m, z3.d",
        "mov z2.d, p7/m, z19.d",
        "mov v3.16b, v2.16b",
        "mov z19.d, p7/m, z3.d",
        "mov z2.d, p7/m, z20.d",
        "mov v3.16b, v2.16b",
        "mov z20.d, p7/m, z3.d",
        "mov z2.d, p7/m, z21.d",
        "mov v3.16b, v2.16b",
        "mov z21.d, p7/m, z3.d",
        "mov z2.d, p7/m, z22.d",
        "mov v3.16b, v2.16b",
        "mov z22.d, p7/m, z3.d",
        "mov z2.d, p7/m, z23.d",
        "mov v3.16b, v2.16b",
        "mov z23.d, p7/m, z3.d",
        "mov z2.d, p7/m, z24.d",
        "mov v3.16b, v2.16b",
        "mov z24.d, p7/m, z3.d",
        "mov z2.d, p7/m, z25.d",
        "mov v3.16b, v2.16b",
        "mov z25.d, p7/m, z3.d",
        "mov z2.d, p7/m, z26.d",
        "mov v3.16b, v2.16b",
        "mov z26.d, p7/m, z3.d",
        "mov z2.d, p7/m, z27.d",
        "mov v3.16b, v2.16b",
        "mov z27.d, p7/m, z3.d",
        "mov z2.d, p7/m, z28.d",
        "mov v3.16b, v2.16b",
        "mov z28.d, p7/m, z3.d",
        "mov z2.d, p7/m, z29.d",
        "mov v3.16b, v2.16b",
        "mov z29.d, p7/m, z3.d",
        "mov z2.d, p7/m, z30.d",
        "mov v3.16b, v2.16b",
        "mov z30.d, p7/m, z3.d",
        "mov z2.d, p7/m, z31.d",
        "mov v3.16b, v2.16b",
        "mov z31.d, p7/m, z3.d"
      ]
    },
    "vzeroall": {
      "ExpectedInstructionCount": 32,
      "Comment": [
        "Map 1 0b01 0x77 L=1"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "mov z16.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z17.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z18.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z19.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z20.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z21.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z22.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z23.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z24.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z25.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z26.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z27.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z28.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z29.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z30.d, p7/m, z2.d",
        "movi v2.2d, #0x0",
        "mov z31.d, p7/m, z2.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x00": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmeq v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x00": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmeq p0.s, p7/z, z2.s, z3.s",
        "not z0.s, p0/m, z2.s",
        "movprfx z4.s, p0/z, z2.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x01": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt v4.4s, v3.4s, v2.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x01": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt p0.s, p7/z, z3.s, z2.s",
        "not z0.s, p0/m, z3.s",
        "movprfx z4.s, p0/z, z3.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x02": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge v4.4s, v3.4s, v2.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x02": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge p0.s, p7/z, z3.s, z2.s",
        "not z0.s, p0/m, z3.s",
        "movprfx z4.s, p0/z, z3.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x03": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge v0.4s, v2.4s, v3.4s",
        "fcmgt v1.4s, v3.4s, v2.4s",
        "orr v4.16b, v0.16b, v1.16b",
        "mvn v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x03": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmuo p0.s, p7/z, z2.s, z3.s",
        "not z0.s, p0/m, z2.s",
        "movprfx z4.s, p0/z, z2.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x04": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmeq v4.4s, v2.4s, v3.4s",
        "mvn v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x04": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmne p0.s, p7/z, z2.s, z3.s",
        "not z0.s, p0/m, z2.s",
        "movprfx z4.s, p0/z, z2.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x05": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt v4.4s, v3.4s, v2.4s",
        "mvn v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x05": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt p0.s, p7/z, z3.s, z2.s",
        "not z0.s, p0/m, z3.s",
        "movprfx z4.s, p0/z, z3.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "not z2.b, p7/m, z4.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x06": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge v4.4s, v3.4s, v2.4s",
        "mvn v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x06": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge p0.s, p7/z, z3.s, z2.s",
        "not z0.s, p0/m, z3.s",
        "movprfx z4.s, p0/z, z3.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "not z2.b, p7/m, z4.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x07": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge v0.4s, v2.4s, v3.4s",
        "fcmgt v1.4s, v3.4s, v2.4s",
        "orr v4.16b, v0.16b, v1.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x07": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmuo p0.s, p7/z, z2.s, z3.s",
        "not p0.b, p7/z, p0.b",
        "not z0.s, p0/m, z2.s",
        "movprfx z4.s, p0/z, z2.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x00": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmeq v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x00": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmeq p0.d, p7/z, z2.d, z3.d",
        "not z0.d, p0/m, z2.d",
        "movprfx z4.d, p0/z, z2.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x01": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt v4.2d, v3.2d, v2.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x01": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt p0.d, p7/z, z3.d, z2.d",
        "not z0.d, p0/m, z3.d",
        "movprfx z4.d, p0/z, z3.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x02": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge v4.2d, v3.2d, v2.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x02": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge p0.d, p7/z, z3.d, z2.d",
        "not z0.d, p0/m, z3.d",
        "movprfx z4.d, p0/z, z3.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x03": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge v0.2d, v2.2d, v3.2d",
        "fcmgt v1.2d, v3.2d, v2.2d",
        "orr v4.16b, v0.16b, v1.16b",
        "mvn v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x03": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmuo p0.d, p7/z, z2.d, z3.d",
        "not z0.d, p0/m, z2.d",
        "movprfx z4.d, p0/z, z2.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x04": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmeq v4.2d, v2.2d, v3.2d",
        "mvn v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x04": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmne p0.d, p7/z, z2.d, z3.d",
        "not z0.d, p0/m, z2.d",
        "movprfx z4.d, p0/z, z2.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x05": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt v4.2d, v3.2d, v2.2d",
        "mvn v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x05": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt p0.d, p7/z, z3.d, z2.d",
        "not z0.d, p0/m, z3.d",
        "movprfx z4.d, p0/z, z3.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "not z2.b, p7/m, z4.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x06": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge v4.2d, v3.2d, v2.2d",
        "mvn v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x06": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge p0.d, p7/z, z3.d, z2.d",
        "not z0.d, p0/m, z3.d",
        "movprfx z4.d, p0/z, z3.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "not z2.b, p7/m, z4.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x07": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge v0.2d, v2.2d, v3.2d",
        "fcmgt v1.2d, v3.2d, v2.2d",
        "orr v4.16b, v0.16b, v1.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x07": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmuo p0.d, p7/z, z2.d, z3.d",
        "not p0.b, p7/z, p0.b",
        "not z0.d, p0/m, z2.d",
        "movprfx z4.d, p0/z, z2.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x00": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmeq s0, s2, s3",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x01": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmgt s0, s3, s2",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x02": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmge s0, s3, s2",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x03": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmge s0, s2, s3",
        "fcmgt s1, s3, s2",
        "orr v0.8b, v0.8b, v1.8b",
        "mvn v0.8b, v0.8b",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x04": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmeq s0, s2, s3",
        "mvn v0.8b, v0.8b",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x05": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt s4, s3, s2",
        "mvn v3.16b, v4.16b",
        "mov v4.16b, v2.16b",
        "mov v4.s[0], v3.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x06": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge s4, s3, s2",
        "mvn v3.16b, v4.16b",
        "mov v4.16b, v2.16b",
        "mov v4.s[0], v3.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x07": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmge s0, s2, s3",
        "fcmgt s1, s3, s2",
        "orr v0.8b, v0.8b, v1.8b",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x00": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmeq d0, d2, d3",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x01": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmgt d0, d3, d2",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x02": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmge d0, d3, d2",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x03": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmge d0, d2, d3",
        "fcmgt d1, d3, d2",
        "orr v0.8b, v0.8b, v1.8b",
        "mvn v0.8b, v0.8b",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x04": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmeq d0, d2, d3",
        "mvn v0.8b, v0.8b",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x05": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt d4, d3, d2",
        "mvn v3.16b, v4.16b",
        "mov v4.16b, v2.16b",
        "mov v4.d[0], v3.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x06": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmge d4, d3, d2",
        "mvn v3.16b, v4.16b",
        "mov v4.16b, v2.16b",
        "mov v4.d[0], v3.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x07": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcmge d0, d2, d3",
        "fcmgt d1, d3, d2",
        "orr v0.8b, v0.8b, v1.8b",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpinsrw xmm0, xmm0, eax, 000b": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xC4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "mov v3.16b, v2.16b",
        "mov v3.h[0], w20",
        "mov v2.16b, v3.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpinsrw xmm0, xmm1, eax, 000b": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xC4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mov v3.16b, v2.16b",
        "mov v3.h[0], w20",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vpinsrw xmm0, xmm1, eax, 001b": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xC4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mov v3.16b, v2.16b",
        "mov v3.h[1], w20",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vpinsrw xmm0, xmm1, eax, 111b": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xC4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mov v3.16b, v2.16b",
        "mov v3.h[7], w20",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vpextrw eax, xmm0, 000b": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0xC5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "umov w20, v2.h[0]",
        "mov x4, x20"
      ]
    },
    "vpextrw eax, xmm0, 001b": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0xC5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "umov w20, v2.h[1]",
        "mov x4, x20"
      ]
    },
    "vpextrw eax, xmm0, 111b": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0xC5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "umov w20, v2.h[7]",
        "mov x4, x20"
      ]
    },
    "vpextrw [rax], xmm0, 000b": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0xC5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1 {v2.h}[0], [x20]"
      ]
    },
    "vpextrw [rax], xmm0, 001b": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0xC5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1 {v2.h}[1], [x20]"
      ]
    },
    "vpextrw [rax], xmm0, 111b": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0xC5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1 {v2.h}[7], [x20]"
      ]
    },
    "vshufps xmm0, xmm1, xmm2, 00b": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b00 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "dup v4.4s, v2.s[0]",
        "dup v2.4s, v3.s[0]",
        "zip1 v3.2d, v4.2d, v2.2d",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vshufps ymm0, ymm1, ymm2, 00b": {
      "ExpectedInstructionCount": 59,
      "Comment": [
        "Map 1 0b00 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z1.s, s2",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z5.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z5.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z4.d, z5.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z5.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z5.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s3",
        "mov z2.d, z5.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z2.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z3.s[4]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s3",
        "mov z2.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z2.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z3.s[4]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufps xmm0, xmm1, xmm2, 01b": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b00 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "ldr x0, [x28, #1768]",
        "ldr q4, [x0, #16]",
        "tbl v5.16b, {v2.16b, v3.16b}, v4.16b",
        "mov z16.d, p7/m, z5.d"
      ]
    },
    "vshufps ymm0, ymm1, ymm2, 01b": {
      "ExpectedInstructionCount": 59,
      "Comment": [
        "Map 1 0b00 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z1.s, z2.s[1]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[5]",
        "mov z5.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z5.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z4.d, z5.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z5.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z5.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s3",
        "mov z2.d, z5.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z2.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z3.s[4]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s3",
        "mov z2.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z2.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z3.s[4]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufps xmm0, xmm1, xmm2, 10b": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b00 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "ldr x0, [x28, #1768]",
        "ldr q4, [x0, #32]",
        "tbl v5.16b, {v2.16b, v3.16b}, v4.16b",
        "mov z16.d, p7/m, z5.d"
      ]
    },
    "vshufps ymm0, ymm1, ymm2, 10b": {
      "ExpectedInstructionCount": 59,
      "Comment": [
        "Map 1 0b00 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z1.s, z2.s[2]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[6]",
        "mov z5.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z5.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z4.d, z5.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z5.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z5.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s3",
        "mov z2.d, z5.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z2.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z3.s[4]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s3",
        "mov z2.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z2.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z3.s[4]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufps xmm0, xmm1, xmm2, 11b": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b00 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "ldr x0, [x28, #1768]",
        "ldr q4, [x0, #48]",
        "tbl v5.16b, {v2.16b, v3.16b}, v4.16b",
        "mov z16.d, p7/m, z5.d"
      ]
    },
    "vshufps ymm0, ymm1, ymm2, 11b": {
      "ExpectedInstructionCount": 59,
      "Comment": [
        "Map 1 0b00 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z1.s, z2.s[3]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[7]",
        "mov z5.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z5.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s2",
        "mov z4.d, z5.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z2.s[4]",
        "mov z5.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z5.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s3",
        "mov z2.d, z5.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z2.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z3.s[4]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, s3",
        "mov z2.d, z4.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z2.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z1.s, z3.s[4]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufpd xmm0, xmm1, xmm2, 0b": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufpd ymm0, ymm1, ymm2, 0b": {
      "ExpectedInstructionCount": 31,
      "Comment": [
        "Map 1 0b01 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z1.d, d2",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-2",
        "mov z4.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z2.d[2]",
        "mov z5.d, z4.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z5.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, d3",
        "mov z2.d, z5.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z2.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z3.d[2]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #1",
        "mov z4.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufpd xmm0, xmm1, xmm2, 1b": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "ext v4.16b, v2.16b, v3.16b, #8",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufpd ymm0, ymm1, ymm2, 1b": {
      "ExpectedInstructionCount": 31,
      "Comment": [
        "Map 1 0b01 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z1.d, z2.d[1]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-2",
        "mov z4.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z2.d[2]",
        "mov z5.d, z4.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z5.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, d3",
        "mov z2.d, z5.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z2.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z3.d[2]",
        "mov z4.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #1",
        "mov z4.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovaps xmm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x28 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr q2, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovaps ymm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x28 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ld1b {z2.b}, p7/z, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovaps xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x29 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovaps ymm0, ymm1": {
      "ExpectedInstructionCount": 2,
      "Comment": [
        "Map 1 0b00 0x29 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovapd xmm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x28 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr q2, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovapd ymm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x28 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ld1b {z2.b}, p7/z, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovapd xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x29 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov v3.16b, v2.16b",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovapd ymm0, ymm1": {
      "ExpectedInstructionCount": 2,
      "Comment": [
        "Map 1 0b01 0x29 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovaps [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x29 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str q2, [x20]"
      ]
    },
    "vmovaps [rax], ymm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x29 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1b {z2.b}, p7, [x20]"
      ]
    },
    "vmovapd [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x29 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str q2, [x20]"
      ]
    },
    "vmovapd [rax], ymm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x29 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1b {z2.b}, p7, [x20]"
      ]
    },
    "vcvtsi2ss xmm0, xmm1, eax": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b10 0x2A 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mov v3.16b, v2.16b",
        "scvtf s0, w20",
        "mov v3.s[0], v0.s[0]",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvtsi2ss xmm0, xmm1, rax": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b10 0x2A 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mov v3.16b, v2.16b",
        "scvtf s0, x20",
        "mov v3.s[0], v0.s[0]",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvtsi2sd xmm0, xmm1, eax": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0x2A 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mov v3.16b, v2.16b",
        "scvtf d0, w20",
        "mov v3.d[0], v0.d[0]",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvtsi2sd xmm0, xmm1, rax": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0x2A 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov x20, x4",
        "mov v3.16b, v2.16b",
        "scvtf d0, x20",
        "mov v3.d[0], v0.d[0]",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovntps [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x2B 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str q2, [x20]"
      ]
    },
    "vmovntps [rax], ymm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x2B 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1b {z2.b}, p7, [x20]"
      ]
    },
    "vmovntpd [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x2B 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str q2, [x20]"
      ]
    },
    "vmovntpd [rax], ymm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x2B 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1b {z2.b}, p7, [x20]"
      ]
    },
    "vcvttss2si eax, xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b10 0x2c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "fcvtzs w20, s2",
        "mov x4, x20"
      ]
    },
    "vcvttss2si rax, xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b10 0x2c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "fcvtzs x20, s2",
        "mov x4, x20"
      ]
    },
    "vcvttsd2si eax, xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b11 0x2c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "fcvtzs w20, d2",
        "mov x4, x20"
      ]
    },
    "vcvttsd2si rax, xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b11 0x2c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "fcvtzs x20, d2",
        "mov x4, x20"
      ]
    },
    "vcvtss2si eax, xmm0": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b10 0x2d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "frinti s0, s2",
        "fcvtzs w20, s0",
        "mov x4, x20"
      ]
    },
    "vcvtss2si rax, xmm0": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b10 0x2d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "frinti s0, s2",
        "fcvtzs x20, s0",
        "mov x4, x20"
      ]
    },
    "vcvtsd2si eax, xmm0": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b11 0x2d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "frinti d0, d2",
        "fcvtzs x20, d0",
        "mov x4, x20"
      ]
    },
    "vcvtsd2si rax, xmm0": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b11 0x2d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "frinti d0, d2",
        "fcvtzs x20, d0",
        "mov x4, x20"
      ]
    },
    "vucomiss xmm0, xmm1": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "Map 1 0b00 0x2e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "fcmp s2, s3",
        "mov w20, #0x0",
        "cset w21, eq",
        "cset w22, lo",
        "cset w23, vs",
        "orr w24, w22, w23",
        "lsl x22, x24, #29",
        "orr w24, w21, w23",
        "orr w21, w22, w24, lsl #30",
        "eor w22, w23, #0x1",
        "mov x26, x22",
        "mov x27, x20",
        "msr nzcv, x21"
      ]
    },
    "vucomisd xmm0, xmm1": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "Map 1 0b01 0x2e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "fcmp d2, d3",
        "mov w20, #0x0",
        "cset w21, eq",
        "cset w22, lo",
        "cset w23, vs",
        "orr w24, w22, w23",
        "lsl x22, x24, #29",
        "orr w24, w21, w23",
        "orr w21, w22, w24, lsl #30",
        "eor w22, w23, #0x1",
        "mov x26, x22",
        "mov x27, x20",
        "msr nzcv, x21"
      ]
    },
    "vcomiss xmm0, xmm1": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "Map 1 0b00 0x2f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "fcmp s2, s3",
        "mov w20, #0x0",
        "cset w21, eq",
        "cset w22, lo",
        "cset w23, vs",
        "orr w24, w22, w23",
        "lsl x22, x24, #29",
        "orr w24, w21, w23",
        "orr w21, w22, w24, lsl #30",
        "eor w22, w23, #0x1",
        "mov x26, x22",
        "mov x27, x20",
        "msr nzcv, x21"
      ]
    },
    "vcomisd xmm0, xmm1": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "Map 1 0b01 0x2f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "fcmp d2, d3",
        "mov w20, #0x0",
        "cset w21, eq",
        "cset w22, lo",
        "cset w23, vs",
        "orr w24, w22, w23",
        "lsl x22, x24, #29",
        "orr w24, w21, w23",
        "orr w21, w22, w24, lsl #30",
        "eor w22, w23, #0x1",
        "mov x26, x22",
        "mov x27, x20",
        "msr nzcv, x21"
      ]
    },
    "vaddps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x58 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fadd v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x58 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fadd z4.s, z2.s, z3.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x58 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fadd v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x58 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fadd z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b10 0x58 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fadd s0, s2, s3",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0x58 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fadd d0, d2, d3",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x59 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fmul v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x59 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fmul z4.s, z2.s, z3.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x59 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fmul v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x59 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fmul z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b10 0x59 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fmul s0, s2, s3",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0x59 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fmul d0, d2, d3",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtps2pd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x5a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fcvtl v3.2d, v2.2s",
        "mov v2.16b, v3.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcvtpd2ps xmm0, [rax]": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x5a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr q2, [x20]",
        "fcvtn v3.2s, v2.2d",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvtpd2ps xmm0, yword [rax]": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0x5a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ld1b {z2.b}, p7/z, [x20]",
        "fcvtnt z3.s, p7/m, z2.d",
        "uzp2 z3.s, z3.s, z3.s",
        "mov v2.16b, v3.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcvtpd2ps xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x5a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fcvtn v3.2s, v2.2d",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvtss2sd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b10 0x5a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcvt d0, s3",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtsd2ss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0x5a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fcvt s0, d3",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtdq2ps xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x5b 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "scvtf v3.4s, v2.4s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvtdq2ps ymm0, ymm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b00 0x5b 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "scvtf z3.s, p7/m, z2.s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvtps2dq xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x5b 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "frinti v3.4s, v2.4s",
        "fcvtzs v3.4s, v3.4s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvtps2dq ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x5b 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "frinti z3.s, p7/m, z2.s",
        "fcvtzs z3.s, p7/m, z3.s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvttps2dq xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b10 0x5b 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fcvtzs v3.4s, v2.4s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvttps2dq ymm0, ymm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b10 0x5b 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fcvtzs z3.s, p7/m, z2.s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vsubps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x5c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fsub v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsubps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x5c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fsub z4.s, z2.s, z3.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsubpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x5c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fsub v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsubpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x5c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fsub z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsubss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b10 0x5c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fsub s0, s2, s3",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsubsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0x5c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fsub d0, d2, d3",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vminps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b00 0x5d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt v0.4s, v3.4s, v2.4s",
        "mov v4.16b, v2.16b",
        "bif v4.16b, v3.16b, v0.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vminps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b00 0x5d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt p0.s, p7/z, z3.s, z2.s",
        "not p0.b, p7/z, p0.b",
        "mov z0.d, z2.d",
        "mov z0.s, p0/m, z3.s",
        "mov z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vminpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0x5d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt v0.2d, v3.2d, v2.2d",
        "mov v4.16b, v2.16b",
        "bif v4.16b, v3.16b, v0.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vminpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b01 0x5d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt p0.d, p7/z, z3.d, z2.d",
        "not p0.b, p7/z, p0.b",
        "mov z0.d, z2.d",
        "mov z0.d, p0/m, z3.d",
        "mov z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vminss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b10 0x5d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mrs x20, nzcv",
        "mov v4.16b, v2.16b",
        "fcmp s2, s3",
        "fcsel s0, s2, s3, mi",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d",
        "msr nzcv, x20"
      ]
    },
    "vminsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b11 0x5d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mrs x20, nzcv",
        "mov v4.16b, v2.16b",
        "fcmp d2, d3",
        "fcsel d0, d2, d3, mi",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d",
        "msr nzcv, x20"
      ]
    },
    "vdivps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b00 0x5e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fdiv v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivps ymm0, ymm0, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b00 0x5e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "fdiv z4.s, p7/m, z4.s, z3.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivps ymm0, ymm1, ymm0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b00 0x5e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z16.d",
        "movprfx z4, z2",
        "fdiv z4.s, p7/m, z4.s, z3.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b00 0x5e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "fdiv z4.s, p7/m, z4.s, z3.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x5e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fdiv v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivpd ymm0, ymm1, ymm0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0x5e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z16.d",
        "movprfx z4, z2",
        "fdiv z4.d, p7/m, z4.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivpd ymm0, ymm0, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0x5e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "fdiv z4.d, p7/m, z4.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0x5e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "fdiv z4.d, p7/m, z4.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b10 0x5e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fdiv s0, s2, s3",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0x5e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov v4.16b, v2.16b",
        "fdiv d0, d2, d3",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaxps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b00 0x5f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt v0.4s, v3.4s, v2.4s",
        "mov v4.16b, v2.16b",
        "bit v4.16b, v3.16b, v0.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaxps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b00 0x5f 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt p0.s, p7/z, z3.s, z2.s",
        "mov z0.d, z2.d",
        "mov z0.s, p0/m, z3.s",
        "mov z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaxpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0x5f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt v0.2d, v3.2d, v2.2d",
        "mov v4.16b, v2.16b",
        "bit v4.16b, v3.16b, v0.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaxpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0x5f 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "fcmgt p0.d, p7/z, z3.d, z2.d",
        "mov z0.d, z2.d",
        "mov z0.d, p0/m, z3.d",
        "mov z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaxss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b10 0x5f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mrs x20, nzcv",
        "mov v4.16b, v2.16b",
        "fcmp s2, s3",
        "fcsel s0, s3, s2, mi",
        "mov v4.s[0], v0.s[0]",
        "mov z16.d, p7/m, z4.d",
        "msr nzcv, x20"
      ]
    },
    "vmaxsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b11 0x5f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mrs x20, nzcv",
        "mov v4.16b, v2.16b",
        "fcmp d2, d3",
        "fcsel d0, d3, d2, mi",
        "mov v4.d[0], v0.d[0]",
        "mov z16.d, p7/m, z4.d",
        "msr nzcv, x20"
      ]
    },
    "vpunpckhbw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x68 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip2 v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhbw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b01 0x68 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 z4.b, z2.b, z3.b",
        "zip2 z5.b, z2.b, z3.b",
        "mov z1.q, z4.q[1]",
        "mov z2.d, z5.d",
        "mov z2.b, p6/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpunpckhwd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x69 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip2 v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhwd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b01 0x69 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 z4.h, z2.h, z3.h",
        "zip2 z5.h, z2.h, z3.h",
        "mov z1.q, z4.q[1]",
        "mov z2.d, z5.d",
        "mov z2.b, p6/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpunpckhdq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x6a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip2 v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhdq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b01 0x6a 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 z4.s, z2.s, z3.s",
        "zip2 z5.s, z2.s, z3.s",
        "mov z1.q, z4.q[1]",
        "mov z2.d, z5.d",
        "mov z2.b, p6/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpackssdw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0x6b 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqxtn v4.4h, v2.4s",
        "sqxtn2 v4.8h, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpackssdw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 22,
      "Comment": [
        "Map 1 0b01 0x6b 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqxtnb z1.h, z3.s",
        "uzp1 z1.h, z1.h, z1.h",
        "sqxtnb z4.h, z2.s",
        "uzp1 z4.h, z4.h, z4.h",
        "splice z4.h, p6, z4.h, z1.h",
        "mov z1.d, z4.d[1]",
        "mov z2.d, z4.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z2.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z4.d[2]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z3.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vpunpcklqdq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x6c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpcklqdq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0x6c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 z4.d, z2.d, z3.d",
        "zip2 z5.d, z2.d, z3.d",
        "mov z1.q, q5",
        "mov z2.d, z4.d",
        "not p0.b, p7/z, p6.b",
        "mov z2.b, p0/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpunpckhqdq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x6d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip2 v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhqdq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b01 0x6d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "zip1 z4.d, z2.d, z3.d",
        "zip2 z5.d, z2.d, z3.d",
        "mov z1.q, z4.q[1]",
        "mov z2.d, z5.d",
        "mov z2.b, p6/m, z1.b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovd xmm0, dword [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x6e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr s2, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovq xmm0, qword [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x6e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr d2, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovdqa xmm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x6f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr q2, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovdqa [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x6f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str q2, [x20]"
      ]
    },
    "vmovdqu xmm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b10 0x6f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr q2, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovdqu [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b10 0x6f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str q2, [x20]"
      ]
    },
    "vhaddpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0x7c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "faddp v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vhaddpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 22,
      "Comment": [
        "Map 1 0b01 0x7c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z0, z2",
        "faddp z0.d, p7/m, z0.d, z3.d",
        "uzp1 z4.d, z0.d, z0.d",
        "uzp2 z1.d, z0.d, z0.d",
        "splice z4.d, p6, z4.d, z1.d",
        "mov z1.d, z4.d[2]",
        "mov z2.d, z4.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z2.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z4.d[1]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z3.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vhaddps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b11 0x7c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "faddp v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vhaddps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 22,
      "Comment": [
        "Map 1 0b11 0x7c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z0, z2",
        "faddp z0.s, p7/m, z0.s, z3.s",
        "uzp1 z4.s, z0.s, z0.s",
        "uzp2 z1.s, z0.s, z0.s",
        "splice z4.d, p6, z4.d, z1.d",
        "mov z1.d, z4.d[2]",
        "mov z2.d, z4.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z2.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z4.d[1]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z3.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vhsubpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0x7d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uzp1 v4.2d, v2.2d, v3.2d",
        "uzp2 v5.2d, v2.2d, v3.2d",
        "fsub v2.2d, v4.2d, v5.2d",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vhsubpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 20,
      "Comment": [
        "Map 1 0b01 0x7d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uzp1 z4.d, z2.d, z3.d",
        "uzp2 z5.d, z2.d, z3.d",
        "fsub z2.d, z4.d, z5.d",
        "mov z1.d, z2.d[2]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z3.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z2.d[1]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z4.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vhsubps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0x7d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uzp1 v4.4s, v2.4s, v3.4s",
        "uzp2 v5.4s, v2.4s, v3.4s",
        "fsub v2.4s, v4.4s, v5.4s",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vhsubps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 20,
      "Comment": [
        "Map 1 0b11 0x7d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uzp1 z4.s, z2.s, z3.s",
        "uzp2 z5.s, z2.s, z3.s",
        "fsub z2.s, z4.s, z5.s",
        "mov z1.d, z2.d[2]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z3.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z2.d[1]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z4.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovd dword [rax], xmm0": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0x7e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "movi v0.2d, #0x0",
        "mov v0.s[0], v2.s[0]",
        "mov v3.16b, v0.16b",
        "mov x20, x4",
        "str s3, [x20]"
      ]
    },
    "vmovq qword [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x7e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str d2, [x20]"
      ]
    },
    "vmovdqa ymm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x7f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ld1b {z2.b}, p7/z, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovdqa [rax], ymm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0x7f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1b {z2.b}, p7, [x20]"
      ]
    },
    "vmovdqu ymm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b10 0x7f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ld1b {z2.b}, p7/z, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vmovdqu [rax], ymm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b10 0x7f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1b {z2.b}, p7, [x20]"
      ]
    },
    "vaddsubpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xd0 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "ldr q4, [x28, #2112]",
        "eor v5.16b, v3.16b, v4.16b",
        "fadd v3.2d, v2.2d, v5.2d",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vaddsubpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xd0 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "ldr x0, [x28, #1600]",
        "ld1b {z4.b}, p7/z, [x0]",
        "eor z5.d, z3.d, z4.d",
        "fadd z3.d, z2.d, z5.d",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vaddsubps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0xd0 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "ldr q4, [x28, #2080]",
        "eor v5.16b, v3.16b, v4.16b",
        "fadd v3.4s, v2.4s, v5.4s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vaddsubps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b11 0xd0 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "ldr x0, [x28, #1584]",
        "ld1b {z4.b}, p7/z, [x0]",
        "eor z5.d, z3.d, z4.d",
        "fadd z3.s, z2.s, z5.s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vpsrlw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xd1 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsr z4.h, p6/m, z4.h, z0.d",
        "mov v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpsrlw ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xd1 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsr z4.h, p7/m, z4.h, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsrld xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xd2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsr z4.s, p6/m, z4.s, z0.d",
        "mov v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpsrld ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xd2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsr z4.s, p7/m, z4.s, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsrlq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xd3 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsr z4.d, p6/m, z4.d, z0.d",
        "mov v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpsrlq ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xd3 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsr z4.d, p7/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xd4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "add v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xd4 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "add z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmullw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xd5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mul v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmullw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xd4 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mul z4.h, z2.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovq [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0xd6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str d2, [x20]"
      ]
    },
    "vpmovmskb rax, xmm0": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "Map 1 0b01 0xd7 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "ldr q3, [x28, #2272]",
        "cmlt v4.16b, v2.16b, #0",
        "and v2.16b, v4.16b, v3.16b",
        "addp v3.16b, v2.16b, v2.16b",
        "addp v2.8b, v3.8b, v3.8b",
        "addp v3.8b, v2.8b, v2.8b",
        "umov w20, v3.h[0]",
        "mov x4, x20"
      ]
    },
    "vpmovmskb rax, ymm0": {
      "ExpectedInstructionCount": 20,
      "Comment": [
        "Map 1 0b01 0xd7 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "ldr x0, [x28, #1680]",
        "ld1b {z3.b}, p7/z, [x0]",
        "mrs x0, nzcv",
        "mov z0.d, #0",
        "cmplt p0.b, p7/z, z2.b, #0",
        "not z0.b, p0/m, z2.b",
        "orr z0.b, p0/m, z0.b, z2.b",
        "mov z4.d, z0.d",
        "msr nzcv, x0",
        "and z2.d, z4.d, z3.d",
        "movprfx z0, z2",
        "addp z0.b, p7/m, z0.b, z2.b",
        "uzp1 z3.b, z0.b, z0.b",
        "uzp2 z1.b, z0.b, z0.b",
        "splice z3.d, p6, z3.d, z1.d",
        "addp v2.16b, v3.16b, v3.16b",
        "addp v3.8b, v2.8b, v2.8b",
        "mov w20, v3.s[0]",
        "mov x4, x20"
      ]
    },
    "vpsubusb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xd8 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uqsub v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubusb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xd8 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uqsub z4.b, z2.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubusw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xd9 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uqsub v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubusw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xd9 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uqsub z4.h, z2.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminub xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xda 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "umin v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminub ymm0, ymm1, ymm0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xda 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z16.d",
        "movprfx z4, z2",
        "umin z4.b, p7/m, z4.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminub ymm0, ymm0, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xda 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "umin z4.b, p7/m, z4.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminub ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xda 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "umin z4.b, p7/m, z4.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpand xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xdb 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "and v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpand ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xdb 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "and z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddusb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xdc 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uqadd v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddusb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xdc 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uqadd z4.b, z2.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddusw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xdd 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uqadd v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddusw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xdd 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uqadd z4.h, z2.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxub xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xdd 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "umax v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxub ymm0, ymm0, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xde 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "umax z4.b, p7/m, z4.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxub ymm0, ymm1, ymm0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xde 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z16.d",
        "movprfx z4, z2",
        "umax z4.b, p7/m, z4.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxub ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xde 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "umax z4.b, p7/m, z4.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpandn xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xdf 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "bic v4.16b, v3.16b, v2.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpandn ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xdf 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "bic z4.d, z3.d, z2.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xe0 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "urhadd v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgb ymm0, ymm1, ymm0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xe0 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z16.d",
        "movprfx z4, z2",
        "urhadd z4.b, p7/m, z4.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgb ymm0, ymm0, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xe0 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "urhadd z4.b, p7/m, z4.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xe0 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "urhadd z4.b, p7/m, z4.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsraw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xe1 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "asr z4.h, p6/m, z4.h, z0.d",
        "mov v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpsraw ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xe1 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "asr z4.h, p7/m, z4.h, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsrad xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xe2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "asr z4.s, p6/m, z4.s, z0.d",
        "mov v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpsrad ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xe2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "asr z4.s, p7/m, z4.s, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xe3 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "urhadd v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgw ymm0, ymm1, ymm0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xe3 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z16.d",
        "movprfx z4, z2",
        "urhadd z4.h, p7/m, z4.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgw ymm0, ymm0, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xe3 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "urhadd z4.h, p7/m, z4.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xe3 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "urhadd z4.h, p7/m, z4.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmulhuw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xe4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "umulh z4.h, p6/m, z4.h, z3.h",
        "mov v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpmulhuw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xe4 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "umulh z4.h, z2.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmulhw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xe5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "smulh z4.h, p6/m, z4.h, z3.h",
        "mov v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpmulhw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xe5 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "smulh z4.h, z2.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvttpd2dq xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xe6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fcvtn v3.2s, v2.2d",
        "fcvtzs v2.4s, v3.4s",
        "mov v3.16b, v2.16b",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvttpd2dq xmm0, ymm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xe6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fcvtnt z3.s, p7/m, z2.d",
        "uzp2 z3.s, z3.s, z3.s",
        "fcvtzs z2.s, p7/m, z3.s",
        "mov v3.16b, v2.16b",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvtdq2pd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b10 0xe6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "sxtl v3.2d, v2.2s",
        "scvtf v2.2d, v3.2d",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcvtdq2pd ymm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b10 0xe6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "sunpklo z3.d, z2.s",
        "scvtf z2.d, p7/m, z3.d",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vcvtpd2dq xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b11 0xe6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fcvtn v3.2s, v2.2d",
        "frinti v2.4s, v3.4s",
        "fcvtzs v2.4s, v2.4s",
        "mov v3.16b, v2.16b",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vcvtpd2dq xmm0, ymm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b11 0xe6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "fcvtnt z3.s, p7/m, z2.d",
        "uzp2 z3.s, z3.s, z3.s",
        "frinti z2.s, p7/m, z3.s",
        "fcvtzs z2.s, p7/m, z2.s",
        "mov v3.16b, v2.16b",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vmovntdq [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0xe7 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "str q2, [x20]"
      ]
    },
    "vmovntdq [rax], ymm0": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b01 0xe7 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "st1b {z2.b}, p7, [x20]"
      ]
    },
    "vpsubsb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xe8 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqsub v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubsb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xe8 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqsub z4.b, z2.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubsw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xe9 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqsub v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubsw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xe9 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqsub z4.h, z2.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminsw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xea 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "smin v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminsw ymm0, ymm1, ymm0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xea 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z16.d",
        "movprfx z4, z2",
        "smin z4.h, p7/m, z4.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminsw ymm0, ymm0, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xea 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "smin z4.h, p7/m, z4.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminsw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xea 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "smin z4.h, p7/m, z4.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpor xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xeb 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "orr v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpor ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xeb 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "orr z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddsb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xec 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqadd v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddsb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xec 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqadd z4.b, z2.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddsw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xed 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqadd v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddsw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xed 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sqadd z4.h, z2.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxsw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xee 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "smax v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxsw ymm0, ymm1, ymm0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xee 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z16.d",
        "movprfx z4, z2",
        "smax z4.h, p7/m, z4.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxsw ymm0, ymm0, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Aliasing source and destination",
        "Map 1 0b01 0xee 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "smax z4.h, p7/m, z4.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxsw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "Map 1 0b01 0xee 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "movprfx z4, z2",
        "smax z4.h, p7/m, z4.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpxor xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xef 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "eor v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpxor ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xef 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "eor z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vlddqu xmm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b11 0xf0 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ldr q2, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vlddqu ymm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 1 0b11 0xf0 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ld1b {z2.b}, p7/z, [x20]",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpsllw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xf1 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsl z4.h, p6/m, z4.h, z0.d",
        "mov v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpsllw ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xf1 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsl z4.h, p7/m, z4.h, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpslld xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xf2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsl z4.s, p6/m, z4.s, z0.d",
        "mov v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpslld ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xf2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsl z4.s, p7/m, z4.s, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsllq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 1 0b01 0xf3 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsl z4.d, p6/m, z4.d, z0.d",
        "mov v2.16b, v4.16b",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpsllq ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xf3 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "mov z0.d, d3",
        "movprfx z4, z2",
        "lsl z4.d, p7/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmuludq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xf4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uzp1 v4.4s, v2.4s, v2.4s",
        "uzp1 v2.4s, v3.4s, v3.4s",
        "umull v3.2d, v4.2s, v2.2s",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vpmuludq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b01 0xf4 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uzp1 z4.s, z2.s, z2.s",
        "uzp1 z2.s, z3.s, z3.s",
        "umullb z0.d, z4.s, z2.s",
        "umullt z1.d, z4.s, z2.s",
        "zip1 z3.d, z0.d, z1.d",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "vpmaddwd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "Map 1 0b01 0xf5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "smull v4.4s, v2.4h, v3.4h",
        "smull2 v5.4s, v2.8h, v3.8h",
        "addp v2.4s, v4.4s, v5.4s",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpmaddwd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 14,
      "Comment": [
        "Map 1 0b01 0xf5 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "smullb z0.s, z2.h, z3.h",
        "smullt z1.s, z2.h, z3.h",
        "zip1 z4.s, z0.s, z1.s",
        "smullb z0.s, z2.h, z3.h",
        "smullt z1.s, z2.h, z3.h",
        "zip2 z5.s, z0.s, z1.s",
        "movprfx z0, z4",
        "addp z0.s, p7/m, z0.s, z5.s",
        "uzp1 z2.s, z0.s, z0.s",
        "uzp2 z1.s, z0.s, z0.s",
        "splice z2.d, p6, z2.d, z1.d",
        "mov z16.d, p7/m, z2.d"
      ]
    },
    "vpsadbw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b01 0xf6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uabdl v4.8h, v2.8b, v3.8b",
        "uabdl2 v5.8h, v2.16b, v3.16b",
        "addv h2, v4.8h",
        "addv h3, v5.8h",
        "zip1 v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsadbw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 41,
      "Comment": [
        "Map 1 0b01 0xf6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "uabdlb z0.h, z2.b, z3.b",
        "uabdlt z1.h, z2.b, z3.b",
        "zip1 z4.h, z0.h, z1.h",
        "uabdlb z0.h, z2.b, z3.b",
        "uabdlt z1.h, z2.b, z3.b",
        "zip2 z5.h, z0.h, z1.h",
        "addv h2, v4.8h",
        "addv h3, v5.8h",
        "zip1 z6.d, z2.d, z3.d",
        "mov z2.q, z4.q[1]",
        "mov z3.q, z5.q[1]",
        "addv h4, v2.8h",
        "addv h2, v3.8h",
        "mov z1.d, d2",
        "mov z3.d, z4.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z3.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.q, q3",
        "mov z2.d, z6.d",
        "not p0.b, p7/z, p6.b",
        "mov z2.b, p0/m, z1.b",
        "mov z1.d, z2.d[1]",
        "mov z3.d, z2.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z3.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z1.d, z2.d[2]",
        "mov z4.d, z3.d",
        "mrs x0, nzcv",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z4.d, p0/m, z1.d",
        "msr nzcv, x0",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaskmovdqu xmm0, xmm1": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 1 0b01 0xf7 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "cmlt v3.16b, v2.16b, #0",
        "mov z2.d, p7/m, z16.d",
        "mov x20, x11",
        "ldr q4, [x20]",
        "mov v5.16b, v3.16b",
        "bsl v5.16b, v2.16b, v4.16b",
        "str q5, [x20]"
      ]
    },
    "vpsubb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xf8 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sub v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xf8 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sub z4.b, z2.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xf9 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sub v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xf9 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sub z4.h, z2.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xfa 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sub v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xfa 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sub z4.s, z2.s, z3.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xfb 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sub v4.2d, v2.2d, v3.2d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xfb 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "sub z4.d, z2.d, z3.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xfc 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "add v4.16b, v2.16b, v3.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xfc 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "add z4.b, z2.b, z3.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xfd 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "add v4.8h, v2.8h, v3.8h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xfd 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "add z4.h, z2.h, z3.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xfe 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "add v4.4s, v2.4s, v3.4s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "Map 1 0b01 0xfe 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z17.d",
        "mov z3.d, p7/m, z18.d",
        "add z4.s, z2.s, z3.s",
        "mov z16.d, p7/m, z4.d"
      ]
    }
  }
}
