// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcore.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vcore__Syms.h"
#include "Vcore_exu_decode.h"

VL_ATTR_COLD void Vcore_exu_decode___configure_coverage(Vcore_exu_decode* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vcore__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vcore_exu_decode___configure_coverage\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 4, 24, "", "v_toggle/exu_decode", "rv32_instr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 5, 27, "", "v_toggle/exu_decode", "i_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 6, 33, "", "v_toggle/exu_decode", "i_prdt_taken", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1984]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 9, 13, "", "v_toggle/exu_decode", "dec_rs1x0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 10, 13, "", "v_toggle/exu_decode", "dec_rs2x0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1805]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 11, 13, "", "v_toggle/exu_decode", "dec_rs1en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1806]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 12, 13, "", "v_toggle/exu_decode", "dec_rs2en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 13, 13, "", "v_toggle/exu_decode", "dec_rdwen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 14, 22, "", "v_toggle/exu_decode", "dec_rs1idx[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 14, 22, "", "v_toggle/exu_decode", "dec_rs1idx[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 14, 22, "", "v_toggle/exu_decode", "dec_rs1idx[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 14, 22, "", "v_toggle/exu_decode", "dec_rs1idx[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 14, 22, "", "v_toggle/exu_decode", "dec_rs1idx[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 15, 22, "", "v_toggle/exu_decode", "dec_rs2idx[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 15, 22, "", "v_toggle/exu_decode", "dec_rs2idx[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 15, 22, "", "v_toggle/exu_decode", "dec_rs2idx[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 15, 22, "", "v_toggle/exu_decode", "dec_rs2idx[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 15, 22, "", "v_toggle/exu_decode", "dec_rs2idx[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 16, 22, "", "v_toggle/exu_decode", "dec_rdidx[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 16, 22, "", "v_toggle/exu_decode", "dec_rdidx[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 16, 22, "", "v_toggle/exu_decode", "dec_rdidx[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 16, 22, "", "v_toggle/exu_decode", "dec_rdidx[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 16, 22, "", "v_toggle/exu_decode", "dec_rdidx[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 17, 30, "", "v_toggle/exu_decode", "dec_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 18, 27, "", "v_toggle/exu_decode", "dec_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 19, 22, "", "v_toggle/exu_decode", "dec_info[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1810]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 21, 13, "", "v_toggle/exu_decode", "dec_bjp", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1811]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 22, 13, "", "v_toggle/exu_decode", "dec_jal", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1812]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 23, 13, "", "v_toggle/exu_decode", "dec_jalr", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1813]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 24, 13, "", "v_toggle/exu_decode", "dec_bxx", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 26, 22, "", "v_toggle/exu_decode", "dec_jalr_rs1idx[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 26, 22, "", "v_toggle/exu_decode", "dec_jalr_rs1idx[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 26, 22, "", "v_toggle/exu_decode", "dec_jalr_rs1idx[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 26, 22, "", "v_toggle/exu_decode", "dec_jalr_rs1idx[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 26, 22, "", "v_toggle/exu_decode", "dec_jalr_rs1idx[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1814]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1815]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1816]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1817]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1818]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1819]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1820]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1821]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1822]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1823]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1824]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1825]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1826]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1827]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1828]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1829]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1830]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1831]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1832]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1833]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1834]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1835]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1836]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1837]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1838]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1839]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1840]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1841]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1842]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1843]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1844]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1845]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 27, 30, "", "v_toggle/exu_decode", "dec_bjp_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 31, 21, "", "v_toggle/exu_decode", "opcode[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 31, 21, "", "v_toggle/exu_decode", "opcode[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 31, 21, "", "v_toggle/exu_decode", "opcode[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 31, 21, "", "v_toggle/exu_decode", "opcode[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 31, 21, "", "v_toggle/exu_decode", "opcode[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 31, 21, "", "v_toggle/exu_decode", "opcode[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 31, 21, "", "v_toggle/exu_decode", "opcode[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 32, 21, "", "v_toggle/exu_decode", "rv32_rd[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 32, 21, "", "v_toggle/exu_decode", "rv32_rd[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 32, 21, "", "v_toggle/exu_decode", "rv32_rd[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 32, 21, "", "v_toggle/exu_decode", "rv32_rd[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 32, 21, "", "v_toggle/exu_decode", "rv32_rd[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 33, 21, "", "v_toggle/exu_decode", "rv32_func3[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 33, 21, "", "v_toggle/exu_decode", "rv32_func3[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 33, 21, "", "v_toggle/exu_decode", "rv32_func3[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 34, 21, "", "v_toggle/exu_decode", "rv32_rs1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 34, 21, "", "v_toggle/exu_decode", "rv32_rs1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 34, 21, "", "v_toggle/exu_decode", "rv32_rs1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 34, 21, "", "v_toggle/exu_decode", "rv32_rs1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 34, 21, "", "v_toggle/exu_decode", "rv32_rs1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 35, 21, "", "v_toggle/exu_decode", "rv32_rs2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 35, 21, "", "v_toggle/exu_decode", "rv32_rs2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 35, 21, "", "v_toggle/exu_decode", "rv32_rs2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 35, 21, "", "v_toggle/exu_decode", "rv32_rs2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 35, 21, "", "v_toggle/exu_decode", "rv32_rs2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 36, 21, "", "v_toggle/exu_decode", "rv32_func7[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 36, 21, "", "v_toggle/exu_decode", "rv32_func7[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 36, 21, "", "v_toggle/exu_decode", "rv32_func7[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 36, 21, "", "v_toggle/exu_decode", "rv32_func7[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 36, 21, "", "v_toggle/exu_decode", "rv32_func7[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 36, 21, "", "v_toggle/exu_decode", "rv32_func7[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 36, 21, "", "v_toggle/exu_decode", "rv32_func7[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2009]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 39, 10, "", "v_toggle/exu_decode", "opcode_1_0_11", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2010]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 41, 10, "", "v_toggle/exu_decode", "opcode_4_2_000", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2011]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 42, 10, "", "v_toggle/exu_decode", "opcode_4_2_001", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2012]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 43, 10, "", "v_toggle/exu_decode", "opcode_4_2_010", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2013]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 44, 10, "", "v_toggle/exu_decode", "opcode_4_2_011", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2014]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 45, 10, "", "v_toggle/exu_decode", "opcode_4_2_100", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2015]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 46, 10, "", "v_toggle/exu_decode", "opcode_4_2_101", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2016]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 47, 10, "", "v_toggle/exu_decode", "opcode_4_2_110", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2017]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 48, 10, "", "v_toggle/exu_decode", "opcode_4_2_111", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2018]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 50, 10, "", "v_toggle/exu_decode", "opcode_6_5_00", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2019]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 51, 10, "", "v_toggle/exu_decode", "opcode_6_5_01", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2020]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 52, 10, "", "v_toggle/exu_decode", "opcode_6_5_10", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2021]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 53, 10, "", "v_toggle/exu_decode", "opcode_6_5_11", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2022]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 56, 10, "", "v_toggle/exu_decode", "rv32_func3_000", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2023]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 57, 10, "", "v_toggle/exu_decode", "rv32_func3_001", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2024]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 58, 10, "", "v_toggle/exu_decode", "rv32_func3_010", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2025]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 59, 10, "", "v_toggle/exu_decode", "rv32_func3_011", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2026]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 60, 10, "", "v_toggle/exu_decode", "rv32_func3_100", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2027]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 61, 10, "", "v_toggle/exu_decode", "rv32_func3_101", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2028]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 62, 10, "", "v_toggle/exu_decode", "rv32_func3_110", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2029]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 63, 10, "", "v_toggle/exu_decode", "rv32_func3_111", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2030]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 66, 10, "", "v_toggle/exu_decode", "rv32_func7_0000000", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2031]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 67, 10, "", "v_toggle/exu_decode", "rv32_func7_0100000", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2032]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 68, 10, "", "v_toggle/exu_decode", "rv32_func7_0000001", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2033]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 69, 10, "", "v_toggle/exu_decode", "rv32_func7_0000101", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2034]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 70, 10, "", "v_toggle/exu_decode", "rv32_func7_0001001", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2035]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 71, 10, "", "v_toggle/exu_decode", "rv32_func7_0001101", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2036]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 72, 10, "", "v_toggle/exu_decode", "rv32_func7_0010101", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2037]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 73, 10, "", "v_toggle/exu_decode", "rv32_func7_0100001", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2038]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 74, 10, "", "v_toggle/exu_decode", "rv32_func7_0010001", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2039]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 75, 10, "", "v_toggle/exu_decode", "rv32_func7_0101101", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2040]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 76, 10, "", "v_toggle/exu_decode", "rv32_func7_1111111", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2041]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 77, 10, "", "v_toggle/exu_decode", "rv32_func7_0000100", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2042]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 78, 10, "", "v_toggle/exu_decode", "rv32_func7_0001000", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2043]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 79, 10, "", "v_toggle/exu_decode", "rv32_func7_0001100", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2044]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 80, 10, "", "v_toggle/exu_decode", "rv32_func7_0101100", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2045]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 81, 10, "", "v_toggle/exu_decode", "rv32_func7_0010000", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2046]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 82, 10, "", "v_toggle/exu_decode", "rv32_func7_0010100", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2047]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 83, 10, "", "v_toggle/exu_decode", "rv32_func7_1100000", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2048]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 84, 10, "", "v_toggle/exu_decode", "rv32_func7_1110000", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2049]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 85, 10, "", "v_toggle/exu_decode", "rv32_func7_1010000", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2050]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 86, 10, "", "v_toggle/exu_decode", "rv32_func7_1101000", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2051]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 87, 10, "", "v_toggle/exu_decode", "rv32_func7_1111000", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2052]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 88, 10, "", "v_toggle/exu_decode", "rv32_func7_1010001", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2053]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 89, 10, "", "v_toggle/exu_decode", "rv32_func7_1110001", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2054]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 90, 10, "", "v_toggle/exu_decode", "rv32_func7_1100001", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2055]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 91, 10, "", "v_toggle/exu_decode", "rv32_func7_1101001", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1984]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 93, 10, "", "v_toggle/exu_decode", "rv32_rs1_x0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 94, 10, "", "v_toggle/exu_decode", "rv32_rs2_x0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2056]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 95, 10, "", "v_toggle/exu_decode", "rv32_rd_x0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2057]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 98, 13, "", "v_toggle/exu_decode", "rv32_load", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2058]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 99, 13, "", "v_toggle/exu_decode", "rv32_store", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1813]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 100, 13, "", "v_toggle/exu_decode", "rv32_branch", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1812]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 102, 13, "", "v_toggle/exu_decode", "rv32_jalr", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1811]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 103, 13, "", "v_toggle/exu_decode", "rv32_jal", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2059]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 105, 13, "", "v_toggle/exu_decode", "rv32_op_imm", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2060]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 106, 13, "", "v_toggle/exu_decode", "rv32_op", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2061]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 107, 13, "", "v_toggle/exu_decode", "rv32_system", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2062]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 108, 13, "", "v_toggle/exu_decode", "rv32_auipc", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2062]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 109, 13, "", "v_toggle/exu_decode", "rv32_lui", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2063]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 112, 13, "", "v_toggle/exu_decode", "rv32_beq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2064]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 113, 13, "", "v_toggle/exu_decode", "rv32_bne", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2065]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 117, 13, "", "v_toggle/exu_decode", "rv32_ebreak", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2066]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 120, 13, "", "v_toggle/exu_decode", "rv32_addi", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2067]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 121, 13, "", "v_toggle/exu_decode", "rv32_sltiu", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2068]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 123, 13, "", "v_toggle/exu_decode", "rv32_add", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2069]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 124, 13, "", "v_toggle/exu_decode", "rv32_sltu", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2070]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 125, 13, "", "v_toggle/exu_decode", "rv32_xor", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2071]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 126, 13, "", "v_toggle/exu_decode", "rv32_or", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2072]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 128, 13, "", "v_toggle/exu_decode", "rv32_nop", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2065]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 130, 13, "", "v_toggle/exu_decode", "ecall_ebreak", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2073]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 133, 13, "", "v_toggle/exu_decode", "rv32_lw", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2074]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 135, 13, "", "v_toggle/exu_decode", "rv32_sw", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2075]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 137, 13, "", "v_toggle/exu_decode", "alu_op", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2076]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 142, 13, "", "v_toggle/exu_decode", "need_imm", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2077]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2078]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2079]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2080]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2081]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2082]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2083]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2084]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2085]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2086]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2087]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2088]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2089]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2090]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2091]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2092]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2093]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2094]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2095]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2096]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2097]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 144, 211, "", "v_toggle/exu_decode", "alu_info_bus[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2098]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 157, 13, "", "v_toggle/exu_decode", "amoldst_op", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 158, 19, "", "v_toggle/exu_decode", "lsu_info_size[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 158, 19, "", "v_toggle/exu_decode", "lsu_info_size[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 159, 19, "", "v_toggle/exu_decode", "lsu_info_usign", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2099]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2100]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2101]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2102]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2103]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2104]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2105]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2106]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2107]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2108]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2109]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2110]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2111]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2112]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2113]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2114]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2115]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2116]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2117]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2118]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2119]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 161, 204, "", "v_toggle/exu_decode", "agu_info_bus[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1805]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 172, 13, "", "v_toggle/exu_decode", "rv32_need_rs1", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1806]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 177, 13, "", "v_toggle/exu_decode", "rv32_need_rs2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 183, 13, "", "v_toggle/exu_decode", "rv32_need_rd", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2120]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2121]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2122]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2123]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2124]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2125]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2126]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2127]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2128]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2129]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2130]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2131]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2132]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2133]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2134]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2135]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2136]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2137]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2138]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2139]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2140]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2141]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2142]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2143]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2144]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2145]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2146]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2147]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2148]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2149]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2150]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2151]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 189, 17, "", "v_toggle/exu_decode", "rv32_i_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2152]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2153]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2154]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2155]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2156]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2157]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2158]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2159]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2160]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2161]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2162]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2163]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2164]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2165]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2166]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2167]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2168]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2169]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2170]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2171]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2172]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2173]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2174]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2175]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2176]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2177]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2178]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2179]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2180]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2181]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2182]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2183]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 193, 17, "", "v_toggle/exu_decode", "rv32_s_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2184]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2185]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2186]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2187]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2188]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2189]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2190]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2191]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2192]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2193]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2194]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2195]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2196]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2197]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2198]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2199]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2200]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2201]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2202]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2203]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2204]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2205]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2206]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2207]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2208]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2209]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2210]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2214]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 198, 17, "", "v_toggle/exu_decode", "rv32_b_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 206, 17, "", "v_toggle/exu_decode", "rv32_u_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 207, 17, "", "v_toggle/exu_decode", "rv32_j_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 216, 13, "", "v_toggle/exu_decode", "rv32_imm_sel_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1812]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 217, 13, "", "v_toggle/exu_decode", "rv32_imm_sel_jalr", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2120]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2121]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2122]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2123]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2124]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2125]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2126]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2127]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2128]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2129]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2130]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2131]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2132]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2133]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2134]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2135]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2136]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2137]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2138]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2139]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2140]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2141]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2142]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2143]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2144]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2145]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2146]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2147]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2148]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2149]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2150]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2151]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 218, 21, "", "v_toggle/exu_decode", "rv32_jalr_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2062]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 219, 13, "", "v_toggle/exu_decode", "rv32_imm_sel_u", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1811]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 220, 13, "", "v_toggle/exu_decode", "rv32_imm_sel_j", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1811]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 221, 13, "", "v_toggle/exu_decode", "rv32_imm_sel_jal", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 222, 21, "", "v_toggle/exu_decode", "rv32_jal_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1813]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 224, 13, "", "v_toggle/exu_decode", "rv32_imm_sel_b", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1813]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 225, 13, "", "v_toggle/exu_decode", "rv32_imm_sel_bxx", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2184]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2185]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2186]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2187]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2188]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2189]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2190]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2191]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2192]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2193]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2194]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2195]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2196]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2197]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2198]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2199]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2200]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2201]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2202]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2203]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2204]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2205]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2206]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2207]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2208]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2209]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2210]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2214]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 226, 20, "", "v_toggle/exu_decode", "rv32_bxx_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2058]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 228, 13, "", "v_toggle/exu_decode", "rv32_imm_sel_s", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 230, 21, "", "v_toggle/exu_decode", "rv32_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2076]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 239, 13, "", "v_toggle/exu_decode", "rv32_need_imm", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1810]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 270, 13, "", "v_toggle/exu_decode", "bjp_op", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/exu_decode.v", 272, 174, "", "v_toggle/exu_decode", "bjp_info_bus[16]", "");
}
