#Build: Synplify Pro (R) O-2018.09P, Build 146R, Nov 26 2018
#install: C:\pango\PDS_2018.2\syn
#OS: Windows 7 6.1
#Hostname: ALINX000007-PC

# Mon Apr  8 15:25:38 2019

#Implementation: pango_rev


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09P
Install: C:\pango\PDS_2018.2\syn
OS: Windows 6.1

Hostname: ALINX000007-PC

Implementation : pango_rev
Synopsys HDL Compiler, Version comp2018q3p1, Build 143R, Built Nov 26 2018 09:17:21

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09P
Install: C:\pango\PDS_2018.2\syn
OS: Windows 6.1

Hostname: ALINX000007-PC

Implementation : pango_rev
Synopsys Verilog Compiler, Version comp2018q3p1, Build 143R, Built Nov 26 2018 09:17:21

@N|Running in 64-bit mode
@I::"C:\pango\PDS_2018.2\syn\lib\generic\logos.v" (library work)
@I::"C:\pango\PDS_2018.2\syn\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\pango\PDS_2018.2\syn\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\pango\PDS_2018.2\syn\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\pango\PDS_2018.2\syn\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_cfg_reg_file_v1_0.v" (library work)
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_compare_256b_v1_0.v" (library work)
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_data_capture_mem_v1_0.v" (library work)
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_debug_core_v1_3.v" (library work)
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_hub_decode_v1_2.v" (library work)
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_rd_addr_gen_v1_3.v" (library work)
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_storage_condition_v1_3.v" (library work)
@W: CG1337 :"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_storage_condition_v1_3.v":621:7:621:18|Net ram_wren_win is not declared.
@W: CG1337 :"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_storage_condition_v1_3.v":622:7:622:18|Net ram_wren_nsa is not declared.
@W: CG1337 :"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_storage_condition_v1_3.v":627:7:627:21|Net trig_mask_nsa_c is not declared.
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_storage_qualification_v1_2.v" (library work)
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_trig_unit_v1_3.v" (library work)
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_trigger_condition_v1_3.v" (library work)
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_dbc_trigger_output_v1_2.v" (library work)
@I::"C:\pango\PDS_2018.2\bin\pango\debug_core_rtls\ips_jtag_hub_v1_2.v" (library work)
@I::"D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\cores.v" (library work)
Verilog syntax check successful!
Selecting top level module CORES
@N: CG364 :"C:\pango\PDS_2018.2\syn\lib\generic\logos.v":2665:7:2665:22|Synthesizing module GTP_SCANCHAIN_E1 in library work.
Running optimization stage 1 on GTP_SCANCHAIN_E1 .......
Running optimization stage 1 on ips_jtag_hub_v1_2_1s_1s .......
Running optimization stage 1 on ips_dbc_hub_decode_v1_2_1s_0s .......
Running optimization stage 1 on ips_dbc_cfg_reg_file_v1_0_1s_82s .......
Running optimization stage 1 on subtract_16b .......
Running optimization stage 1 on ips_dbc_compare_256b_v1_0 .......
Running optimization stage 1 on ips_dbc_trig_unit_v1_3_Z1 .......
Running optimization stage 1 on ips_dbc_cfg_reg_file_v1_0_1s_3s .......
Running optimization stage 1 on ips_dbc_trigger_condition_v1_3_1s_0s_0s_1s_1s_3s_0s_1s_1s .......
Running optimization stage 1 on ips_dbc_cfg_reg_file_v1_0_1s_14s .......
Running optimization stage 1 on ips_dbc_storage_condition_v1_3_0s_1s_9s_14s_0s .......
Running optimization stage 1 on ips_dbc_data_capture_mem_v1_0_9s_28s .......
Running optimization stage 1 on ips_dbc_rd_addr_gen_v1_3_Z2 .......
Running optimization stage 1 on ips_dbc_debug_core_v1_3_Z3 .......
@N: CG364 :"D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\cores.v":1:7:1:11|Synthesizing module CORES in library work.
@W: CG781 :"D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\cores.v":118:1:118:18|Input TCK on instance u_GTP_SCANCHAIN_PG is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\cores.v":118:1:118:18|Input TDI on instance u_GTP_SCANCHAIN_PG is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\cores.v":118:1:118:18|Input TMS on instance u_GTP_SCANCHAIN_PG is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on CORES .......
Running optimization stage 2 on CORES .......
@W: CL156 :"D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\cores.v":257:15:257:25|*Input hub_tdo[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on ips_dbc_debug_core_v1_3_Z3 .......
Running optimization stage 2 on ips_dbc_rd_addr_gen_v1_3_Z2 .......
Running optimization stage 2 on ips_dbc_data_capture_mem_v1_0_9s_28s .......
Running optimization stage 2 on ips_dbc_storage_condition_v1_3_0s_1s_9s_14s_0s .......
Running optimization stage 2 on ips_dbc_cfg_reg_file_v1_0_1s_14s .......
Running optimization stage 2 on ips_dbc_trigger_condition_v1_3_1s_0s_0s_1s_1s_3s_0s_1s_1s .......
Running optimization stage 2 on ips_dbc_cfg_reg_file_v1_0_1s_3s .......
Running optimization stage 2 on ips_dbc_trig_unit_v1_3_Z1 .......
Running optimization stage 2 on subtract_16b .......
Running optimization stage 2 on ips_dbc_compare_256b_v1_0 .......
Running optimization stage 2 on ips_dbc_cfg_reg_file_v1_0_1s_82s .......
Running optimization stage 2 on ips_dbc_hub_decode_v1_2_1s_0s .......
Running optimization stage 2 on ips_jtag_hub_v1_2_1s_1s .......
Running optimization stage 2 on GTP_SCANCHAIN_E1 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\pango_rev\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr  8 15:25:39 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09P
Install: C:\pango\PDS_2018.2\syn
OS: Windows 6.1

Hostname: ALINX000007-PC

Implementation : pango_rev
Synopsys Synopsys Netlist Linker, Version comp2018q3p1, Build 143R, Built Nov 26 2018 09:17:21

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr  8 15:25:39 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr  8 15:25:39 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09P
Install: C:\pango\PDS_2018.2\syn
OS: Windows 6.1

Hostname: ALINX000007-PC

Database state : D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\pango_rev\synwork\|pango_rev
Synopsys Synopsys Netlist Linker, Version comp2018q3p1, Build 143R, Built Nov 26 2018 09:17:21

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr  8 15:25:41 2019

###########################################################]
Premap Report

# Mon Apr  8 15:25:41 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09P
Install: C:\pango\PDS_2018.2\syn
OS: Windows 6.1

Hostname: ALINX000007-PC

Implementation : pango_rev
Synopsys Generic Technology Pre-mapping, Version maprc, Build 1156R, Built Nov 26 2018 09:17:56


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\cores.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\pango_rev\cores_scck.rpt 
Printing clock  summary report in "D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\pango_rev\cores_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.

Beginning opaque latch detection (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)


Finished opaque latch marking step (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)


Finished opaque latch detection step 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)


Finished opaque latch detection step 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)

@N:  |Total number of laches multibit processed = 2 
@N:  |Total number of laches bit blasted processed = 2 
@N:  |Total number of multibit opaque latches found = 0 
@N:  |Total number of bit blasted opaque latches found = 0 

Finished opaque latch detection (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)





Detailed report for transparent and observable latches in design:
@L: D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\pango_rev\synwork\cores_prem_latch_transparency_report.log

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 179MB)



Clock Summary
******************

          Start                                 Requested     Requested     Clock        Clock                   Clock
Level     Clock                                 Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------
0 -       DebugCore_JCLK                        20.0 MHz      50.000        declared     DebugCoreClockGroup     251  
                                                                                                                      
0 -       System                                1.0 MHz       1000.000      system       system_clkgroup         0    
                                                                                                                      
0 -       CORES|fla0_clk                        1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     474  
                                                                                                                      
0 -       CORES|capture_wire_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     11   
======================================================================================================================



Clock Load Summary
***********************

                                      Clock     Source                                            Clock Pin                                                      Non-clock Pin     Non-clock Pin                   
Clock                                 Load      Pin                                               Seq Example                                                    Seq Example       Comb Example                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DebugCore_JCLK                        251       u_GTP_SCANCHAIN_PG.TCK_USER(GTP_SCANCHAIN_E1)     u_debug_core_0.u_rd_addr_gen.tdo_mux_d2.C                      -                 u_jtag_hub.un1_drck_in.I[0](inv)
                                                                                                                                                                                                                   
System                                0         -                                                 -                                                              -                 -                               
                                                                                                                                                                                                                   
CORES|fla0_clk                        474       fla0_clk(port)                                    u_debug_core_0.resetn.C                                        -                 -                               
                                                                                                                                                                                                                   
CORES|capture_wire_inferred_clock     11        u_GTP_SCANCHAIN_PG.CAPDR(GTP_SCANCHAIN_E1)        u_debug_core_0.u_hub_data_decode.id_sample\.conf_id[4:0].C     -                 -                               
===================================================================================================================================================================================================================

@W: MT529 :|Found inferred clock CORES|fla0_clk which controls 474 sequential elements including u_debug_core_0.u0_trig_unit.match_single_to_16_35. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 698 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
0 instances converted, 13 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_GTP_SCANCHAIN_PG.TCK_USER     GTP_SCANCHAIN_E1       251        ENCRYPTED      
@KP:ckid0_1       fla0_clk                        Unconstrained_port     447        ENCRYPTED      
===================================================================================================
============================================================ Gated/Generated Clocks ============================================================
Clock Tree ID     Driving Element              Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                    
------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_2       ENCRYPTED                    and                    1                      ENCRYPTED           Clock source is invalid for GCC
@KP:ckid0_3       ENCRYPTED                    and                    1                      ENCRYPTED           Clock source is invalid for GCC
@KP:ckid0_4       u_GTP_SCANCHAIN_PG.CAPDR     GTP_SCANCHAIN_E1       11                     ENCRYPTED           Clock source is invalid for GCC
================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\pango_rev\cores.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 179MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 179MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 94MB peak: 180MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr  8 15:25:43 2019

###########################################################]
Map & Optimize Report

# Mon Apr  8 15:25:43 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09P
Install: C:\pango\PDS_2018.2\syn
OS: Windows 6.1

Hostname: ALINX000007-PC

Implementation : pango_rev
Synopsys Generic Technology Mapper, Version maprc, Build 1156R, Built Nov 26 2018 09:17:56


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 178MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 178MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 180MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 251MB peak: 251MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 251MB peak: 252MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 251MB peak: 252MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 251MB peak: 252MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 251MB peak: 252MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 254MB peak: 256MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    23.05ns		 596 /       644

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 254MB peak: 256MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 253MB peak: 256MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 185MB peak: 256MB)

Writing Analyst data base D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\pango_rev\synwork\cores_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 253MB peak: 257MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 291MB peak: 292MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 288MB peak: 292MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 253MB peak: 292MB)

@N: MT615 |Found clock DebugCore_JCLK with period 50.00ns 
@W: MT420 |Found inferred clock CORES|fla0_clk with period 1000.00ns. Please declare a user-defined clock on port fla0_clk.
@W: MT420 |Found inferred clock CORES|capture_wire_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net capture_wire.


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr  8 15:25:50 2019
#


Top view:               CORES
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\example_ziguang\ddr3_ov5640_hdmi\device_map\ins_rev\cores.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 23.414

                                      Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                        Frequency     Frequency     Period        Period        Slack       Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------
CORES|capture_wire_inferred_clock     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_1
CORES|fla0_clk                        1.0 MHz       371.6 MHz     1000.000      2.691         997.309     inferred     Inferred_clkgroup_0
DebugCore_JCLK                        20.0 MHz      169.6 MHz     50.000        5.895         23.414      declared     DebugCoreClockGroup
System                                1.0 MHz       1.1 MHz       1000.000      951.427       48.573      system       system_clkgroup    
==========================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             DebugCore_JCLK                     |  50.000      48.573   |  No paths    -      |  No paths    -       |  No paths    -    
DebugCore_JCLK                     System                             |  50.000      47.994   |  No paths    -      |  No paths    -       |  No paths    -    
DebugCore_JCLK                     DebugCore_JCLK                     |  50.000      44.105   |  No paths    -      |  25.000      23.414  |  No paths    -    
DebugCore_JCLK                     CORES|fla0_clk                     |  Diff grp    -        |  No paths    -      |  No paths    -       |  No paths    -    
DebugCore_JCLK                     CORES|capture_wire_inferred_clock  |  No paths    -        |  No paths    -      |  No paths    -       |  Diff grp    -    
CORES|fla0_clk                     DebugCore_JCLK                     |  Diff grp    -        |  No paths    -      |  No paths    -       |  No paths    -    
CORES|fla0_clk                     CORES|fla0_clk                     |  1000.000    997.309  |  No paths    -      |  No paths    -       |  No paths    -    
CORES|capture_wire_inferred_clock  DebugCore_JCLK                     |  Diff grp    -        |  No paths    -      |  No paths    -       |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CORES|fla0_clk
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                  Arrival            
Instance                                                Reference          Type           Pin     Net                             Time        Slack  
                                                        Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------
u_debug_core_0.u_Storage_Condition.counter_win_p[0]     CORES|fla0_clk     GTP_DFF_PE     Q       counter_win_p[0]                0.290       997.309
u_debug_core_0.u_Storage_Condition.counter_win_p[4]     CORES|fla0_clk     GTP_DFF_PE     Q       counter_win_p[4]                0.290       997.573
u_debug_core_0.u_Storage_Condition.counter_win_p[8]     CORES|fla0_clk     GTP_DFF_PE     Q       counter_win_p[8]                0.290       997.678
u_debug_core_0.DATA_SYNC\.DATA_ff\[0\][17]              CORES|fla0_clk     GTP_DFF        Q       DATA_SYNC\.DATA_ff\[0\][17]     0.249       997.692
u_debug_core_0.DATA_SYNC\.DATA_ff\[0\][18]              CORES|fla0_clk     GTP_DFF        Q       DATA_SYNC\.DATA_ff\[0\][18]     0.249       997.692
u_debug_core_0.DATA_SYNC\.DATA_ff\[0\][19]              CORES|fla0_clk     GTP_DFF        Q       DATA_SYNC\.DATA_ff\[0\][19]     0.249       997.692
u_debug_core_0.DATA_SYNC\.DATA_ff\[0\][20]              CORES|fla0_clk     GTP_DFF        Q       DATA_SYNC\.DATA_ff\[0\][20]     0.249       997.692
u_debug_core_0.DATA_SYNC\.DATA_ff\[0\][21]              CORES|fla0_clk     GTP_DFF        Q       DATA_SYNC\.DATA_ff\[0\][21]     0.249       997.692
u_debug_core_0.DATA_SYNC\.DATA_ff\[0\][22]              CORES|fla0_clk     GTP_DFF        Q       DATA_SYNC\.DATA_ff\[0\][22]     0.249       997.692
u_debug_core_0.DATA_SYNC\.DATA_ff\[0\][23]              CORES|fla0_clk     GTP_DFF        Q       DATA_SYNC\.DATA_ff\[0\][23]     0.249       997.692
=====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                     Starting                                                                         Required            
Instance                                                             Reference          Type           Pin        Net                                 Time         Slack  
                                                                     Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_debug_core_0.u_Storage_Condition.win_simplify\.trig_mask_win_p     CORES|fla0_clk     GTP_DFF_C      D          win_simplify\.trig_mask_win_p_0     1000.020     997.309
u_debug_core_0.u_Data_Capture_Memory.ram_data_ram_data_0_0           CORES|fla0_clk     GTP_DRM18K     DIB[0]     data[18]                            999.960      997.692
u_debug_core_0.u_Data_Capture_Memory.ram_data_ram_data_0_0           CORES|fla0_clk     GTP_DRM18K     DIB[1]     data[19]                            999.960      997.692
u_debug_core_0.u_Data_Capture_Memory.ram_data_ram_data_0_0           CORES|fla0_clk     GTP_DRM18K     DIB[2]     data[20]                            999.960      997.692
u_debug_core_0.u_Data_Capture_Memory.ram_data_ram_data_0_0           CORES|fla0_clk     GTP_DRM18K     DIB[3]     data[21]                            999.960      997.692
u_debug_core_0.u_Data_Capture_Memory.ram_data_ram_data_0_0           CORES|fla0_clk     GTP_DRM18K     DIB[4]     data[22]                            999.960      997.692
u_debug_core_0.u_Data_Capture_Memory.ram_data_ram_data_0_0           CORES|fla0_clk     GTP_DRM18K     DIB[5]     data[23]                            999.960      997.692
u_debug_core_0.u_Data_Capture_Memory.ram_data_ram_data_0_0           CORES|fla0_clk     GTP_DRM18K     DIB[6]     data[24]                            999.960      997.692
u_debug_core_0.u_Data_Capture_Memory.ram_data_ram_data_0_0           CORES|fla0_clk     GTP_DRM18K     DIB[7]     data[25]                            999.960      997.692
u_debug_core_0.u_Data_Capture_Memory.ram_data_ram_data_0_0           CORES|fla0_clk     GTP_DRM18K     DIB[8]     data[26]                            999.960      997.692
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      2.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.309

    Number of logic level(s):                4
    Starting point:                          u_debug_core_0.u_Storage_Condition.counter_win_p[0] / Q
    Ending point:                            u_debug_core_0.u_Storage_Condition.win_simplify\.trig_mask_win_p / D
    The start point is clocked by            CORES|fla0_clk [rising] on pin CLK
    The end   point is clocked by            CORES|fla0_clk [rising] on pin CLK

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                        Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
u_debug_core_0.u_Storage_Condition.counter_win_p[0]                         GTP_DFF_PE     Q        Out     0.290     0.290       -         
counter_win_p[0]                                                            Net            -        -       0.348     -           5         
u_debug_core_0.u_Storage_Condition.win_simplify\.un8_trig_mask_win_p[0]     GTP_LUT2       I0       In      -         0.638       -         
u_debug_core_0.u_Storage_Condition.win_simplify\.un8_trig_mask_win_p[0]     GTP_LUT2       Z        Out     0.251     0.889       -         
win_simplify\.un8_trig_mask_win_p[0]                                        Net            -        -       0.269     -           1         
u_debug_core_0.u_Storage_Condition.win_simplify\.trig_mask_win_p_3_0_1      GTP_LUT5       I4       In      -         1.158       -         
u_debug_core_0.u_Storage_Condition.win_simplify\.trig_mask_win_p_3_0_1      GTP_LUT5       Z        Out     0.176     1.334       -         
win_simplify\.trig_mask_win_p_3_0_1                                         Net            -        -       0.269     -           1         
u_debug_core_0.u_Storage_Condition.win_simplify\.trig_mask_win_p_3          GTP_LUT5       I3       In      -         1.603       -         
u_debug_core_0.u_Storage_Condition.win_simplify\.trig_mask_win_p_3          GTP_LUT5       Z        Out     0.420     2.023       -         
win_simplify\.trig_mask_win_p_3                                             Net            -        -       0.269     -           1         
u_debug_core_0.u_Storage_Condition.win_simplify\.trig_mask_win_p_e          GTP_LUT5       I3       In      -         2.291       -         
u_debug_core_0.u_Storage_Condition.win_simplify\.trig_mask_win_p_e          GTP_LUT5       Z        Out     0.420     2.711       -         
win_simplify\.trig_mask_win_p_0                                             Net            -        -       0.000     -           1         
u_debug_core_0.u_Storage_Condition.win_simplify\.trig_mask_win_p            GTP_DFF_C      D        In      -         2.711       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 2.691 is 1.537(57.1%) logic and 1.154(42.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DebugCore_JCLK
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                         Arrival           
Instance                           Reference          Type          Pin     Net                     Time        Slack 
                                   Clock                                                                              
----------------------------------------------------------------------------------------------------------------------
u_jtag_hub.d_ctrl\.data_ctrl       DebugCore_JCLK     GTP_DFF_C     Q       d_ctrl\.data_ctrl       0.290       23.414
u_jtag_hub.shft\.shift_data[7]     DebugCore_JCLK     GTP_DFF_E     Q       shft\.shift_data[7]     0.290       23.727
u_jtag_hub.shft\.shift_data[6]     DebugCore_JCLK     GTP_DFF_E     Q       shft\.shift_data[6]     0.290       23.837
u_jtag_hub.shft\.shift_data[5]     DebugCore_JCLK     GTP_DFF_E     Q       shft\.shift_data[5]     0.290       23.895
u_jtag_hub.shft\.shift_data[8]     DebugCore_JCLK     GTP_DFF_E     Q       shft\.shift_data[8]     0.290       23.970
u_jtag_hub.shft\.shift_data[0]     DebugCore_JCLK     GTP_DFF_E     Q       shft\.shift_data[0]     0.290       24.441
u_jtag_hub.shft\.shift_data[1]     DebugCore_JCLK     GTP_DFF_E     Q       shft\.shift_data[1]     0.290       24.441
u_jtag_hub.shft\.shift_data[2]     DebugCore_JCLK     GTP_DFF_E     Q       shft\.shift_data[2]     0.290       24.441
u_jtag_hub.shft\.shift_data[3]     DebugCore_JCLK     GTP_DFF_E     Q       shft\.shift_data[3]     0.290       24.441
u_jtag_hub.shft\.shift_data[4]     DebugCore_JCLK     GTP_DFF_E     Q       shft\.shift_data[4]     0.290       24.441
======================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference          Type          Pin     Net                       Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
u_jtag_hub.cs\.conf_sel[0]     DebugCore_JCLK     GTP_DFF_R     R       d_ctrl\.data_ctrl_i_0     24.699       23.414
u_jtag_hub.cs\.conf_sel[1]     DebugCore_JCLK     GTP_DFF_R     R       d_ctrl\.data_ctrl_i_0     24.699       23.414
u_jtag_hub.cs\.conf_sel[2]     DebugCore_JCLK     GTP_DFF_R     R       d_ctrl\.data_ctrl_i_0     24.699       23.414
u_jtag_hub.cs\.conf_sel[3]     DebugCore_JCLK     GTP_DFF_R     R       d_ctrl\.data_ctrl_i_0     24.699       23.414
u_jtag_hub.cs\.conf_sel[4]     DebugCore_JCLK     GTP_DFF_R     R       d_ctrl\.data_ctrl_i_0     24.699       23.414
u_jtag_hub.cs\.conf_sel[5]     DebugCore_JCLK     GTP_DFF_R     R       d_ctrl\.data_ctrl_i_0     24.699       23.414
u_jtag_hub.cs\.conf_sel[6]     DebugCore_JCLK     GTP_DFF_R     R       d_ctrl\.data_ctrl_i_0     24.699       23.414
u_jtag_hub.cs\.conf_sel[7]     DebugCore_JCLK     GTP_DFF_R     R       d_ctrl\.data_ctrl_i_0     24.699       23.414
u_jtag_hub.cs\.conf_sel[8]     DebugCore_JCLK     GTP_DFF_R     R       d_ctrl\.data_ctrl_i_0     24.699       23.414
u_jtag_hub.cs\.conf_sel[9]     DebugCore_JCLK     GTP_DFF_R     R       d_ctrl\.data_ctrl_i_0     24.699       23.414
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.301
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.699

    - Propagation time:                      1.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     23.414

    Number of logic level(s):                1
    Starting point:                          u_jtag_hub.d_ctrl\.data_ctrl / Q
    Ending point:                            u_jtag_hub.cs\.conf_sel[0] / R
    The start point is clocked by            DebugCore_JCLK [rising] on pin CLK
    The end   point is clocked by            DebugCore_JCLK [falling] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
u_jtag_hub.d_ctrl\.data_ctrl       GTP_DFF_C     Q        Out     0.290     0.290       -         
d_ctrl\.data_ctrl                  Net           -        -       0.348     -           5         
u_jtag_hub.d_ctrl\.data_ctrl_i     GTP_INV       I        In      -         0.638       -         
u_jtag_hub.d_ctrl\.data_ctrl_i     GTP_INV       Z        Out     0.000     0.638       -         
d_ctrl\.data_ctrl_i_0              Net           -        -       0.647     -           20        
u_jtag_hub.cs\.conf_sel[0]         GTP_DFF_R     R        In      -         1.285       -         
==================================================================================================
Total path delay (propagation time + setup) of 1.586 is 0.591(37.3%) logic and 0.995(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                        Arrival           
Instance               Reference     Type                 Pin          Net             Time        Slack 
                       Clock                                                                             
---------------------------------------------------------------------------------------------------------
u_GTP_SCANCHAIN_PG     System        GTP_SCANCHAIN_E1     SHFTDR       shift_wire      0.000       48.573
u_GTP_SCANCHAIN_PG     System        GTP_SCANCHAIN_E1     TDI_USER     tdi_wire        0.000       49.558
u_GTP_SCANCHAIN_PG     System        GTP_SCANCHAIN_E1     UPDR         update_wire     0.000       49.578
=========================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                      Required           
Instance                           Reference     Type          Pin     Net                       Time         Slack 
                                   Clock                                                                            
--------------------------------------------------------------------------------------------------------------------
u_jtag_hub.shft\.shift_data[0]     System        GTP_DFF_E     CE      un1_shift_data8_i_0       49.645       48.573
u_jtag_hub.shft\.shift_data[1]     System        GTP_DFF_E     CE      un1_shift_data8_i_0       49.645       48.573
u_jtag_hub.shft\.shift_data[2]     System        GTP_DFF_E     CE      un1_shift_data8_i_0       49.645       48.573
u_jtag_hub.shft\.shift_data[3]     System        GTP_DFF_E     CE      un1_shift_data8_i_0       49.645       48.573
u_jtag_hub.shft\.shift_data[4]     System        GTP_DFF_E     CE      un1_shift_data8_i_0       49.645       48.573
u_jtag_hub.shft\.shift_data[5]     System        GTP_DFF_E     CE      un1_shift_data8_i_0       49.645       48.573
u_jtag_hub.shft\.shift_data[6]     System        GTP_DFF_E     CE      un1_shift_data8_i_0       49.645       48.573
u_jtag_hub.shft\.shift_data[7]     System        GTP_DFF_E     CE      un1_shift_data8_i_0       49.645       48.573
u_jtag_hub.shft\.shift_data[8]     System        GTP_DFF_E     CE      un1_shift_data8_i_0       49.645       48.573
u_jtag_hub.shft\.shift_data[8]     System        GTP_DFF_E     D       shft\.shift_data_3[8]     50.023       49.304
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.355
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.645

    - Propagation time:                      1.072
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 48.573

    Number of logic level(s):                1
    Starting point:                          u_GTP_SCANCHAIN_PG / SHFTDR
    Ending point:                            u_jtag_hub.shft\.shift_data[0] / CE
    The start point is clocked by            System [rising]
    The end   point is clocked by            DebugCore_JCLK [rising] on pin CLK

Instance / Net                                          Pin        Pin               Arrival     No. of    
Name                               Type                 Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
u_GTP_SCANCHAIN_PG                 GTP_SCANCHAIN_E1     SHFTDR     Out     0.000     0.000       -         
shift_wire                         Net                  -          -       0.468     -           11        
u_jtag_hub.un1_shift_data8_i       GTP_LUT4             I3         In      -         0.468       -         
u_jtag_hub.un1_shift_data8_i       GTP_LUT4             Z          Out     0.176     0.644       -         
un1_shift_data8_i_0                Net                  -          -       0.428     -           9         
u_jtag_hub.shft\.shift_data[0]     GTP_DFF_E            CE         In      -         1.072       -         
===========================================================================================================
Total path delay (propagation time + setup) of 1.427 is 0.531(37.2%) logic and 0.896(62.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 253MB peak: 292MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 253MB peak: 292MB)

---------------------------------------
Resource Usage Report for CORES 

Mapping to part: pgl22gbg324-7
Cell usage:
GTP_DFF         87 uses
GTP_DFF_C       362 uses
GTP_DFF_CE      134 uses
GTP_DFF_E       9 uses
GTP_DFF_P       12 uses
GTP_DFF_PE      20 uses
GTP_DFF_R       20 uses
GTP_DLATCH_CE   2 uses
GTP_DRM18K      1 use
GTP_INV         16 uses
GTP_LUT2        304 uses
GTP_LUT3        58 uses
GTP_LUT4        40 uses
GTP_LUT5        102 uses
GTP_LUT5CARRY   52 uses
GTP_LUT5M       24 uses
GTP_MUX2LUT6    20 uses
GTP_MUX2LUT7    9 uses
GTP_MUX2LUT8    1 use
GTP_SCANCHAIN_E1  1 use


RAM/ROM usage summary


Mapping Summary:
Total LUTs: 580 of 17536 (3.31%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 580 
Total Registers: 644 of 26304 (2.45%)
Total Latches: 2
Total Muxes:   30

DRM18K:
Total DRM18K =  1 of 48 (2.08%)

APMs:
Total APMs =  0.00 of 30 (0.00%)

Total I/O primitives =  0 of 240 (0.00%)


 Number of unique control sets:              24
 CLK(drck1_wire), C(GND), P(GND), CE(un1_shift_data8_i_0)		: 9
 CLK(drck1_wire), C(sel_in_i_0), P(GND), CE(VCC)		: 1
 CLK(drck1_wire), C(GND), P(GND), CE(VCC)		: 2
 CLK(drck_in_i), R(d_ctrl\.data_ctrl_i_0), S(GND), CE(VCC)		: 20
 CLK(drck1_wire), C(h_rstn_i_0), P(GND), CE(VCC)		: 19
 CLK(drck1_wire), C(h_rstn_i_0), P(GND), CE(un1_newrst\.conf_rst_1)		: 5
 CLK(capture_wire_i), C(h_rstn_i_0), P(GND), CE(conf_sel[0])		: 5
 CLK(capture_wire_i), C(h_rstn_i_0), P(GND), CE(VCC)		: 6
 CLK(drck1_wire), C(rstn_i_0), P(GND), CE(VCC)		: 9
 CLK(drck1_wire), C(rstn_i_0), P(GND), CE(bit_cnte)		: 7
 CLK(drck1_wire), C(h_rstn_i_0), P(GND), CE(un1_rst_conf_trig)		: 85
 CLK(fla0_clk), C(h_rstn_i_0), P(GND), CE(VCC)		: 80
 CLK(fla0_clk), C(match_single_to_all_1_sqmuxa), P(GND), CE(VCC)		: 31
 CLK(fla0_clk), C(match_single_to_all_0_sqmuxa), P(GND), CE(VCC)		: 1
 CLK(drck1_wire), C(h_rstn_i_0), P(GND), CE(un1_rst_conf)		: 14
 CLK(fla0_clk), C(GND), P(h_rstn_i_0), CE(un1_counter_win_p20_i_0)		: 10
 CLK(fla0_clk), C(h_rstn_i_0), P(GND), CE(winwrap_remove\.address_wine)		: 9
 CLK(fla0_clk), C(GND), P(h_rstn_i_0), CE(un1_status_ff_en)		: 10
 CLK(fla0_clk), C(GND), P(status_en_i_0), CE(VCC)		: 2
 CLK(fla0_clk), C(GND), P(GND), CE(VCC)		: 85
 CLK(drck1_wire), C(GND), P(h_rstn_i_0), CE(VCC)		: 8
 CLK(drck1_wire), C(h_rstn_i_0), P(GND), CE(N_155_i_0)		: 9
 CLK(fla0_clk), C(resetn_i_1), P(GND), CE(VCC)		: 215
 CLK(fla0_clk), C(GND), P(resetn_i_1), CE(VCC)		: 2

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 107MB peak: 292MB)

Process took 0h:00m:07s realtime, 0h:00m:05s cputime
# Mon Apr  8 15:25:50 2019

###########################################################]
