<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pcie_regs.h source code [codebrowser/include/hw/pci/pcie_regs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/include/hw/pci/pcie_regs.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>codebrowser</a>/<a href='../..'>include</a>/<a href='..'>hw</a>/<a href='./'>pci</a>/<a href='pcie_regs.h.html'>pcie_regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * constants for pcie configurations space from pci express spec.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * TODO:</i></td></tr>
<tr><th id="5">5</th><td><i> * Those constants and macros should go to Linux pci_regs.h</i></td></tr>
<tr><th id="6">6</th><td><i> * Once they're merged, they will go away.</i></td></tr>
<tr><th id="7">7</th><td><i> */</i></td></tr>
<tr><th id="8">8</th><td><u>#<span data-ppcond="8">ifndef</span> <span class="macro" data-ref="_M/QEMU_PCIE_REGS_H">QEMU_PCIE_REGS_H</span></u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/QEMU_PCIE_REGS_H" data-ref="_M/QEMU_PCIE_REGS_H">QEMU_PCIE_REGS_H</dfn></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><i>/* express capability */</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_VER1_SIZEOF" data-ref="_M/PCI_EXP_VER1_SIZEOF">PCI_EXP_VER1_SIZEOF</dfn>             0x14 /* express capability of ver. 1 */</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_VER2_SIZEOF" data-ref="_M/PCI_EXP_VER2_SIZEOF">PCI_EXP_VER2_SIZEOF</dfn>             0x3c /* express capability of ver. 2 */</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_VER_SHIFT" data-ref="_M/PCI_EXT_CAP_VER_SHIFT">PCI_EXT_CAP_VER_SHIFT</dfn>           16</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_NEXT_SHIFT" data-ref="_M/PCI_EXT_CAP_NEXT_SHIFT">PCI_EXT_CAP_NEXT_SHIFT</dfn>          20</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_NEXT_MASK" data-ref="_M/PCI_EXT_CAP_NEXT_MASK">PCI_EXT_CAP_NEXT_MASK</dfn>           (0xffc &lt;&lt; PCI_EXT_CAP_NEXT_SHIFT)</u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP" data-ref="_M/PCI_EXT_CAP">PCI_EXT_CAP</dfn>(id, ver, next)                                      \</u></td></tr>
<tr><th id="21">21</th><td><u>    ((id) |                                                             \</u></td></tr>
<tr><th id="22">22</th><td><u>     ((ver) &lt;&lt; PCI_EXT_CAP_VER_SHIFT) |                                 \</u></td></tr>
<tr><th id="23">23</th><td><u>     ((next) &lt;&lt; PCI_EXT_CAP_NEXT_SHIFT))</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ALIGN" data-ref="_M/PCI_EXT_CAP_ALIGN">PCI_EXT_CAP_ALIGN</dfn>               4</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ALIGNUP" data-ref="_M/PCI_EXT_CAP_ALIGNUP">PCI_EXT_CAP_ALIGNUP</dfn>(x)                                  \</u></td></tr>
<tr><th id="27">27</th><td><u>    (((x) + PCI_EXT_CAP_ALIGN - 1) &amp; ~(PCI_EXT_CAP_ALIGN - 1))</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* PCI_EXP_FLAGS */</i></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_FLAGS_VER1" data-ref="_M/PCI_EXP_FLAGS_VER1">PCI_EXP_FLAGS_VER1</dfn>              1</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_FLAGS_VER2" data-ref="_M/PCI_EXP_FLAGS_VER2">PCI_EXP_FLAGS_VER2</dfn>              2</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_FLAGS_IRQ_SHIFT" data-ref="_M/PCI_EXP_FLAGS_IRQ_SHIFT">PCI_EXP_FLAGS_IRQ_SHIFT</dfn>         ctz32(PCI_EXP_FLAGS_IRQ)</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_FLAGS_TYPE_SHIFT" data-ref="_M/PCI_EXP_FLAGS_TYPE_SHIFT">PCI_EXP_FLAGS_TYPE_SHIFT</dfn>        ctz32(PCI_EXP_FLAGS_TYPE)</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* PCI_EXP_LINK{CAP, STA} */</i></td></tr>
<tr><th id="36">36</th><td><i>/* link speed */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNK_LS_25" data-ref="_M/PCI_EXP_LNK_LS_25">PCI_EXP_LNK_LS_25</dfn>               1</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNK_MLW_SHIFT" data-ref="_M/PCI_EXP_LNK_MLW_SHIFT">PCI_EXP_LNK_MLW_SHIFT</dfn>           ctz32(PCI_EXP_LNKCAP_MLW)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNK_MLW_1" data-ref="_M/PCI_EXP_LNK_MLW_1">PCI_EXP_LNK_MLW_1</dfn>               (1 &lt;&lt; PCI_EXP_LNK_MLW_SHIFT)</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* PCI_EXP_LINKCAP */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNKCAP_ASPMS_SHIFT" data-ref="_M/PCI_EXP_LNKCAP_ASPMS_SHIFT">PCI_EXP_LNKCAP_ASPMS_SHIFT</dfn>      ctz32(PCI_EXP_LNKCAP_ASPMS)</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNKCAP_ASPMS_0S" data-ref="_M/PCI_EXP_LNKCAP_ASPMS_0S">PCI_EXP_LNKCAP_ASPMS_0S</dfn>         (1 &lt;&lt; PCI_EXP_LNKCAP_ASPMS_SHIFT)</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNKCAP_PN_SHIFT" data-ref="_M/PCI_EXP_LNKCAP_PN_SHIFT">PCI_EXP_LNKCAP_PN_SHIFT</dfn>         ctz32(PCI_EXP_LNKCAP_PN)</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCAP_PSN_SHIFT" data-ref="_M/PCI_EXP_SLTCAP_PSN_SHIFT">PCI_EXP_SLTCAP_PSN_SHIFT</dfn>        ctz32(PCI_EXP_SLTCAP_PSN)</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL_IND_RESERVED" data-ref="_M/PCI_EXP_SLTCTL_IND_RESERVED">PCI_EXP_SLTCTL_IND_RESERVED</dfn>     0x0</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL_IND_ON" data-ref="_M/PCI_EXP_SLTCTL_IND_ON">PCI_EXP_SLTCTL_IND_ON</dfn>           0x1</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL_IND_BLINK" data-ref="_M/PCI_EXP_SLTCTL_IND_BLINK">PCI_EXP_SLTCTL_IND_BLINK</dfn>        0x2</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL_IND_OFF" data-ref="_M/PCI_EXP_SLTCTL_IND_OFF">PCI_EXP_SLTCTL_IND_OFF</dfn>          0x3</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL_AIC_SHIFT" data-ref="_M/PCI_EXP_SLTCTL_AIC_SHIFT">PCI_EXP_SLTCTL_AIC_SHIFT</dfn>        ctz32(PCI_EXP_SLTCTL_AIC)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL_AIC_OFF" data-ref="_M/PCI_EXP_SLTCTL_AIC_OFF">PCI_EXP_SLTCTL_AIC_OFF</dfn>                          \</u></td></tr>
<tr><th id="56">56</th><td><u>    (PCI_EXP_SLTCTL_IND_OFF &lt;&lt; PCI_EXP_SLTCTL_AIC_SHIFT)</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PIC_SHIFT" data-ref="_M/PCI_EXP_SLTCTL_PIC_SHIFT">PCI_EXP_SLTCTL_PIC_SHIFT</dfn>        ctz32(PCI_EXP_SLTCTL_PIC)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PIC_OFF" data-ref="_M/PCI_EXP_SLTCTL_PIC_OFF">PCI_EXP_SLTCTL_PIC_OFF</dfn>                          \</u></td></tr>
<tr><th id="60">60</th><td><u>    (PCI_EXP_SLTCTL_IND_OFF &lt;&lt; PCI_EXP_SLTCTL_PIC_SHIFT)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PIC_ON" data-ref="_M/PCI_EXP_SLTCTL_PIC_ON">PCI_EXP_SLTCTL_PIC_ON</dfn>                          \</u></td></tr>
<tr><th id="62">62</th><td><u>    (PCI_EXP_SLTCTL_IND_ON &lt;&lt; PCI_EXP_SLTCTL_PIC_SHIFT)</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL_SUPPORTED" data-ref="_M/PCI_EXP_SLTCTL_SUPPORTED">PCI_EXP_SLTCTL_SUPPORTED</dfn>        \</u></td></tr>
<tr><th id="65">65</th><td><u>            (PCI_EXP_SLTCTL_ABPE |      \</u></td></tr>
<tr><th id="66">66</th><td><u>             PCI_EXP_SLTCTL_PDCE |      \</u></td></tr>
<tr><th id="67">67</th><td><u>             PCI_EXP_SLTCTL_CCIE |      \</u></td></tr>
<tr><th id="68">68</th><td><u>             PCI_EXP_SLTCTL_HPIE |      \</u></td></tr>
<tr><th id="69">69</th><td><u>             PCI_EXP_SLTCTL_AIC |       \</u></td></tr>
<tr><th id="70">70</th><td><u>             PCI_EXP_SLTCTL_PCC |       \</u></td></tr>
<tr><th id="71">71</th><td><u>             PCI_EXP_SLTCTL_EIC)</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCAP2_EFF" data-ref="_M/PCI_EXP_DEVCAP2_EFF">PCI_EXP_DEVCAP2_EFF</dfn>             0x100000</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCAP2_EETLPP" data-ref="_M/PCI_EXP_DEVCAP2_EETLPP">PCI_EXP_DEVCAP2_EETLPP</dfn>          0x200000</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCTL2_EETLPPB" data-ref="_M/PCI_EXP_DEVCTL2_EETLPPB">PCI_EXP_DEVCTL2_EETLPPB</dfn>         0x8000</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* ARI */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_VER" data-ref="_M/PCI_ARI_VER">PCI_ARI_VER</dfn>                     1</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_SIZEOF" data-ref="_M/PCI_ARI_SIZEOF">PCI_ARI_SIZEOF</dfn>                  8</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* AER */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_VER" data-ref="_M/PCI_ERR_VER">PCI_ERR_VER</dfn>                     2</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_SIZEOF" data-ref="_M/PCI_ERR_SIZEOF">PCI_ERR_SIZEOF</dfn>                  0x48</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_UNC_SDN" data-ref="_M/PCI_ERR_UNC_SDN">PCI_ERR_UNC_SDN</dfn>                 0x00000020      /* surprise down */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_UNC_ACSV" data-ref="_M/PCI_ERR_UNC_ACSV">PCI_ERR_UNC_ACSV</dfn>                0x00200000      /* ACS Violation */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_UNC_INTN" data-ref="_M/PCI_ERR_UNC_INTN">PCI_ERR_UNC_INTN</dfn>                0x00400000      /* Internal Error */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_UNC_MCBTLP" data-ref="_M/PCI_ERR_UNC_MCBTLP">PCI_ERR_UNC_MCBTLP</dfn>              0x00800000      /* MC Blcoked TLP */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_UNC_ATOP_EBLOCKED" data-ref="_M/PCI_ERR_UNC_ATOP_EBLOCKED">PCI_ERR_UNC_ATOP_EBLOCKED</dfn>       0x01000000      /* atomic op egress blocked */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_UNC_TLP_PRF_BLOCKED" data-ref="_M/PCI_ERR_UNC_TLP_PRF_BLOCKED">PCI_ERR_UNC_TLP_PRF_BLOCKED</dfn>     0x02000000      /* TLP Prefix Blocked */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_COR_ADV_NONFATAL" data-ref="_M/PCI_ERR_COR_ADV_NONFATAL">PCI_ERR_COR_ADV_NONFATAL</dfn>        0x00002000      /* Advisory Non-Fatal */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_COR_INTERNAL" data-ref="_M/PCI_ERR_COR_INTERNAL">PCI_ERR_COR_INTERNAL</dfn>            0x00004000      /* Corrected Internal */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_COR_HL_OVERFLOW" data-ref="_M/PCI_ERR_COR_HL_OVERFLOW">PCI_ERR_COR_HL_OVERFLOW</dfn>         0x00008000      /* Header Long Overflow */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_CAP_FEP_MASK" data-ref="_M/PCI_ERR_CAP_FEP_MASK">PCI_ERR_CAP_FEP_MASK</dfn>            0x0000001f</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_CAP_MHRC" data-ref="_M/PCI_ERR_CAP_MHRC">PCI_ERR_CAP_MHRC</dfn>                0x00000200</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_CAP_MHRE" data-ref="_M/PCI_ERR_CAP_MHRE">PCI_ERR_CAP_MHRE</dfn>                0x00000400</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_CAP_TLP" data-ref="_M/PCI_ERR_CAP_TLP">PCI_ERR_CAP_TLP</dfn>                 0x00000800</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_HEADER_LOG_SIZE" data-ref="_M/PCI_ERR_HEADER_LOG_SIZE">PCI_ERR_HEADER_LOG_SIZE</dfn>         16</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_TLP_PREFIX_LOG" data-ref="_M/PCI_ERR_TLP_PREFIX_LOG">PCI_ERR_TLP_PREFIX_LOG</dfn>          0x38</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_TLP_PREFIX_LOG_SIZE" data-ref="_M/PCI_ERR_TLP_PREFIX_LOG_SIZE">PCI_ERR_TLP_PREFIX_LOG_SIZE</dfn>     16</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/PCI_SEC_STATUS_RCV_SYSTEM_ERROR" data-ref="_M/PCI_SEC_STATUS_RCV_SYSTEM_ERROR">PCI_SEC_STATUS_RCV_SYSTEM_ERROR</dfn>         0x4000</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/* aer root error command/status */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_CMD_EN_MASK" data-ref="_M/PCI_ERR_ROOT_CMD_EN_MASK">PCI_ERR_ROOT_CMD_EN_MASK</dfn>        (PCI_ERR_ROOT_CMD_COR_EN |      \</u></td></tr>
<tr><th id="108">108</th><td><u>                                         PCI_ERR_ROOT_CMD_NONFATAL_EN | \</u></td></tr>
<tr><th id="109">109</th><td><u>                                         PCI_ERR_ROOT_CMD_FATAL_EN)</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_IRQ_MAX" data-ref="_M/PCI_ERR_ROOT_IRQ_MAX">PCI_ERR_ROOT_IRQ_MAX</dfn>            32</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_IRQ" data-ref="_M/PCI_ERR_ROOT_IRQ">PCI_ERR_ROOT_IRQ</dfn>                0xf8000000</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_IRQ_SHIFT" data-ref="_M/PCI_ERR_ROOT_IRQ_SHIFT">PCI_ERR_ROOT_IRQ_SHIFT</dfn>          ctz32(PCI_ERR_ROOT_IRQ)</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_STATUS_REPORT_MASK" data-ref="_M/PCI_ERR_ROOT_STATUS_REPORT_MASK">PCI_ERR_ROOT_STATUS_REPORT_MASK</dfn> (PCI_ERR_ROOT_COR_RCV |         \</u></td></tr>
<tr><th id="115">115</th><td><u>                                         PCI_ERR_ROOT_MULTI_COR_RCV |   \</u></td></tr>
<tr><th id="116">116</th><td><u>                                         PCI_ERR_ROOT_UNCOR_RCV |       \</u></td></tr>
<tr><th id="117">117</th><td><u>                                         PCI_ERR_ROOT_MULTI_UNCOR_RCV | \</u></td></tr>
<tr><th id="118">118</th><td><u>                                         PCI_ERR_ROOT_FIRST_FATAL |     \</u></td></tr>
<tr><th id="119">119</th><td><u>                                         PCI_ERR_ROOT_NONFATAL_RCV |    \</u></td></tr>
<tr><th id="120">120</th><td><u>                                         PCI_ERR_ROOT_FATAL_RCV)</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_UNC_SUPPORTED" data-ref="_M/PCI_ERR_UNC_SUPPORTED">PCI_ERR_UNC_SUPPORTED</dfn>           (PCI_ERR_UNC_DLP |              \</u></td></tr>
<tr><th id="123">123</th><td><u>                                         PCI_ERR_UNC_SDN |              \</u></td></tr>
<tr><th id="124">124</th><td><u>                                         PCI_ERR_UNC_POISON_TLP |       \</u></td></tr>
<tr><th id="125">125</th><td><u>                                         PCI_ERR_UNC_FCP |              \</u></td></tr>
<tr><th id="126">126</th><td><u>                                         PCI_ERR_UNC_COMP_TIME |        \</u></td></tr>
<tr><th id="127">127</th><td><u>                                         PCI_ERR_UNC_COMP_ABORT |       \</u></td></tr>
<tr><th id="128">128</th><td><u>                                         PCI_ERR_UNC_UNX_COMP |         \</u></td></tr>
<tr><th id="129">129</th><td><u>                                         PCI_ERR_UNC_RX_OVER |          \</u></td></tr>
<tr><th id="130">130</th><td><u>                                         PCI_ERR_UNC_MALF_TLP |         \</u></td></tr>
<tr><th id="131">131</th><td><u>                                         PCI_ERR_UNC_ECRC |             \</u></td></tr>
<tr><th id="132">132</th><td><u>                                         PCI_ERR_UNC_UNSUP |            \</u></td></tr>
<tr><th id="133">133</th><td><u>                                         PCI_ERR_UNC_ACSV |             \</u></td></tr>
<tr><th id="134">134</th><td><u>                                         PCI_ERR_UNC_INTN |             \</u></td></tr>
<tr><th id="135">135</th><td><u>                                         PCI_ERR_UNC_MCBTLP |           \</u></td></tr>
<tr><th id="136">136</th><td><u>                                         PCI_ERR_UNC_ATOP_EBLOCKED |    \</u></td></tr>
<tr><th id="137">137</th><td><u>                                         PCI_ERR_UNC_TLP_PRF_BLOCKED)</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_UNC_SEVERITY_DEFAULT" data-ref="_M/PCI_ERR_UNC_SEVERITY_DEFAULT">PCI_ERR_UNC_SEVERITY_DEFAULT</dfn>    (PCI_ERR_UNC_DLP |              \</u></td></tr>
<tr><th id="140">140</th><td><u>                                         PCI_ERR_UNC_SDN |              \</u></td></tr>
<tr><th id="141">141</th><td><u>                                         PCI_ERR_UNC_FCP |              \</u></td></tr>
<tr><th id="142">142</th><td><u>                                         PCI_ERR_UNC_RX_OVER |          \</u></td></tr>
<tr><th id="143">143</th><td><u>                                         PCI_ERR_UNC_MALF_TLP |         \</u></td></tr>
<tr><th id="144">144</th><td><u>                                         PCI_ERR_UNC_INTN)</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_COR_SUPPORTED" data-ref="_M/PCI_ERR_COR_SUPPORTED">PCI_ERR_COR_SUPPORTED</dfn>           (PCI_ERR_COR_RCVR |             \</u></td></tr>
<tr><th id="147">147</th><td><u>                                         PCI_ERR_COR_BAD_TLP |          \</u></td></tr>
<tr><th id="148">148</th><td><u>                                         PCI_ERR_COR_BAD_DLLP |         \</u></td></tr>
<tr><th id="149">149</th><td><u>                                         PCI_ERR_COR_REP_ROLL |         \</u></td></tr>
<tr><th id="150">150</th><td><u>                                         PCI_ERR_COR_REP_TIMER |        \</u></td></tr>
<tr><th id="151">151</th><td><u>                                         PCI_ERR_COR_ADV_NONFATAL |     \</u></td></tr>
<tr><th id="152">152</th><td><u>                                         PCI_ERR_COR_INTERNAL |         \</u></td></tr>
<tr><th id="153">153</th><td><u>                                         PCI_ERR_COR_HL_OVERFLOW)</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_COR_MASK_DEFAULT" data-ref="_M/PCI_ERR_COR_MASK_DEFAULT">PCI_ERR_COR_MASK_DEFAULT</dfn>        (PCI_ERR_COR_ADV_NONFATAL |     \</u></td></tr>
<tr><th id="156">156</th><td><u>                                         PCI_ERR_COR_INTERNAL |         \</u></td></tr>
<tr><th id="157">157</th><td><u>                                         PCI_ERR_COR_HL_OVERFLOW)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#<span data-ppcond="8">endif</span> /* QEMU_PCIE_REGS_H */</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../accel/kvm/kvm-all.c.html'>codebrowser/accel/kvm/kvm-all.c</a><br/>Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
