# UCAS-LoongArch-CPU
5-level pipelined CPU supporting exception, virtual memory, AXI, cache
## Design and implement in UCAS 2022-fall
Team member: He Yuxiao, Liao Jiawei, Liu Mingyu
## The original repository
This repository is a copy of original repository. This repository contains 
complete code of CPU.\n
For test code and environment, you can access them on original repository:
https://gitee.com/xgkiri/ucas-calab-team-workspace
