OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net404 has 116 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net403 has 115 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 757070 757070 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     25805
Number of terminals:      771
Number of snets:          2
Number of nets:           19350

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 364.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 771089.
[INFO DRT-0033] mcon shape region query size = 505119.
[INFO DRT-0033] met1 shape region query size = 161760.
[INFO DRT-0033] via shape region query size = 38090.
[INFO DRT-0033] met2 shape region query size = 23220.
[INFO DRT-0033] via2 shape region query size = 30472.
[INFO DRT-0033] met3 shape region query size = 23259.
[INFO DRT-0033] via3 shape region query size = 30472.
[INFO DRT-0033] met4 shape region query size = 9186.
[INFO DRT-0033] via4 shape region query size = 1513.
[INFO DRT-0033] met5 shape region query size = 1568.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2992 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 364 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11935 groups.
#scanned instances     = 25805
#unique  instances     = 364
#stdCellGenAp          = 12701
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8629
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72296
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:18:30, elapsed time = 00:02:25, memory = 464.19 (MB), peak = 477.16 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195236

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56224.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54264.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34466.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9411.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2382.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 253.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 530.64 (MB), peak = 530.64 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93072 vertical wires in 3 frboxes and 63928 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15143 vertical wires in 3 frboxes and 18162 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:08, memory = 1121.96 (MB), peak = 1124.64 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.96 (MB), peak = 1124.64 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:31, memory = 1365.53 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:48, memory = 1569.99 (MB).
    Completing 30% with 3003 violations.
    elapsed time = 00:01:06, memory = 1754.77 (MB).
    Completing 40% with 3003 violations.
    elapsed time = 00:01:30, memory = 1798.61 (MB).
    Completing 50% with 3003 violations.
    elapsed time = 00:01:48, memory = 1713.10 (MB).
    Completing 60% with 5916 violations.
    elapsed time = 00:02:19, memory = 1774.32 (MB).
    Completing 70% with 5916 violations.
    elapsed time = 00:02:35, memory = 1822.21 (MB).
    Completing 80% with 8796 violations.
    elapsed time = 00:02:59, memory = 1901.85 (MB).
    Completing 90% with 8796 violations.
    elapsed time = 00:03:30, memory = 1917.79 (MB).
    Completing 100% with 11808 violations.
    elapsed time = 00:03:40, memory = 1775.34 (MB).
[INFO DRT-0199]   Number of violations = 13995.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     39      0      0      0      0      0      1      0
Metal Spacing        0      0   2297      0    791    160     51      0     55
Min Hole             0      0     20      0      0      0      0      0      0
Recheck             24      0   1153      0    698    151    117      0     44
Short                0      0   5911      9   2106    319     16      2     31
[INFO DRT-0267] cpu time = 00:26:56, elapsed time = 00:03:41, memory = 1932.45 (MB), peak = 1932.45 (MB)
Total wire length = 1047388 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 297606 um.
Total wire length on LAYER met2 = 445814 um.
Total wire length on LAYER met3 = 195188 um.
Total wire length on LAYER met4 = 95854 um.
Total wire length on LAYER met5 = 12924 um.
Total number of vias = 174442.
Up-via summary (total 174442):

-------------------------
 FR_MASTERSLICE         0
            li1     68482
           met1     85885
           met2     15634
           met3      4034
           met4       407
-------------------------
               174442


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13995 violations.
    elapsed time = 00:00:20, memory = 1957.66 (MB).
    Completing 20% with 13995 violations.
    elapsed time = 00:00:38, memory = 2069.12 (MB).
    Completing 30% with 12179 violations.
    elapsed time = 00:01:09, memory = 2011.50 (MB).
    Completing 40% with 12179 violations.
    elapsed time = 00:01:36, memory = 2014.66 (MB).
    Completing 50% with 12179 violations.
    elapsed time = 00:01:47, memory = 2030.84 (MB).
    Completing 60% with 10536 violations.
    elapsed time = 00:02:13, memory = 2047.51 (MB).
    Completing 70% with 10536 violations.
    elapsed time = 00:02:32, memory = 2070.05 (MB).
    Completing 80% with 8654 violations.
    elapsed time = 00:02:58, memory = 2070.78 (MB).
    Completing 90% with 8654 violations.
    elapsed time = 00:03:34, memory = 2103.72 (MB).
    Completing 100% with 6910 violations.
    elapsed time = 00:03:46, memory = 2070.78 (MB).
[INFO DRT-0199]   Number of violations = 6910.
Viol/Layer        mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing         10      0      0      0      0      0      1      0
Metal Spacing        0   1348      0    519     52     12      0      0
Min Hole             0      1      0      0      0      0      0      0
Recheck              0      0      0      0      1      0      0      0
Short                0   4172      1    760     21      8      0      4
[INFO DRT-0267] cpu time = 00:27:09, elapsed time = 00:03:47, memory = 2020.97 (MB), peak = 2138.68 (MB)
Total wire length = 1038768 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294770 um.
Total wire length on LAYER met2 = 441890 um.
Total wire length on LAYER met3 = 194464 um.
Total wire length on LAYER met4 = 95549 um.
Total wire length on LAYER met5 = 12092 um.
Total number of vias = 172837.
Up-via summary (total 172837):

-------------------------
 FR_MASTERSLICE         0
            li1     68449
           met1     84645
           met2     15459
           met3      3966
           met4       318
-------------------------
               172837


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6910 violations.
    elapsed time = 00:00:21, memory = 2055.97 (MB).
    Completing 20% with 6910 violations.
    elapsed time = 00:00:42, memory = 2062.76 (MB).
    Completing 30% with 6841 violations.
    elapsed time = 00:01:05, memory = 2044.35 (MB).
    Completing 40% with 6841 violations.
    elapsed time = 00:01:35, memory = 2094.97 (MB).
    Completing 50% with 6841 violations.
    elapsed time = 00:01:48, memory = 2142.88 (MB).
    Completing 60% with 6644 violations.
    elapsed time = 00:02:04, memory = 2142.88 (MB).
    Completing 70% with 6644 violations.
    elapsed time = 00:02:22, memory = 2214.67 (MB).
    Completing 80% with 6589 violations.
    elapsed time = 00:02:35, memory = 2145.27 (MB).
    Completing 90% with 6589 violations.
    elapsed time = 00:03:07, memory = 2145.27 (MB).
    Completing 100% with 6367 violations.
    elapsed time = 00:03:18, memory = 2145.27 (MB).
[INFO DRT-0199]   Number of violations = 6367.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          7      0      0      0      0
Metal Spacing        0   1203    422     48      7
Short                0   3950    710     14      6
[INFO DRT-0267] cpu time = 00:23:56, elapsed time = 00:03:19, memory = 2012.64 (MB), peak = 2218.73 (MB)
Total wire length = 1037328 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294510 um.
Total wire length on LAYER met2 = 441323 um.
Total wire length on LAYER met3 = 194451 um.
Total wire length on LAYER met4 = 95443 um.
Total wire length on LAYER met5 = 11598 um.
Total number of vias = 172633.
Up-via summary (total 172633):

-------------------------
 FR_MASTERSLICE         0
            li1     68479
           met1     84566
           met2     15384
           met3      3913
           met4       291
-------------------------
               172633


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6367 violations.
    elapsed time = 00:00:13, memory = 2050.45 (MB).
    Completing 20% with 6367 violations.
    elapsed time = 00:00:28, memory = 2025.54 (MB).
    Completing 30% with 4902 violations.
    elapsed time = 00:00:45, memory = 2042.93 (MB).
    Completing 40% with 4902 violations.
    elapsed time = 00:01:02, memory = 2048.25 (MB).
    Completing 50% with 4902 violations.
    elapsed time = 00:01:13, memory = 2098.48 (MB).
    Completing 60% with 3574 violations.
    elapsed time = 00:01:30, memory = 2132.69 (MB).
    Completing 70% with 3574 violations.
    elapsed time = 00:01:40, memory = 2168.21 (MB).
    Completing 80% with 2184 violations.
    elapsed time = 00:01:57, memory = 2132.78 (MB).
    Completing 90% with 2184 violations.
    elapsed time = 00:02:19, memory = 2233.27 (MB).
    Completing 100% with 876 violations.
    elapsed time = 00:02:26, memory = 2189.21 (MB).
[INFO DRT-0199]   Number of violations = 876.
Viol/Layer        met1    via   met2   met3   met4
Cut Spacing          0      2      0      0      0
Metal Spacing      215      0    106      6      3
Min Hole             1      0      1      0      0
NS Metal             1      0      0      0      0
Short              427      0    112      1      1
[INFO DRT-0267] cpu time = 00:17:34, elapsed time = 00:02:27, memory = 2189.21 (MB), peak = 2260.27 (MB)
Total wire length = 1036869 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 286369 um.
Total wire length on LAYER met2 = 438021 um.
Total wire length on LAYER met3 = 201616 um.
Total wire length on LAYER met4 = 99358 um.
Total wire length on LAYER met5 = 11503 um.
Total number of vias = 175711.
Up-via summary (total 175711):

-------------------------
 FR_MASTERSLICE         0
            li1     68489
           met1     85322
           met2     17249
           met3      4364
           met4       287
-------------------------
               175711


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 876 violations.
    elapsed time = 00:00:01, memory = 2206.02 (MB).
    Completing 20% with 876 violations.
    elapsed time = 00:00:03, memory = 2272.77 (MB).
    Completing 30% with 649 violations.
    elapsed time = 00:00:07, memory = 2208.89 (MB).
    Completing 40% with 649 violations.
    elapsed time = 00:00:11, memory = 2279.91 (MB).
    Completing 50% with 649 violations.
    elapsed time = 00:00:14, memory = 2210.89 (MB).
    Completing 60% with 479 violations.
    elapsed time = 00:00:16, memory = 2187.34 (MB).
    Completing 70% with 479 violations.
    elapsed time = 00:00:18, memory = 2189.06 (MB).
    Completing 80% with 321 violations.
    elapsed time = 00:00:22, memory = 2124.16 (MB).
    Completing 90% with 321 violations.
    elapsed time = 00:00:25, memory = 2124.93 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:28, memory = 2124.93 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1   met2
Metal Spacing       11      0
Short               21      1
[INFO DRT-0267] cpu time = 00:02:55, elapsed time = 00:00:29, memory = 2124.93 (MB), peak = 2279.91 (MB)
Total wire length = 1036758 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285773 um.
Total wire length on LAYER met2 = 437576 um.
Total wire length on LAYER met3 = 202170 um.
Total wire length on LAYER met4 = 99776 um.
Total wire length on LAYER met5 = 11461 um.
Total number of vias = 175916.
Up-via summary (total 175916):

-------------------------
 FR_MASTERSLICE         0
            li1     68489
           met1     85363
           met2     17360
           met3      4418
           met4       286
-------------------------
               175916


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 2124.93 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 2124.93 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 2124.93 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:00, memory = 2124.93 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:04, memory = 2124.93 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:04, memory = 2124.93 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:04, memory = 2124.93 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:05, memory = 2124.93 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:05, memory = 2124.93 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:05, memory = 2124.93 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 2124.93 (MB), peak = 2279.91 (MB)
Total wire length = 1036743 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285781 um.
Total wire length on LAYER met2 = 437544 um.
Total wire length on LAYER met3 = 202147 um.
Total wire length on LAYER met4 = 99808 um.
Total wire length on LAYER met5 = 11461 um.
Total number of vias = 175912.
Up-via summary (total 175912):

-------------------------
 FR_MASTERSLICE         0
            li1     68489
           met1     85363
           met2     17354
           met3      4420
           met4       286
-------------------------
               175912


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 2124.93 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 2124.93 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 2124.93 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 2124.93 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 2124.93 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 2124.93 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 2124.93 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 2124.93 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 2124.93 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 2124.93 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2124.93 (MB), peak = 2279.91 (MB)
Total wire length = 1036726 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285742 um.
Total wire length on LAYER met2 = 437521 um.
Total wire length on LAYER met3 = 202177 um.
Total wire length on LAYER met4 = 99823 um.
Total wire length on LAYER met5 = 11461 um.
Total number of vias = 175916.
Up-via summary (total 175916):

-------------------------
 FR_MASTERSLICE         0
            li1     68489
           met1     85361
           met2     17360
           met3      4420
           met4       286
-------------------------
               175916


[INFO DRT-0195] Start 7th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 2124.93 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:03, memory = 2153.21 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:03, memory = 2181.65 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:05, memory = 2181.65 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:05, memory = 2181.65 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:06, memory = 2153.69 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:07, memory = 2182.44 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:08, memory = 2182.44 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:10, memory = 2206.15 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:17, memory = 2090.20 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:26, elapsed time = 00:00:17, memory = 2090.20 (MB), peak = 2279.91 (MB)
Total wire length = 1036731 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285747 um.
Total wire length on LAYER met2 = 437521 um.
Total wire length on LAYER met3 = 202177 um.
Total wire length on LAYER met4 = 99823 um.
Total wire length on LAYER met5 = 11461 um.
Total number of vias = 175919.
Up-via summary (total 175919):

-------------------------
 FR_MASTERSLICE         0
            li1     68489
           met1     85364
           met2     17360
           met3      4420
           met4       286
-------------------------
               175919


[INFO DRT-0198] Complete detail routing.
Total wire length = 1036731 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285747 um.
Total wire length on LAYER met2 = 437521 um.
Total wire length on LAYER met3 = 202177 um.
Total wire length on LAYER met4 = 99823 um.
Total wire length on LAYER met5 = 11461 um.
Total number of vias = 175919.
Up-via summary (total 175919):

-------------------------
 FR_MASTERSLICE         0
            li1     68489
           met1     85364
           met2     17360
           met3      4420
           met4       286
-------------------------
               175919


[INFO DRT-0267] cpu time = 01:40:13, elapsed time = 00:14:10, memory = 2090.20 (MB), peak = 2279.91 (MB)

[INFO DRT-0180] Post processing.
Took 1006 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 17 antenna violations.
[INFO GRT-0015] Inserted 20 diodes.
[WARNING DRT-0120] Large net net404 has 116 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net403 has 115 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2992 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 364 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11938 groups.
#scanned instances     = 25825
#unique  instances     = 364
#stdCellGenAp          = 12701
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8629
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72296
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:45, elapsed time = 00:02:20, memory = 2027.91 (MB), peak = 2279.91 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     205913

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56234.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54257.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34453.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9398.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2360.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 246.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2027.91 (MB), peak = 2279.91 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93047 vertical wires in 3 frboxes and 63901 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15070 vertical wires in 3 frboxes and 18173 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2027.91 (MB), peak = 2279.91 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2027.91 (MB), peak = 2279.91 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2083.91 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2167.80 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:10, memory = 2172.16 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:15, memory = 2210.75 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:17, memory = 2145.94 (MB).
    Completing 60% with 151 violations.
    elapsed time = 00:00:23, memory = 2203.68 (MB).
    Completing 70% with 151 violations.
    elapsed time = 00:00:25, memory = 2112.61 (MB).
    Completing 80% with 237 violations.
    elapsed time = 00:00:30, memory = 2111.78 (MB).
    Completing 90% with 237 violations.
    elapsed time = 00:00:34, memory = 2173.01 (MB).
    Completing 100% with 294 violations.
    elapsed time = 00:00:36, memory = 2089.11 (MB).
[INFO DRT-0199]   Number of violations = 353.
Viol/Layer        met1   met2   met3   met4   via4   met5
Cut Spacing          0      0      0      0      1      0
Metal Spacing       10     16     17      6      0      7
Recheck              2     19     23     10      0      5
Short               30    115     67     13      0     12
[INFO DRT-0267] cpu time = 00:04:34, elapsed time = 00:00:36, memory = 2178.95 (MB), peak = 2279.91 (MB)
Total wire length = 1036316 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285656 um.
Total wire length on LAYER met2 = 437423 um.
Total wire length on LAYER met3 = 201318 um.
Total wire length on LAYER met4 = 99748 um.
Total wire length on LAYER met5 = 12170 um.
Total number of vias = 175912.
Up-via summary (total 175912):

-------------------------
 FR_MASTERSLICE         0
            li1     68514
           met1     85353
           met2     17349
           met3      4406
           met4       290
-------------------------
               175912


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 353 violations.
    elapsed time = 00:00:03, memory = 2188.03 (MB).
    Completing 20% with 353 violations.
    elapsed time = 00:00:06, memory = 2220.78 (MB).
    Completing 30% with 293 violations.
    elapsed time = 00:00:10, memory = 2245.05 (MB).
    Completing 40% with 293 violations.
    elapsed time = 00:00:14, memory = 2250.66 (MB).
    Completing 50% with 293 violations.
    elapsed time = 00:00:16, memory = 2216.66 (MB).
    Completing 60% with 232 violations.
    elapsed time = 00:00:21, memory = 2216.66 (MB).
    Completing 70% with 232 violations.
    elapsed time = 00:00:25, memory = 2157.93 (MB).
    Completing 80% with 154 violations.
    elapsed time = 00:00:29, memory = 2157.93 (MB).
    Completing 90% with 154 violations.
    elapsed time = 00:00:33, memory = 2248.73 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:36, memory = 2215.20 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        0      2      7      1      2
Short               19     12     22      0      3
[INFO DRT-0267] cpu time = 00:04:28, elapsed time = 00:00:36, memory = 2215.20 (MB), peak = 2281.53 (MB)
Total wire length = 1036259 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285647 um.
Total wire length on LAYER met2 = 437413 um.
Total wire length on LAYER met3 = 201319 um.
Total wire length on LAYER met4 = 99745 um.
Total wire length on LAYER met5 = 12134 um.
Total number of vias = 175909.
Up-via summary (total 175909):

-------------------------
 FR_MASTERSLICE         0
            li1     68512
           met1     85352
           met2     17353
           met3      4404
           met4       288
-------------------------
               175909


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 2215.20 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 2215.20 (MB).
    Completing 30% with 65 violations.
    elapsed time = 00:00:00, memory = 2215.20 (MB).
    Completing 40% with 65 violations.
    elapsed time = 00:00:00, memory = 2215.20 (MB).
    Completing 50% with 65 violations.
    elapsed time = 00:00:01, memory = 2248.74 (MB).
    Completing 60% with 88 violations.
    elapsed time = 00:00:02, memory = 2215.40 (MB).
    Completing 70% with 88 violations.
    elapsed time = 00:00:02, memory = 2215.40 (MB).
    Completing 80% with 92 violations.
    elapsed time = 00:00:04, memory = 2215.40 (MB).
    Completing 90% with 92 violations.
    elapsed time = 00:00:04, memory = 2215.40 (MB).
    Completing 100% with 95 violations.
    elapsed time = 00:00:05, memory = 2215.40 (MB).
[INFO DRT-0199]   Number of violations = 95.
Viol/Layer        met1   met2   met3   met4   via4   met5
Cut Spacing          0      0      0      0      1      0
Metal Spacing        2      2     13      5      0      5
Short               21      9     27      3      0      7
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:05, memory = 2215.40 (MB), peak = 2281.53 (MB)
Total wire length = 1036244 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285642 um.
Total wire length on LAYER met2 = 437426 um.
Total wire length on LAYER met3 = 201321 um.
Total wire length on LAYER met4 = 99729 um.
Total wire length on LAYER met5 = 12124 um.
Total number of vias = 175903.
Up-via summary (total 175903):

-------------------------
 FR_MASTERSLICE         0
            li1     68512
           met1     85348
           met2     17356
           met3      4399
           met4       288
-------------------------
               175903


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 95 violations.
    elapsed time = 00:00:00, memory = 2215.40 (MB).
    Completing 20% with 95 violations.
    elapsed time = 00:00:00, memory = 2215.40 (MB).
    Completing 30% with 85 violations.
    elapsed time = 00:00:09, memory = 2215.40 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:00:09, memory = 2215.40 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:00:09, memory = 2215.40 (MB).
    Completing 60% with 80 violations.
    elapsed time = 00:00:09, memory = 2215.40 (MB).
    Completing 70% with 80 violations.
    elapsed time = 00:00:10, memory = 2215.40 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:12, memory = 2215.40 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:12, memory = 2215.40 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:13, memory = 2215.40 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met3   met5
Short                5      3
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:13, memory = 2215.40 (MB), peak = 2281.53 (MB)
Total wire length = 1036241 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285855 um.
Total wire length on LAYER met2 = 437514 um.
Total wire length on LAYER met3 = 201169 um.
Total wire length on LAYER met4 = 99697 um.
Total wire length on LAYER met5 = 12003 um.
Total number of vias = 175945.
Up-via summary (total 175945):

-------------------------
 FR_MASTERSLICE         0
            li1     68513
           met1     85381
           met2     17371
           met3      4395
           met4       285
-------------------------
               175945


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:04, memory = 2269.64 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:06, memory = 2211.59 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:08, memory = 2211.82 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:09, memory = 2211.82 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:10, memory = 2111.48 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:11, memory = 2111.73 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:13, memory = 2111.73 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:15, memory = 2257.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:17, memory = 2110.57 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:19, memory = 2110.57 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:02:21, elapsed time = 00:00:19, memory = 2179.01 (MB), peak = 2281.53 (MB)
Total wire length = 1036249 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285872 um.
Total wire length on LAYER met2 = 437526 um.
Total wire length on LAYER met3 = 201191 um.
Total wire length on LAYER met4 = 99703 um.
Total wire length on LAYER met5 = 11956 um.
Total number of vias = 175965.
Up-via summary (total 175965):

-------------------------
 FR_MASTERSLICE         0
            li1     68513
           met1     85387
           met2     17381
           met3      4397
           met4       287
-------------------------
               175965


[INFO DRT-0198] Complete detail routing.
Total wire length = 1036249 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285872 um.
Total wire length on LAYER met2 = 437526 um.
Total wire length on LAYER met3 = 201191 um.
Total wire length on LAYER met4 = 99703 um.
Total wire length on LAYER met5 = 11956 um.
Total number of vias = 175965.
Up-via summary (total 175965):

-------------------------
 FR_MASTERSLICE         0
            li1     68513
           met1     85387
           met2     17381
           met3      4397
           met4       287
-------------------------
               175965


[INFO DRT-0267] cpu time = 00:12:29, elapsed time = 00:01:52, memory = 2179.01 (MB), peak = 2281.53 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 2 diodes.
[WARNING DRT-0120] Large net net404 has 116 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net403 has 115 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2992 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 364 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11938 groups.
#scanned instances     = 25827
#unique  instances     = 364
#stdCellGenAp          = 12701
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8629
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72296
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:40, elapsed time = 00:02:18, memory = 2179.06 (MB), peak = 2281.53 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     205942

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56235.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54256.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34451.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9409.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2372.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 245.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2179.06 (MB), peak = 2281.53 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93058 vertical wires in 3 frboxes and 63910 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15136 vertical wires in 3 frboxes and 18085 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2193.11 (MB), peak = 2281.53 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.11 (MB), peak = 2281.53 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2214.72 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2221.72 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:10, memory = 2263.89 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:14, memory = 2268.37 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:16, memory = 2269.14 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:22, memory = 2270.17 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:24, memory = 2270.22 (MB).
    Completing 80% with 57 violations.
    elapsed time = 00:00:28, memory = 2302.18 (MB).
    Completing 90% with 57 violations.
    elapsed time = 00:00:32, memory = 2335.89 (MB).
    Completing 100% with 76 violations.
    elapsed time = 00:00:34, memory = 2302.44 (MB).
[INFO DRT-0199]   Number of violations = 100.
Viol/Layer        met1   met2   met3   met4   via4   met5
Metal Spacing        5      6      8      3      0      0
Recheck              1      5     10      5      0      3
Short                5     18     22      5      1      3
[INFO DRT-0267] cpu time = 00:04:16, elapsed time = 00:00:34, memory = 2302.44 (MB), peak = 2362.52 (MB)
Total wire length = 1036469 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285837 um.
Total wire length on LAYER met2 = 437392 um.
Total wire length on LAYER met3 = 201312 um.
Total wire length on LAYER met4 = 100027 um.
Total wire length on LAYER met5 = 11899 um.
Total number of vias = 175981.
Up-via summary (total 175981):

-------------------------
 FR_MASTERSLICE         0
            li1     68516
           met1     85378
           met2     17385
           met3      4419
           met4       283
-------------------------
               175981


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 100 violations.
    elapsed time = 00:00:03, memory = 2303.21 (MB).
    Completing 20% with 100 violations.
    elapsed time = 00:00:06, memory = 2344.71 (MB).
    Completing 30% with 81 violations.
    elapsed time = 00:00:09, memory = 2294.38 (MB).
    Completing 40% with 81 violations.
    elapsed time = 00:00:14, memory = 2294.38 (MB).
    Completing 50% with 81 violations.
    elapsed time = 00:00:16, memory = 2297.19 (MB).
    Completing 60% with 53 violations.
    elapsed time = 00:00:20, memory = 2325.15 (MB).
    Completing 70% with 53 violations.
    elapsed time = 00:00:23, memory = 2333.46 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:26, memory = 2335.78 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:31, memory = 2369.30 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:33, memory = 2335.88 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met2
Metal Spacing        1
Short                1
[INFO DRT-0267] cpu time = 00:04:08, elapsed time = 00:00:33, memory = 2335.88 (MB), peak = 2402.24 (MB)
Total wire length = 1036449 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285895 um.
Total wire length on LAYER met2 = 437391 um.
Total wire length on LAYER met3 = 201252 um.
Total wire length on LAYER met4 = 100020 um.
Total wire length on LAYER met5 = 11889 um.
Total number of vias = 175990.
Up-via summary (total 175990):

-------------------------
 FR_MASTERSLICE         0
            li1     68516
           met1     85383
           met2     17393
           met3      4417
           met4       281
-------------------------
               175990


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 2335.88 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 2335.88 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 2335.88 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 2335.88 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 2335.88 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 2345.66 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 2345.66 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 2345.66 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 2345.66 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 2345.66 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met2
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2256.32 (MB), peak = 2402.24 (MB)
Total wire length = 1036446 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285891 um.
Total wire length on LAYER met2 = 437388 um.
Total wire length on LAYER met3 = 201252 um.
Total wire length on LAYER met4 = 100023 um.
Total wire length on LAYER met5 = 11889 um.
Total number of vias = 175989.
Up-via summary (total 175989):

-------------------------
 FR_MASTERSLICE         0
            li1     68516
           met1     85382
           met2     17391
           met3      4419
           met4       281
-------------------------
               175989


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 2256.32 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:02, memory = 2256.32 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:02, memory = 2256.32 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:03, memory = 2256.32 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:03, memory = 2256.32 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:04, memory = 2256.32 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:05, memory = 2256.32 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:06, memory = 2256.32 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:07, memory = 2256.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:08, memory = 2256.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:02, elapsed time = 00:00:08, memory = 2308.38 (MB), peak = 2402.24 (MB)
Total wire length = 1036440 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285886 um.
Total wire length on LAYER met2 = 437388 um.
Total wire length on LAYER met3 = 201252 um.
Total wire length on LAYER met4 = 100023 um.
Total wire length on LAYER met5 = 11889 um.
Total number of vias = 175987.
Up-via summary (total 175987):

-------------------------
 FR_MASTERSLICE         0
            li1     68516
           met1     85380
           met2     17391
           met3      4419
           met4       281
-------------------------
               175987


[INFO DRT-0198] Complete detail routing.
Total wire length = 1036440 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285886 um.
Total wire length on LAYER met2 = 437388 um.
Total wire length on LAYER met3 = 201252 um.
Total wire length on LAYER met4 = 100023 um.
Total wire length on LAYER met5 = 11889 um.
Total number of vias = 175987.
Up-via summary (total 175987):

-------------------------
 FR_MASTERSLICE         0
            li1     68516
           met1     85380
           met2     17391
           met3      4419
           met4       281
-------------------------
               175987


[INFO DRT-0267] cpu time = 00:09:29, elapsed time = 00:01:18, memory = 2308.38 (MB), peak = 2402.24 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 25:47.67[h:]min:sec. CPU time: user 11022.93 sys 10.62 (712%). Peak memory: 2459896KB.
