

================================================================
== Vitis HLS Report for 'Send'
================================================================
* Date:           Mon May 12 19:57:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.505 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                     |                           |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |               Instance              |           Module          |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------+---------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_dataflow_parent_loop_proc_fu_94  |dataflow_parent_loop_proc  |    41641|    41641|  92.526 us|  92.526 us|  41641|  41641|       no|
        |grp_send2AIE_3_fu_118                |send2AIE_3                 |      346|      346|   0.769 us|   0.769 us|    346|    346|       no|
        +-------------------------------------+---------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |        ?|        ?|     41643|          -|          -|     ?|        no|
        |- VITIS_LOOP_179_3  |     5568|     5568|       696|          -|          -|     8|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      24|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |       12|     -|     2514|    1577|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     147|    -|
|Register         |        -|     -|       17|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |       12|     0|     2531|    1748|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------+---------+----+------+------+-----+
    |               Instance              |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+---------------------------+---------+----+------+------+-----+
    |grp_dataflow_parent_loop_proc_fu_94  |dataflow_parent_loop_proc  |        8|   0|  1711|  1078|    0|
    |grp_send2AIE_3_fu_118                |send2AIE_3                 |        4|   0|   803|   499|    0|
    +-------------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                                |                           |       12|   0|  2514|  1577|    0|
    +-------------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_14_fu_153_p2                                          |         +|   0|  0|   5|           4|           1|
    |grp_dataflow_parent_loop_proc_fu_94_sweep_tx0_0_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_dataflow_parent_loop_proc_fu_94_sweep_tx0_1_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln179_fu_159_p2                                    |      icmp|   0|  0|   5|           4|           5|
    |ap_block_state1                                         |        or|   0|  0|   2|           1|           1|
    |ap_block_state8                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_done     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_ready    |        or|   0|  0|   2|           1|           1|
    |grp_send2AIE_3_fu_118_norm_tx0_TREADY                   |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|  24|          15|          13|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |   10|          9|    1|          9|
    |ap_done                                    |    2|          2|    1|          2|
    |grp_send2AIE_3_fu_118_send_fifo_0_dout     |  121|          2|  128|        256|
    |grp_send2AIE_3_fu_118_send_fifo_0_empty_n  |    2|          2|    1|          2|
    |i_fu_84                                    |    4|          2|    4|          8|
    |norm_tx0_TVALID_int_regslice               |    2|          2|    1|          2|
    |send_fifo_0_read                           |    2|          3|    1|          3|
    |send_fifo_1_read                           |    2|          3|    1|          3|
    |syscontrol_0_blk_n                         |    2|          2|    1|          2|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  147|         27|  139|        287|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                 |  8|   0|    8|          0|
    |ap_done_reg                                               |  1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready  |  1|   0|    1|          0|
    |grp_dataflow_parent_loop_proc_fu_94_ap_start_reg          |  1|   0|    1|          0|
    |grp_send2AIE_3_fu_118_ap_start_reg                        |  1|   0|    1|          0|
    |i_fu_84                                                   |  4|   0|    4|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     | 17|   0|   17|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|                  Send|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|                  Send|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|                  Send|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|                  Send|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|                  Send|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|                  Send|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|                  Send|  return value|
|syscontrol_0_dout            |   in|    1|     ap_fifo|          syscontrol_0|       pointer|
|syscontrol_0_num_data_valid  |   in|    3|     ap_fifo|          syscontrol_0|       pointer|
|syscontrol_0_fifo_cap        |   in|    3|     ap_fifo|          syscontrol_0|       pointer|
|syscontrol_0_empty_n         |   in|    1|     ap_fifo|          syscontrol_0|       pointer|
|syscontrol_0_read            |  out|    1|     ap_fifo|          syscontrol_0|       pointer|
|send_fifo_0_dout             |   in|  128|     ap_fifo|           send_fifo_0|       pointer|
|send_fifo_0_num_data_valid   |   in|   10|     ap_fifo|           send_fifo_0|       pointer|
|send_fifo_0_fifo_cap         |   in|   10|     ap_fifo|           send_fifo_0|       pointer|
|send_fifo_0_empty_n          |   in|    1|     ap_fifo|           send_fifo_0|       pointer|
|send_fifo_0_read             |  out|    1|     ap_fifo|           send_fifo_0|       pointer|
|send_fifo_1_dout             |   in|  128|     ap_fifo|           send_fifo_1|       pointer|
|send_fifo_1_num_data_valid   |   in|   10|     ap_fifo|           send_fifo_1|       pointer|
|send_fifo_1_fifo_cap         |   in|   10|     ap_fifo|           send_fifo_1|       pointer|
|send_fifo_1_empty_n          |   in|    1|     ap_fifo|           send_fifo_1|       pointer|
|send_fifo_1_read             |  out|    1|     ap_fifo|           send_fifo_1|       pointer|
|sweep_tx0_0_TDATA            |  out|  128|        axis|  sweep_tx0_0_V_data_V|       pointer|
|sweep_tx0_0_TVALID           |  out|    1|        axis|  sweep_tx0_0_V_last_V|       pointer|
|sweep_tx0_0_TREADY           |   in|    1|        axis|  sweep_tx0_0_V_last_V|       pointer|
|sweep_tx0_0_TLAST            |  out|    1|        axis|  sweep_tx0_0_V_last_V|       pointer|
|sweep_tx0_0_TKEEP            |  out|   16|        axis|  sweep_tx0_0_V_keep_V|       pointer|
|sweep_tx0_0_TSTRB            |  out|   16|        axis|  sweep_tx0_0_V_strb_V|       pointer|
|sweep_tx0_1_TDATA            |  out|  128|        axis|  sweep_tx0_1_V_data_V|       pointer|
|sweep_tx0_1_TVALID           |  out|    1|        axis|  sweep_tx0_1_V_last_V|       pointer|
|sweep_tx0_1_TREADY           |   in|    1|        axis|  sweep_tx0_1_V_last_V|       pointer|
|sweep_tx0_1_TLAST            |  out|    1|        axis|  sweep_tx0_1_V_last_V|       pointer|
|sweep_tx0_1_TKEEP            |  out|   16|        axis|  sweep_tx0_1_V_keep_V|       pointer|
|sweep_tx0_1_TSTRB            |  out|   16|        axis|  sweep_tx0_1_V_strb_V|       pointer|
|norm_tx0_TDATA               |  out|  128|        axis|     norm_tx0_V_data_V|       pointer|
|norm_tx0_TVALID              |  out|    1|        axis|     norm_tx0_V_last_V|       pointer|
|norm_tx0_TREADY              |   in|    1|        axis|     norm_tx0_V_last_V|       pointer|
|norm_tx0_TLAST               |  out|    1|        axis|     norm_tx0_V_last_V|       pointer|
|norm_tx0_TKEEP               |  out|   16|        axis|     norm_tx0_V_keep_V|       pointer|
|norm_tx0_TSTRB               |  out|   16|        axis|     norm_tx0_V_strb_V|       pointer|
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 0, i1 %sweep_tx0_1_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 0, i1 %sweep_tx0_0_V_last_V, i1 0, i1 0, void @empty_9"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 0, i1 %norm_tx0_V_last_V, i1 0, i1 0, void @empty_10"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %syscontrol_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %norm_tx0_V_last_V, i16 %norm_tx0_V_strb_V, i16 %norm_tx0_V_keep_V, i128 %norm_tx0_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sweep_tx0_1_V_last_V, i16 %sweep_tx0_1_V_strb_V, i16 %sweep_tx0_1_V_keep_V, i128 %sweep_tx0_1_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sweep_tx0_0_V_last_V, i16 %sweep_tx0_0_V_strb_V, i16 %sweep_tx0_0_V_keep_V, i128 %sweep_tx0_0_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln169 = br void %while.body" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:169]   --->   Operation 20 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.03>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sig = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicCE_to_sig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.64ns)   --->   "%sig = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %syscontrol_0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:170]   --->   Operation 22 'read' 'sig' <Predicate = true> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %sig, void %for.inc9.preheader, void %VITIS_LOOP_172_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:171]   --->   Operation 23 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i128 %send_fifo_0, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 %sweep_tx0_0_V_last_V, i128 %send_fifo_1, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V"   --->   Operation 24 'call' 'call_ln0' <Predicate = (sig)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179]   --->   Operation 25 'alloca' 'i' <Predicate = (!sig)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln179 = muxlogic i4 0"   --->   Operation 26 'muxlogic' 'muxLogicData_to_store_ln179' <Predicate = (!sig)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln179 = muxlogic i4 %i"   --->   Operation 27 'muxlogic' 'muxLogicAddr_to_store_ln179' <Predicate = (!sig)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.39ns)   --->   "%store_ln179 = store i4 0, i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179]   --->   Operation 28 'store' 'store_ln179' <Predicate = (!sig)> <Delay = 0.39>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln179 = br void %for.inc9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179]   --->   Operation 29 'br' 'br_ln179' <Predicate = (!sig)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:169]   --->   Operation 30 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i128 %send_fifo_0, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 %sweep_tx0_0_V_last_V, i128 %send_fifo_1, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln169 = br void %while.body" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:169]   --->   Operation 32 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.92>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_13 = muxlogic i4 %i"   --->   Operation 33 'muxlogic' 'MuxLogicAddr_to_i_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i_13 = load i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179]   --->   Operation 34 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.53ns)   --->   "%i_14 = add i4 %i_13, i4 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179]   --->   Operation 35 'add' 'i_14' <Predicate = true> <Delay = 0.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.53ns)   --->   "%icmp_ln179 = icmp_eq  i4 %i_13, i4 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179]   --->   Operation 36 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln179, void %for.inc9.split, void %for.end12" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179]   --->   Operation 37 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln180 = call void @send2AIE.3, i128 %send_fifo_0, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:180]   --->   Operation 38 'call' 'call_ln180' <Predicate = (!icmp_ln179)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln179 = muxlogic i4 %i_14"   --->   Operation 39 'muxlogic' 'muxLogicData_to_store_ln179' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln179 = muxlogic i4 %i"   --->   Operation 40 'muxlogic' 'muxLogicAddr_to_store_ln179' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.39ns)   --->   "%store_ln179 = store i4 %i_14, i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179]   --->   Operation 41 'store' 'store_ln179' <Predicate = (!icmp_ln179)> <Delay = 0.39>

State 5 <SV = 3> <Delay = 1.30>
ST_5 : Operation 42 [1/2] (1.30ns)   --->   "%call_ln180 = call void @send2AIE.3, i128 %send_fifo_0, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:180]   --->   Operation 42 'call' 'call_ln180' <Predicate = true> <Delay = 1.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln181 = call void @send2AIE.3, i128 %send_fifo_1, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:181]   --->   Operation 43 'call' 'call_ln181' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.30>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln179 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln179 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179]   --->   Operation 45 'specloopname' 'specloopname_ln179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (1.30ns)   --->   "%call_ln181 = call void @send2AIE.3, i128 %send_fifo_1, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:181]   --->   Operation 46 'call' 'call_ln181' <Predicate = true> <Delay = 1.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln179 = br void %for.inc9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179]   --->   Operation 47 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln185 = ret" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:185]   --->   Operation 48 'ret' 'ret_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ syscontrol_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ send_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ send_fifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sweep_tx0_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_tx0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_tx0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_tx0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_tx0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specaxissidechannel_ln0     (specaxissidechannel) [ 000000000]
specaxissidechannel_ln0     (specaxissidechannel) [ 000000000]
specaxissidechannel_ln0     (specaxissidechannel) [ 000000000]
specmemcore_ln0             (specmemcore        ) [ 000000000]
specmemcore_ln0             (specmemcore        ) [ 000000000]
specinterface_ln0           (specinterface      ) [ 000000000]
specinterface_ln0           (specinterface      ) [ 000000000]
specinterface_ln0           (specinterface      ) [ 000000000]
specinterface_ln0           (specinterface      ) [ 000000000]
specinterface_ln0           (specinterface      ) [ 000000000]
specinterface_ln0           (specinterface      ) [ 000000000]
br_ln169                    (br                 ) [ 000000000]
muxLogicCE_to_sig           (muxlogic           ) [ 000000000]
sig                         (read               ) [ 001100000]
br_ln171                    (br                 ) [ 000000000]
i                           (alloca             ) [ 001111110]
muxLogicData_to_store_ln179 (muxlogic           ) [ 000000000]
muxLogicAddr_to_store_ln179 (muxlogic           ) [ 000000000]
store_ln179                 (store              ) [ 000000000]
br_ln179                    (br                 ) [ 000000000]
specloopname_ln169          (specloopname       ) [ 000000000]
call_ln0                    (call               ) [ 000000000]
br_ln169                    (br                 ) [ 000000000]
MuxLogicAddr_to_i_13        (muxlogic           ) [ 000000000]
i_13                        (load               ) [ 000000000]
i_14                        (add                ) [ 000000000]
icmp_ln179                  (icmp               ) [ 000011110]
br_ln179                    (br                 ) [ 000000000]
muxLogicData_to_store_ln179 (muxlogic           ) [ 000000000]
muxLogicAddr_to_store_ln179 (muxlogic           ) [ 000000000]
store_ln179                 (store              ) [ 000000000]
call_ln180                  (call               ) [ 000000000]
speclooptripcount_ln179     (speclooptripcount  ) [ 000000000]
specloopname_ln179          (specloopname       ) [ 000000000]
call_ln181                  (call               ) [ 000000000]
br_ln179                    (br                 ) [ 000000000]
ret_ln185                   (ret                ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="syscontrol_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syscontrol_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="send_fifo_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="send_fifo_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_fifo_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sweep_tx0_0_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sweep_tx0_0_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sweep_tx0_0_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sweep_tx0_0_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sweep_tx0_1_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sweep_tx0_1_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sweep_tx0_1_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sweep_tx0_1_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_tx0_V_data_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_tx0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="norm_tx0_V_keep_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_tx0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="norm_tx0_V_strb_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_tx0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="norm_tx0_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_tx0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send2AIE.3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sig_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sig/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_dataflow_parent_loop_proc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="128" slack="0"/>
<pin id="97" dir="0" index="2" bw="128" slack="0"/>
<pin id="98" dir="0" index="3" bw="16" slack="0"/>
<pin id="99" dir="0" index="4" bw="16" slack="0"/>
<pin id="100" dir="0" index="5" bw="1" slack="0"/>
<pin id="101" dir="0" index="6" bw="128" slack="0"/>
<pin id="102" dir="0" index="7" bw="128" slack="0"/>
<pin id="103" dir="0" index="8" bw="16" slack="0"/>
<pin id="104" dir="0" index="9" bw="16" slack="0"/>
<pin id="105" dir="0" index="10" bw="1" slack="0"/>
<pin id="106" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_send2AIE_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="128" slack="0"/>
<pin id="122" dir="0" index="3" bw="16" slack="0"/>
<pin id="123" dir="0" index="4" bw="16" slack="0"/>
<pin id="124" dir="0" index="5" bw="1" slack="0"/>
<pin id="125" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln180/4 call_ln181/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="muxLogicCE_to_sig_fu_133">
<pin_list>
<pin id="134" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_sig/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="muxLogicData_to_store_ln179_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln179/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="muxLogicAddr_to_store_ln179_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln179/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln179_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="MuxLogicAddr_to_i_13_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_13/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_13_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_14_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln179_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="muxLogicData_to_store_ln179_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln179/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="muxLogicAddr_to_store_ln179_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln179/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln179_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="1"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/4 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="60" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="64" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="107"><net_src comp="66" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="94" pin=9"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="94" pin=10"/></net>

<net id="126"><net_src comp="78" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="74" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="76" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="153" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="153" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="84" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="172" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sweep_tx0_0_V_data_V | {2 3 }
	Port: sweep_tx0_0_V_keep_V | {2 3 }
	Port: sweep_tx0_0_V_strb_V | {2 3 }
	Port: sweep_tx0_0_V_last_V | {2 3 }
	Port: sweep_tx0_1_V_data_V | {2 3 }
	Port: sweep_tx0_1_V_keep_V | {2 3 }
	Port: sweep_tx0_1_V_strb_V | {2 3 }
	Port: sweep_tx0_1_V_last_V | {2 3 }
	Port: norm_tx0_V_data_V | {4 5 6 7 }
	Port: norm_tx0_V_keep_V | {4 5 6 7 }
	Port: norm_tx0_V_strb_V | {4 5 6 7 }
	Port: norm_tx0_V_last_V | {4 5 6 7 }
 - Input state : 
	Port: Send : syscontrol_0 | {2 }
	Port: Send : send_fifo_0 | {2 3 4 5 }
	Port: Send : send_fifo_1 | {2 3 6 7 }
	Port: Send : sweep_tx0_0_V_data_V | {}
	Port: Send : sweep_tx0_0_V_keep_V | {}
	Port: Send : sweep_tx0_0_V_strb_V | {}
	Port: Send : sweep_tx0_0_V_last_V | {}
	Port: Send : sweep_tx0_1_V_data_V | {}
	Port: Send : sweep_tx0_1_V_keep_V | {}
	Port: Send : sweep_tx0_1_V_strb_V | {}
	Port: Send : sweep_tx0_1_V_last_V | {}
	Port: Send : norm_tx0_V_data_V | {}
	Port: Send : norm_tx0_V_keep_V | {}
	Port: Send : norm_tx0_V_strb_V | {}
	Port: Send : norm_tx0_V_last_V | {}
  - Chain level:
	State 1
	State 2
		muxLogicAddr_to_store_ln179 : 1
		store_ln179 : 1
	State 3
	State 4
		i_14 : 1
		icmp_ln179 : 1
		br_ln179 : 2
		muxLogicData_to_store_ln179 : 2
		store_ln179 : 2
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc_fu_94 |    8    |   3.89  |   1077  |   324   |    0    |
|          |        grp_send2AIE_3_fu_118        |    4    |  1.945  |   531   |   155   |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    add   |             i_14_fu_153             |    0    |    0    |    0    |    5    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |          icmp_ln179_fu_159          |    0    |    0    |    0    |    5    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   read   |            sig_read_fu_88           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |       muxLogicCE_to_sig_fu_133      |    0    |    0    |    0    |    0    |    0    |
|          |  muxLogicData_to_store_ln179_fu_135 |    0    |    0    |    0    |    0    |    0    |
| muxlogic |  muxLogicAddr_to_store_ln179_fu_139 |    0    |    0    |    0    |    0    |    0    |
|          |     MuxLogicAddr_to_i_13_fu_147     |    0    |    0    |    0    |    0    |    0    |
|          |  muxLogicData_to_store_ln179_fu_165 |    0    |    0    |    0    |    0    |    0    |
|          |  muxLogicAddr_to_store_ln179_fu_169 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |    12   |  5.835  |   1608  |   489   |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_180|    4   |
+---------+--------+
|  Total  |    4   |
+---------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_send2AIE_3_fu_118 |  p1  |   2  |  128 |   256  ||   121   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   256  ||  0.535  ||   121   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   12   |    5   |  1608  |   489  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   121  |    -   |
|  Register |    -   |    -   |    4   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |    6   |  1612  |   610  |    0   |
+-----------+--------+--------+--------+--------+--------+
