<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>WHILEHI (predicate as counter) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">WHILEHI (predicate as counter)</h2><p>While decrementing unsigned scalar higher than scalar (predicate-as-counter)</p>
      <p class="aml">Generate a predicate for a group of two or four vectors that starting
from the highest
numbered element of the group is true while the decrementing value
of the first, unsigned  scalar operand is higher than the second scalar
operand and false thereafter down to the
lowest numbered element of the group.</p>
      <p class="aml">The full  width of the scalar operands is significant
for the purposes of comparison, and the full width 
first operand is decremented by one for each destination
predicate element, irrespective of the predicate result
element size.</p>
      <p class="aml">The predicate result is placed in the predicate
destination register using the predicate-as-counter encoding.
Sets the First (N), None (Z), !Last (C)
condition flags based on the predicate result,
and the V flag to zero.</p>
    
    <h3 class="classheading"><a id="iclass_sve2"/>SVE2<span style="font-size:smaller;"><br/>(FEAT_SME2 || FEAT_SVE2p1)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td colspan="2" class="lr">size</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td class="l">0</td><td class="r">1</td><td class="lr">vl</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td colspan="5" class="lr">Rn</td><td class="lr">1</td><td class="lr">1</td><td colspan="3" class="lr">PNd</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="5"/><td colspan="2"/><td/><td/><td class="droppedname">U</td><td class="droppedname">lt</td><td colspan="5"/><td/><td class="droppedname">eq</td><td colspan="3"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="whilehi_pn_rr_"/><p class="asm-code">WHILEHI  <a href="#PNd" title="Is the name of the destination scalable predicate register PN8-PN15, with predicate-as-counter encoding, encoded in the &quot;PNd&quot; field.">&lt;PNd&gt;</a>.<a href="#T__72" title="Is the size specifier, ">&lt;T&gt;</a>, <a href="#Xn__4" title="Is the 64-bit name of the first source general-purpose register, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a>, <a href="#Xm__6" title="Is the 64-bit name of the second source general-purpose register, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>, <a href="#vl" title="Is the vl specifier, ">&lt;vl&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) &amp;&amp; !IsFeatureImplemented(FEAT_SVE2p1) then
    <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer esize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);
constant integer rsize = 64;
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
constant integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
constant integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('1':PNd);
constant boolean unsigned = TRUE;
constant boolean invert = TRUE;
constant <a href="shared_pseudocode.html#CmpOp" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">CmpOp</a> op = <a href="shared_pseudocode.html#Cmp_GT" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GT</a>;
constant integer width = 2 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(vl);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;PNd&gt;</td><td><a id="PNd"/>
        
          <p class="aml">Is the name of the destination scalable predicate register PN8-PN15, with predicate-as-counter encoding, encoded in the "PNd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T__72"/>
        <p>Is the size specifier, 
          encoded in
          <q>size</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">size</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn&gt;</td><td><a id="Xn__4"/>
        
          <p class="aml">Is the 64-bit name of the first source general-purpose register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="Xm__6"/>
        
          <p class="aml">Is the 64-bit name of the second source general-purpose register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;vl&gt;</td><td><a id="vl"/>
        <p>Is the vl specifier, 
          encoded in
          <q>vl</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">vl</th>
                <th class="symbol">&lt;vl&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">VLx2</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">VLx4</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if IsFeatureImplemented(FEAT_SVE2p1) then <a href="shared_pseudocode.html#impl-aarch64.CheckSVEEnabled.0" title="function: CheckSVEEnabled()">CheckSVEEnabled</a>(); else <a href="shared_pseudocode.html#impl-aarch64.CheckStreamingSVEEnabled.0" title="function: CheckStreamingSVEEnabled()">CheckStreamingSVEEnabled</a>();
constant integer VL = <a href="shared_pseudocode.html#impl-aarch64.CurrentVL.read.none" title="accessor: VecLen CurrentVL">CurrentVL</a>;
constant integer PL = VL DIV 8;
constant integer elements = width * (VL DIV esize);
bits(rsize) operand1 = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, rsize];
constant bits(rsize) operand2 = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[m, rsize];
bits(PL) result;
boolean last = TRUE;
integer count = 0;

for e = elements-1 downto 0
    boolean cond;
    case op of
        when <a href="shared_pseudocode.html#Cmp_GT" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GT</a> cond = (<a href="shared_pseudocode.html#impl-shared.Int.2" title="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(operand1, unsigned) &gt;  <a href="shared_pseudocode.html#impl-shared.Int.2" title="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(operand2, unsigned));
        when <a href="shared_pseudocode.html#Cmp_GE" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GE</a> cond = (<a href="shared_pseudocode.html#impl-shared.Int.2" title="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(operand1, unsigned) &gt;= <a href="shared_pseudocode.html#impl-shared.Int.2" title="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(operand2, unsigned));

    last = last &amp;&amp; cond;
    if last then count = count + 1;
    operand1 = operand1 - 1;

result = <a href="shared_pseudocode.html#impl-aarch64.EncodePredCount.5" title="function: bits(width) EncodePredCount(ESize esize, integer elements, integer count_in, boolean invert_in, integer width)">EncodePredCount</a>(esize, elements, count, invert, PL);
PSTATE.&lt;N,Z,C,V&gt; = <a href="shared_pseudocode.html#impl-aarch64.PredCountTest.3" title="function: bits(4) PredCountTest(integer elements, integer count, boolean invert)">PredCountTest</a>(elements, count, invert);
<a href="shared_pseudocode.html#impl-aarch64.P.write.2" title="accessor: P[integer n, integer width] = bits(width) value">P</a>[d, PL] = result;</p></div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs v2024-12_diff2, pseudocode v2024-12_rel_diff_tag2
      ; Build timestamp: 2025-03-18T10:50
    </p><p class="copyconf">
      Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
