{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519460711697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519460711706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 00:25:11 2018 " "Processing started: Sat Feb 24 00:25:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519460711706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460711706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off addsub_byte -c addsub_byte " "Command: quartus_map --read_settings_files=on --write_settings_files=off addsub_byte -c addsub_byte" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460711706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519460712322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519460712322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carter/google drive/mech3/cpen312/labs/lab2/d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carter/google drive/mech3/cpen312/labs/lab2/d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_latch-a " "Found design unit 1: D_latch-a" {  } { { "../D_Latch.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/D_Latch.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519460726879 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "../D_Latch.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/D_Latch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519460726879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460726879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_byte-a " "Found design unit 1: addsub_byte-a" {  } { { "addsub_byte.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/addsub_byte/addsub_byte.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519460726886 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub_byte " "Found entity 1: addsub_byte" {  } { { "addsub_byte.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/addsub_byte/addsub_byte.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519460726886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460726886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addsub_byte " "Elaborating entity \"addsub_byte\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519460726925 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_temp addsub_byte.vhd(43) " "VHDL Process Statement warning at addsub_byte.vhd(43): inferring latch(es) for signal or variable \"byte_temp\", which holds its previous value in one or more paths through the process" {  } { { "addsub_byte.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/addsub_byte/addsub_byte.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1519460726926 "|addsub_byte"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch D_latch:B_Latch " "Elaborating entity \"D_latch\" for hierarchy \"D_latch:B_Latch\"" {  } { { "addsub_byte.vhd" "B_Latch" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/addsub_byte/addsub_byte.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519460726927 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA D_Latch.vhd(18) " "VHDL Process Statement warning at D_Latch.vhd(18): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "../D_Latch.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/D_Latch.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1519460726928 "|addsub_byte|D_latch:B_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] D_Latch.vhd(18) " "Inferred latch for \"DATA\[0\]\" at D_Latch.vhd(18)" {  } { { "../D_Latch.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/D_Latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460726928 "|addsub_byte|D_latch:B_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] D_Latch.vhd(18) " "Inferred latch for \"DATA\[1\]\" at D_Latch.vhd(18)" {  } { { "../D_Latch.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/D_Latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460726928 "|addsub_byte|D_latch:B_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] D_Latch.vhd(18) " "Inferred latch for \"DATA\[2\]\" at D_Latch.vhd(18)" {  } { { "../D_Latch.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/D_Latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460726928 "|addsub_byte|D_latch:B_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] D_Latch.vhd(18) " "Inferred latch for \"DATA\[3\]\" at D_Latch.vhd(18)" {  } { { "../D_Latch.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/D_Latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460726928 "|addsub_byte|D_latch:B_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] D_Latch.vhd(18) " "Inferred latch for \"DATA\[4\]\" at D_Latch.vhd(18)" {  } { { "../D_Latch.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/D_Latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460726928 "|addsub_byte|D_latch:B_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] D_Latch.vhd(18) " "Inferred latch for \"DATA\[5\]\" at D_Latch.vhd(18)" {  } { { "../D_Latch.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/D_Latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460726929 "|addsub_byte|D_latch:B_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] D_Latch.vhd(18) " "Inferred latch for \"DATA\[6\]\" at D_Latch.vhd(18)" {  } { { "../D_Latch.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/D_Latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460726929 "|addsub_byte|D_latch:B_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] D_Latch.vhd(18) " "Inferred latch for \"DATA\[7\]\" at D_Latch.vhd(18)" {  } { { "../D_Latch.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/D_Latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460726929 "|addsub_byte|D_latch:B_Latch"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519460727634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519460727990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519460727990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519460728027 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519460728027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519460728027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519460728027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "771 " "Peak virtual memory: 771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519460728041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 00:25:28 2018 " "Processing ended: Sat Feb 24 00:25:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519460728041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519460728041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519460728041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519460728041 ""}
