,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA.git,2018-03-21 10:15:20+00:00,Verilog Generator of Neural Net Digit Detector for FPGA,88,ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA,126160535,Verilog,Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA,13985,283,2024-04-07 06:02:28+00:00,"['verilog-generator', 'fpga']",https://api.github.com/licenses/apache-2.0
1,https://github.com/jotego/jtcores.git,2018-04-14 14:58:12+00:00,FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket,30,jotego/jtcores,129527056,Verilog,jtcores,270374,196,2024-04-08 20:36:35+00:00,"['arcade', 'fpga', 'kicad-schematics', 'retrogaming', 'misterfpga']",https://api.github.com/licenses/gpl-3.0
2,https://github.com/AleksandarKostovic/Riscy-SoC.git,2018-04-16 19:49:01+00:00,"Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog",11,AleksandarKostovic/Riscy-SoC,129797190,Verilog,Riscy-SoC,215,76,2024-03-21 18:47:13+00:00,"['risc-v', 'soc', 'riscy-soc', 'verilog']",https://api.github.com/licenses/mit
3,https://github.com/adumont/hrm-cpu.git,2018-04-08 16:19:59+00:00,Human Resource Machine - CPU Design #HRM,8,adumont/hrm-cpu,128659832,Verilog,hrm-cpu,7695,70,2024-04-08 16:51:50+00:00,"['hrm', 'verilog', 'fpga', 'fpgawars', 'human-resource-machine', 'cpu', 'logisim', 'control-signals', 'data-path', 'fsm']",https://api.github.com/licenses/gpl-3.0
4,https://github.com/tomverbeure/panologic.git,2018-04-14 20:47:35+00:00,PanoLogic Zero Client G1 reverse engineering info,9,tomverbeure/panologic,129553257,Verilog,panologic,55765,68,2024-04-06 09:32:05+00:00,[],None
5,https://github.com/scluconn/DA_PUF_Library.git,2018-04-09 14:08:00+00:00,Defense/Attack PUF Library (DA PUF Library),15,scluconn/DA_PUF_Library,128781882,Verilog,DA_PUF_Library,25759,43,2024-03-27 01:59:22+00:00,[],https://api.github.com/licenses/mit
6,https://github.com/thu-cs-lab/thinpad_top.git,2018-04-04 12:18:32+00:00,Project template for Artix-7 based Thinpad board,24,thu-cs-lab/thinpad_top,128057855,Verilog,thinpad_top,229,42,2024-02-22 06:18:23+00:00,[],None
7,https://github.com/ic7x24/verilog-mini-demo.git,2018-04-01 05:53:24+00:00,Verilog极简教程,13,ic7x24/verilog-mini-demo,127601528,Verilog,verilog-mini-demo,12,36,2023-11-27 08:07:27+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/RuiMachado39/TDC.git,2018-03-20 11:32:46+00:00,Verilog implementation of a tapped delay line TDC,10,RuiMachado39/TDC,126007503,Verilog,TDC,63,33,2024-04-12 07:34:02+00:00,[],None
9,https://github.com/tomverbeure/color3.git,2018-04-07 20:11:37+00:00,Information about eeColor Color3 HDMI FPGA board,2,tomverbeure/color3,128564305,Verilog,color3,49395,24,2024-04-05 02:51:50+00:00,[],https://api.github.com/licenses/mit
10,https://github.com/buttercutter/riffa2.git,2018-04-10 12:29:43+00:00,Full duplex version of https://github.com/KastnerRG/riffa/issues/30,9,buttercutter/riffa2,128929297,Verilog,riffa2,119314,23,2024-03-06 11:08:49+00:00,[],
11,https://github.com/praveenkhemalapure/DDR3-controller-verification.git,2018-03-30 02:35:25+00:00,DDR3 function verification environment in UVM,6,praveenkhemalapure/DDR3-controller-verification,127371837,Verilog,DDR3-controller-verification,48,20,2024-02-02 15:34:04+00:00,[],None
12,https://github.com/stremovsky/moneroasic.git,2018-03-21 17:28:46+00:00,Cryptonight Monero Verilog code for ASIC,20,stremovsky/moneroasic,126216465,Verilog,moneroasic,135,19,2024-02-01 23:17:04+00:00,[],https://api.github.com/licenses/gpl-3.0
13,https://github.com/txstate-pcarch-blue/CPU.git,2018-03-17 03:07:19+00:00,"CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.",8,txstate-pcarch-blue/CPU,125592111,Verilog,CPU,5558,19,2024-03-27 14:09:31+00:00,"['myhdl', 'verilog', 'python', 'mips-simulator']",https://api.github.com/licenses/gpl-3.0
14,https://github.com/tomverbeure/upduino.git,2018-03-18 04:53:53+00:00,,4,tomverbeure/upduino,125693639,Verilog,upduino,7,17,2024-04-02 00:53:42+00:00,[],None
15,https://github.com/manjushpv/Design-and-Verification-of-Nand-Flash-Memory-Controller.git,2018-04-15 06:42:27+00:00,"- Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash).  - Implemented operations : Controller Reset, Memory Erase, Program Page and Page Read.  - Functional Verification of DUT : Test Plan, Environment Setup, Constraint Randomization, Corner test cases covered.  - Programming Language : SystemVerilog",2,manjushpv/Design-and-Verification-of-Nand-Flash-Memory-Controller,129584237,Verilog,Design-and-Verification-of-Nand-Flash-Memory-Controller,6489,16,2023-07-20 06:09:08+00:00,[],None
16,https://github.com/raiyyanfaisal09/AHB_APB-RTL.git,2018-04-19 21:20:43+00:00,AHB-APB Bridge RTL Design,2,raiyyanfaisal09/AHB_APB-RTL,130273820,Verilog,AHB_APB-RTL,7,16,2023-06-21 15:16:26+00:00,[],None
17,https://github.com/kailiuXD/xdcom.git,2018-04-11 07:07:49+00:00,This is a demo for still image compression application,3,kailiuXD/xdcom,129050181,Verilog,xdcom,115515,13,2024-04-01 06:00:41+00:00,"['jpeg2000', 'arithmetic-coding', 'netlist', 'hardware-architectures', 'verilog', 'image-compression']",None
18,https://github.com/YucanLiu/VLSI_SNN.git,2018-04-04 23:36:56+00:00,A Spiking Neuron Network Project in Verilog Implementation,5,YucanLiu/VLSI_SNN,128135131,Verilog,VLSI_SNN,258,12,2024-03-01 13:52:33+00:00,[],None
19,https://github.com/tjsparks5/Pipelined-MIPS-Processor.git,2018-03-31 21:30:49+00:00,Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.,5,tjsparks5/Pipelined-MIPS-Processor,127572922,Verilog,Pipelined-MIPS-Processor,283,10,2022-05-21 14:16:57+00:00,"['mips-architecture', 'verilog', 'python', 'rtl']",None
20,https://github.com/wenalan123/LED-light-water.git,2018-03-18 14:19:36+00:00,基于FPGA实现的流水灯项目,2,wenalan123/LED-light-water,125732403,Verilog,LED-light-water,7065,10,2024-04-11 14:45:14+00:00,[],None
21,https://github.com/ProfessorHuang/Basys2-Verilog-E-Piano.git,2018-04-15 12:27:31+00:00,本项目设计一个可以产生21种音阶的电子琴，由PS2键盘完成输入，在Basys2板识别处理后，产生特定频率声音，最后通过Pmod_AMP模块发出。,4,ProfessorHuang/Basys2-Verilog-E-Piano,129607899,Verilog,Basys2-Verilog-E-Piano,13,10,2024-01-10 08:42:47+00:00,[],None
22,https://github.com/go4retro/CoCoMEMJr.git,2018-03-26 23:36:09+00:00,2MB RAM Expansion for the TANDY Color Computer 1 and 2 and the Dragon computers,1,go4retro/CoCoMEMJr,126902346,Verilog,CoCoMEMJr,582,10,2024-01-27 18:34:25+00:00,[],None
23,https://github.com/Peefy/modulation_2ASK_QPSK.git,2018-03-25 11:08:04+00:00,❤️ This is a Xilinx_FPGA _Spartan6 project for modulation 2ASK QPSK ADC DAC ROM SCI,8,Peefy/modulation_2ASK_QPSK,126689099,Verilog,modulation_2ASK_QPSK,9220,9,2023-12-27 16:40:57+00:00,[],https://api.github.com/licenses/apache-2.0
24,https://github.com/shirriff/vga-fpga-fizzbuzz.git,2018-04-02 00:35:53+00:00,"Generate VGA video output for the FizzBuzz problem, using an FPGA",3,shirriff/vga-fpga-fizzbuzz,127683055,Verilog,vga-fpga-fizzbuzz,40,9,2023-11-23 23:15:00+00:00,[],https://api.github.com/licenses/mit
25,https://github.com/juanmard/collection-Pong.git,2018-03-27 20:54:34+00:00,Icestudio collection for a Pong game.,1,juanmard/collection-Pong,127044786,Verilog,collection-Pong,515,9,2023-03-07 04:35:43+00:00,[],https://api.github.com/licenses/gpl-2.0
26,https://github.com/hustmf/Electric-Piano-with-FPGA.git,2018-04-04 11:35:12+00:00,multi-function electric piano based on Nexys4/Nexys4 DDR,2,hustmf/Electric-Piano-with-FPGA,128053291,Verilog,Electric-Piano-with-FPGA,2825,7,2024-04-09 08:31:57+00:00,[],None
27,https://github.com/imjustadog/AE-PCIE-DMA-AXI.git,2018-04-03 13:50:31+00:00,way to use xapp1052 with new version of PCIe IP core（AXI bus）,6,imjustadog/AE-PCIE-DMA-AXI,127915572,Verilog,AE-PCIE-DMA-AXI,9369,7,2024-03-20 13:53:09+00:00,"['xilinx-fpga', 'xilinx-axi', 'pcie']",None
28,https://github.com/Austinsuyoyo/EdgeDetectByVerilog.git,2018-04-18 09:07:24+00:00,Use iverilog(compiler) compile file and get edge detect image(bmp file),2,Austinsuyoyo/EdgeDetectByVerilog,130035268,Verilog,EdgeDetectByVerilog,329,7,2023-06-02 03:25:15+00:00,[],https://api.github.com/licenses/mit
29,https://github.com/maomran/APB-Slave.git,2018-04-15 23:00:25+00:00,A simple implementation to APB stub,8,maomran/APB-Slave,129658257,Verilog,APB-Slave,87,6,2023-11-26 20:01:44+00:00,[],https://api.github.com/licenses/apache-2.0
30,https://github.com/AlexanderKnapik/Amiga-A501-RAM-Expansion.git,2018-03-29 01:09:10+00:00,RAM Expansion card for Amiga 500,0,AlexanderKnapik/Amiga-A501-RAM-Expansion,127217549,Verilog,Amiga-A501-RAM-Expansion,11960,6,2024-03-24 07:03:35+00:00,[],https://api.github.com/licenses/gpl-3.0
31,https://github.com/borisfba/fpga-distance.git,2018-04-01 14:23:31+00:00,Verilog code to connect the HC-SR04 ultrasonic sensor to the DE10-Lite fpga board,6,borisfba/fpga-distance,127636227,Verilog,fpga-distance,2,6,2024-01-24 07:14:45+00:00,[],None
32,https://github.com/IdlessChaye/FPGA.git,2018-04-16 13:48:04+00:00,Some buggy FPGA projects written by Verilog.,0,IdlessChaye/FPGA,129750547,Verilog,FPGA,3269,6,2022-02-24 06:53:21+00:00,[],https://api.github.com/licenses/mit
33,https://github.com/fusesoc/wb_altera_ddr_wrapper.git,2018-03-24 22:07:24+00:00,Altera DDR controller wrapper with multiple wishbone slave ports,1,fusesoc/wb_altera_ddr_wrapper,126644138,Verilog,wb_altera_ddr_wrapper,783,6,2023-11-30 06:13:56+00:00,[],None
34,https://github.com/adki/BmpHandleVerilog.git,2018-04-11 04:03:53+00:00,BMP file handling Verilog tasks,3,adki/BmpHandleVerilog,129032487,Verilog,BmpHandleVerilog,2550,6,2024-03-18 03:18:42+00:00,[],
35,https://github.com/ANAN030/Vivado_Basic.git,2018-03-30 12:49:19+00:00,Vivado 和 Xilinx SDK 基本操作,0,ANAN030/Vivado_Basic,127427736,Verilog,Vivado_Basic,77053,5,2023-11-18 00:57:29+00:00,[],None
36,https://github.com/sarthi92/cpu_cisc.git,2018-03-21 17:02:01+00:00,Verilog implementation of 8-bit CISC Processor using 4 phase clocking scheme,1,sarthi92/cpu_cisc,126213035,Verilog,cpu_cisc,74,5,2023-10-28 05:27:44+00:00,"['verilog', 'cpu-design']",None
37,https://github.com/programmerjake/rv32.git,2018-03-21 01:17:48+00:00,RISC-V 32-bit processor that runs a 2.5D maze game; Built for CPTR380 Winter of 2018 at Walla Walla University,1,programmerjake/rv32,126104309,Verilog,rv32,150,5,2023-01-19 17:10:30+00:00,"['verilog', 'fpga', 'risc-v', 'maze-game', 'raycasting']",None
38,https://github.com/scott0123/GravSim.git,2018-04-04 18:00:21+00:00,Gravitational simulation of the N-body problem using FPGA hardware acceleration,1,scott0123/GravSim,128100618,Verilog,GravSim,170050,5,2022-06-15 14:25:44+00:00,"['fpga', 'hardware-acceleration', 'nbody-problem', 'nios-ii', 'simulation', 'physics-simulation']",https://api.github.com/licenses/mit
39,https://github.com/apurvn/Verification-Project.git,2018-04-09 20:16:40+00:00,MESI_ISC Cache coherency,1,apurvn/Verification-Project,128828629,Verilog,Verification-Project,11467,5,2024-01-17 08:12:56+00:00,[],None
40,https://github.com/volltin/cod-labs.git,2018-04-12 05:43:29+00:00,Collections of my COD(Computer Organization and Design) lab code,3,volltin/cod-labs,129199254,Verilog,cod-labs,20,5,2020-10-21 23:57:38+00:00,[],None
41,https://github.com/Digilent/Arty-A7-35-Pmod-I2S2.git,2018-04-05 18:53:02+00:00,,1,Digilent/Arty-A7-35-Pmod-I2S2,128250531,Verilog,Arty-A7-35-Pmod-I2S2,30,5,2023-08-27 03:34:27+00:00,[],None
42,https://github.com/yutongshen/ICContest-2012-Preliminary-NANDFlashMemoryController.git,2018-03-21 00:07:57+00:00,,1,yutongshen/ICContest-2012-Preliminary-NANDFlashMemoryController,126098770,Verilog,ICContest-2012-Preliminary-NANDFlashMemoryController,16695,5,2023-11-06 09:37:27+00:00,[],None
43,https://github.com/amanmibra/lcd-de2-115.git,2018-04-11 03:45:52+00:00,LCD for Altera DE2-115 board,0,amanmibra/lcd-de2-115,129030866,Verilog,lcd-de2-115,3498,5,2024-03-14 10:22:56+00:00,[],None
44,https://github.com/ZJUNIX/ZJUNIX-SoC.git,2018-03-29 15:31:55+00:00,,4,ZJUNIX/ZJUNIX-SoC,127311496,Verilog,ZJUNIX-SoC,2199,5,2023-12-03 14:36:52+00:00,[],https://api.github.com/licenses/bsd-3-clause
45,https://github.com/bauman-robotics/FPGA_ping_pong_De2_115.git,2018-04-20 12:45:30+00:00,,0,bauman-robotics/FPGA_ping_pong_De2_115,130360932,Verilog,FPGA_ping_pong_De2_115,33,4,2023-10-24 14:27:32+00:00,[],None
46,https://github.com/StanfordAHA/TestBenchGenerator.git,2018-04-12 20:45:35+00:00,,4,StanfordAHA/TestBenchGenerator,129309275,Verilog,TestBenchGenerator,263,4,2022-04-25 09:37:55+00:00,[],https://api.github.com/licenses/bsd-3-clause
47,https://github.com/rwmjones/icestorm-flash-leds.git,2018-03-17 11:17:00+00:00,"""Hello world"" example using iCE40-HX8K FPGA and Project IceStorm",0,rwmjones/icestorm-flash-leds,125621740,Verilog,icestorm-flash-leds,1,4,2021-05-19 09:15:07+00:00,[],None
48,https://github.com/wishx97/Computer-Organization-NCTU.git,2018-04-06 07:04:22+00:00,Projects of 李毅郎 Computer Organization Course 2018 at National Chiao Tung University(NCTU),1,wishx97/Computer-Organization-NCTU,128361114,Verilog,Computer-Organization-NCTU,4018,4,2024-02-28 05:24:48+00:00,[],None
49,https://github.com/IamVNIE/V7_ETHERNET.git,2018-04-09 20:46:48+00:00,VC707 ETHERNET Xilinx Project,1,IamVNIE/V7_ETHERNET,128831777,Verilog,V7_ETHERNET,10783,4,2022-11-02 16:21:54+00:00,"['dpfee', 'ethernet', 'xilinx', 'verilog', 'vc707', 'virtex', '7']",https://api.github.com/licenses/mit
50,https://github.com/FPGAwars/toolchain-verilator.git,2018-04-05 12:42:35+00:00,":seedling: Verilator pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS",5,FPGAwars/toolchain-verilator,128204663,Verilog,toolchain-verilator,41,4,2023-01-28 00:57:57+00:00,[],https://api.github.com/licenses/gpl-3.0
51,https://github.com/Xyene/t258-cpu.git,2018-03-29 04:35:13+00:00,"A simple RISC CPU implemented in Verilog, as well as compilation toolchain for it.",0,Xyene/t258-cpu,127237152,Verilog,t258-cpu,28,4,2021-09-10 16:45:13+00:00,"['cpu', 'verilog', 'compiler', 'assembler']",None
52,https://github.com/nickschiffer/fsm_calculator.git,2018-04-07 04:58:39+00:00,A finite state machine controlled calculator written using Verilog in Xilinx Vivado targeting the Nexys 4 DDR FPGA Board,3,nickschiffer/fsm_calculator,128497744,Verilog,fsm_calculator,8599,4,2022-12-05 11:29:11+00:00,"['xilinx-vivado', 'nexys4ddr', 'verilog', 'fsm', 'fpga']",https://api.github.com/licenses/gpl-2.0
53,https://github.com/cczzaa101/OSU-on-FPGA.git,2018-04-16 02:01:47+00:00,OSU! on FPGA,0,cczzaa101/OSU-on-FPGA,129670804,Verilog,OSU-on-FPGA,57170,3,2021-04-09 03:06:02+00:00,[],https://api.github.com/licenses/apache-2.0
54,https://github.com/MeenakshiSivapriya/Networking-in-VerilogHDL.git,2018-04-18 15:03:24+00:00,Channel coding (Convolutional Encoding and Viterbi Decoding) using FSMs and setting up a server and client to communicate (using Verilog).,1,MeenakshiSivapriya/Networking-in-VerilogHDL,130080034,Verilog,Networking-in-VerilogHDL,6,3,2024-02-28 09:51:18+00:00,[],https://api.github.com/licenses/mit
55,https://github.com/chinkwo/FPGA_HDMI.git,2018-04-07 08:31:26+00:00,HDMI_CTRL MODULE,0,chinkwo/FPGA_HDMI,128510369,Verilog,FPGA_HDMI,19,3,2023-05-22 09:41:59+00:00,[],None
56,https://github.com/mattvenn/icestick-multisegment.git,2018-03-23 15:30:41+00:00,,0,mattvenn/icestick-multisegment,126504619,Verilog,icestick-multisegment,1036,3,2022-03-17 00:21:32+00:00,[],None
57,https://github.com/BlackWild/frequency-meter-verilog.git,2018-04-15 12:17:20+00:00,Verilog code for frequency meter to be implemented on FPGA board,1,BlackWild/frequency-meter-verilog,129607091,Verilog,frequency-meter-verilog,1082,3,2023-12-14 21:25:04+00:00,[],https://api.github.com/licenses/mit
58,https://github.com/mmicko/spi_demo.git,2018-04-06 16:37:30+00:00,,0,mmicko/spi_demo,128420034,Verilog,spi_demo,2,3,2022-03-17 23:43:51+00:00,[],None
59,https://github.com/laekov/capiano.git,2018-04-17 04:39:46+00:00,Virtual piano using finger capture through cameras,0,laekov/capiano,129846834,Verilog,capiano,79640,3,2023-08-07 09:47:11+00:00,[],None
60,https://github.com/koopahi/Secure-IJTAG.git,2018-04-03 19:35:19+00:00,,1,koopahi/Secure-IJTAG,127959218,Verilog,Secure-IJTAG,8,3,2023-07-21 08:06:17+00:00,[],None
61,https://github.com/wenalan123/VGA.git,2018-04-08 08:55:32+00:00,,0,wenalan123/VGA,128620946,Verilog,VGA,3857,3,2022-02-06 22:46:38+00:00,[],None
62,https://github.com/harishyvs/Polar-codes---Hardware---Decoders-.git,2018-03-18 04:55:05+00:00,,2,harishyvs/Polar-codes---Hardware---Decoders-,125693702,Verilog,Polar-codes---Hardware---Decoders-,5,3,2023-08-10 18:08:00+00:00,[],None
63,https://github.com/sensille/stpcntrl.git,2018-04-15 06:52:51+00:00,Stepper motor step/dir generation in FPGA,1,sensille/stpcntrl,129584870,Verilog,stpcntrl,12,2,2024-03-24 11:03:01+00:00,[],None
64,https://github.com/ChandulaNethmal/Implemet-a-UART-link-on-FPGA-with-verilog.git,2018-04-11 07:57:02+00:00,Implement a UART(Universal Asynchronous Receiver Transmitter) link on an Altera (now Intel) DE2 115 development board with cyclone IV FPGA   using verilog HDL.,0,ChandulaNethmal/Implemet-a-UART-link-on-FPGA-with-verilog,129056637,Verilog,Implemet-a-UART-link-on-FPGA-with-verilog,8,2,2023-05-31 11:19:00+00:00,[],None
65,https://github.com/e173101/OlabCorrelator.git,2018-04-08 05:35:18+00:00,"Correlator use in Dynamic light scattering(DLS), Based on Inter FPGA.",1,e173101/OlabCorrelator,128602030,Verilog,OlabCorrelator,132,2,2023-08-11 13:44:11+00:00,[],None
66,https://github.com/harshitk11/Logic-Encryption.git,2018-03-17 13:57:01+00:00,,0,harshitk11/Logic-Encryption,125634399,Verilog,Logic-Encryption,28565,2,2022-11-01 19:05:43+00:00,[],None
67,https://github.com/arutema47/mips_cpudesign.git,2018-03-20 02:05:08+00:00,designing a mips-like processor in verilog,0,arutema47/mips_cpudesign,125946692,Verilog,mips_cpudesign,6,2,2021-11-14 02:25:52+00:00,[],None
68,https://github.com/krshrimali/VLSI-Implementation-Of-Deep-Neural-Networks-Using-Stochastic-Computing-.git,2018-04-08 16:46:36+00:00,,1,krshrimali/VLSI-Implementation-Of-Deep-Neural-Networks-Using-Stochastic-Computing-,128661997,Verilog,VLSI-Implementation-Of-Deep-Neural-Networks-Using-Stochastic-Computing-,785,2,2021-11-08 02:03:42+00:00,[],https://api.github.com/licenses/unlicense
69,https://github.com/raymondtruong/connect-4.git,2018-03-20 15:16:23+00:00,"A recreation of Connect 4, written in Verilog on the Altera Cyclone V FPGA.",0,raymondtruong/connect-4,126038148,Verilog,connect-4,395,2,2023-06-08 16:14:10+00:00,[],None
70,https://github.com/evsvikash/audioCard.git,2018-03-23 09:29:44+00:00,USB -> FPGA -> DAC,0,evsvikash/audioCard,126462886,Verilog,audioCard,182,2,2024-01-23 00:49:33+00:00,[],None
71,https://github.com/mfro0/deca_mem.git,2018-03-26 07:50:27+00:00,,0,mfro0/deca_mem,126793061,Verilog,deca_mem,11510,2,2021-07-07 07:16:25+00:00,[],None
72,https://github.com/tianjin95/MNOC_3rd.git,2018-04-14 18:14:03+00:00,my 3rd monitoring network on chip verilog code ,0,tianjin95/MNOC_3rd,129542656,Verilog,MNOC_3rd,43852,2,2021-09-16 04:23:54+00:00,[],None
73,https://github.com/hajime725/verilogSPDIFdecorder.git,2018-03-22 01:03:33+00:00,,4,hajime725/verilogSPDIFdecorder,126259723,Verilog,verilogSPDIFdecorder,6,2,2020-01-11 04:46:26+00:00,[],https://api.github.com/licenses/bsd-2-clause
74,https://github.com/dandolbilov/blake512_fpga.git,2018-03-27 08:01:59+00:00,FPGA implementation of BLAKE-512 (cryptographic hash function).,0,dandolbilov/blake512_fpga,126950537,Verilog,blake512_fpga,6,2,2022-02-03 14:38:03+00:00,[],None
75,https://github.com/utashih/danmaku-bird-verilog.git,2018-03-18 12:25:30+00:00,A game implemented in Verilog HDL,1,utashih/danmaku-bird-verilog,125722378,Verilog,danmaku-bird-verilog,15,2,2020-01-10 06:43:37+00:00,[],None
76,https://github.com/marsohod4you/Raspberry-to-FPGA.git,2018-04-17 11:12:06+00:00,,3,marsohod4you/Raspberry-to-FPGA,129892336,Verilog,Raspberry-to-FPGA,18,2,2019-12-20 09:55:22+00:00,[],None
77,https://github.com/marcypm/Viterbi_Implementation.git,2018-04-11 19:49:35+00:00,Viterbi algorithm implemented in Verilog,1,marcypm/Viterbi_Implementation,129146044,Verilog,Viterbi_Implementation,2048,2,2024-02-28 09:49:08+00:00,[],None
78,https://github.com/imewl/spiflash.git,2018-04-19 12:45:33+00:00,Spi host controller for ag3,0,imewl/spiflash,130214303,Verilog,spiflash,49,2,2023-04-14 13:01:04+00:00,[],None
79,https://github.com/AlexeyBurovMoscow/ReedSolomon_coder_decoder.git,2018-04-09 12:04:54+00:00,,1,AlexeyBurovMoscow/ReedSolomon_coder_decoder,128765414,Verilog,ReedSolomon_coder_decoder,5610,2,2018-07-23 12:11:15+00:00,[],None
80,https://github.com/palca2093/CircuitosDigitales2.git,2018-04-11 07:28:14+00:00,Programacion en verilog,0,palca2093/CircuitosDigitales2,129052870,Verilog,CircuitosDigitales2,4330,2,2019-09-20 21:35:07+00:00,[],None
81,https://github.com/jkchawla/Verilog-Simulator.git,2018-04-19 19:08:10+00:00,Designed a ripple carry adder along with a carry lookAhead adder. Designed and implement a 4- bit Magnitude comparator to provide a mechanism for generation of multi bit comparators ,0,jkchawla/Verilog-Simulator,130260754,Verilog,Verilog-Simulator,150,2,2021-05-13 22:11:37+00:00,[],None
82,https://github.com/sos1sos2Sixteen/pipelinedProcessor.git,2018-04-01 10:16:11+00:00,组成原理,0,sos1sos2Sixteen/pipelinedProcessor,127618344,Verilog,pipelinedProcessor,197,2,2020-11-05 22:59:49+00:00,[],None
83,https://github.com/yutongshen/ICContest-2018-Preliminary-HuffmanCoding.git,2018-03-22 03:35:52+00:00,,1,yutongshen/ICContest-2018-Preliminary-HuffmanCoding,126275135,Verilog,ICContest-2018-Preliminary-HuffmanCoding,3868,2,2024-02-14 07:00:14+00:00,[],None
84,https://github.com/ANAN030/Vivado_NewMyIP_NO-Constraint.git,2018-04-12 16:22:40+00:00,建立自己的IP,0,ANAN030/Vivado_NewMyIP_NO-Constraint,129279962,Verilog,Vivado_NewMyIP_NO-Constraint,68157,2,2022-12-11 13:32:47+00:00,[],None
85,https://github.com/kmahsi/CA_P2.git,2018-03-24 11:39:21+00:00,,0,kmahsi/CA_P2,126593540,Verilog,CA_P2,55,2,2020-10-31 00:18:55+00:00,[],None
86,https://github.com/Mahaoqu/y86-processor-verilog.git,2018-03-27 02:17:16+00:00,"A simple implementation of y86-processor (see CSAPP3e, chap4).",0,Mahaoqu/y86-processor-verilog,126915821,Verilog,y86-processor-verilog,7,2,2022-02-22 06:38:03+00:00,[],https://api.github.com/licenses/mit
87,https://github.com/turkmavisi/FPGA-Guitar-Hero.git,2018-03-21 10:51:02+00:00,Simple 2-Level Guitar Hero Game implemented with Verilog HDL on FPGA board,0,turkmavisi/FPGA-Guitar-Hero,126164601,Verilog,FPGA-Guitar-Hero,373,2,2020-05-06 11:30:40+00:00,"['verilog', 'fpga', 'guitar-hero', 'fpga-game', 'logic-programming']",None
88,https://github.com/dillonhuff/ncsim_cgra_test.git,2018-03-29 00:48:09+00:00,,0,dillonhuff/ncsim_cgra_test,127215880,Verilog,ncsim_cgra_test,217,2,2023-02-04 03:53:29+00:00,[],None
89,https://github.com/OmarBazaraa/DCNN-Accelerator.git,2018-03-19 14:55:36+00:00,Convolution Neural Network Hardware Accelerator,2,OmarBazaraa/DCNN-Accelerator,125874873,Verilog,DCNN-Accelerator,2975,2,2023-10-20 10:14:18+00:00,[],None
90,https://github.com/Schummacher/Dianthus.git,2018-03-31 09:46:21+00:00,CPU 4bit Verilog MCU,0,Schummacher/Dianthus,127519632,Verilog,Dianthus,36,2,2018-07-17 07:20:37+00:00,[],https://api.github.com/licenses/mit
91,https://github.com/gg520008/de2-115_uart.git,2018-04-12 06:15:26+00:00,fpga_demo,0,gg520008/de2-115_uart,129202399,Verilog,de2-115_uart,8969,2,2024-04-05 12:22:29+00:00,[],None
92,https://github.com/proxy-hatch/drawing_with_VGA_controller.git,2018-03-24 00:53:18+00:00,Creating a dynamic screen saving of lines and trianges (ENSC350 Lab3),0,proxy-hatch/drawing_with_VGA_controller,126553136,Verilog,drawing_with_VGA_controller,631,1,2022-04-27 23:57:49+00:00,[],None
93,https://github.com/akankshabaranwal/cordic_implementation.git,2018-04-17 12:58:08+00:00,,1,akankshabaranwal/cordic_implementation,129904928,Verilog,cordic_implementation,2894,1,2020-06-29 04:16:55+00:00,[],None
94,https://github.com/christianborao/EE354Project.git,2018-04-20 03:00:25+00:00,Final project for EE354 (Introduction to Digital Circuits) at the University of Southern California. We designed a maze that can be navigated using buttons on the Digilent Nexys3 Board.,0,christianborao/EE354Project,130300944,Verilog,EE354Project,665,1,2022-09-11 23:31:51+00:00,[],None
95,https://github.com/EEstq/multiplication-matrix.git,2018-04-05 16:45:39+00:00,,1,EEstq/multiplication-matrix,128235565,Verilog,multiplication-matrix,2,1,2023-11-20 12:57:06+00:00,[],None
96,https://github.com/chengzeyi/pipelined_mips.git,2018-03-26 10:01:20+00:00,a pipelined mips cpu designed in verilog,0,chengzeyi/pipelined_mips,126809373,Verilog,pipelined_mips,762,1,2018-05-24 04:00:08+00:00,[],None
97,https://github.com/charmichokshi/8-bit-MIPS.git,2018-04-15 10:49:37+00:00,Hazard free 8-bit MIPS (microcontroller) using Verilog,0,charmichokshi/8-bit-MIPS,129600832,Verilog,8-bit-MIPS,2291,1,2022-01-28 21:03:43+00:00,[],None
98,https://github.com/openflow2018/netfpga_1g_httpGET.git,2018-04-16 15:02:32+00:00,,2,openflow2018/netfpga_1g_httpGET,129761497,Verilog,netfpga_1g_httpGET,40116,1,2022-08-17 19:32:44+00:00,[],
99,https://github.com/Acopum/16bitSingleCycleProcessor.git,2018-04-12 23:08:23+00:00,"Processor mimicking MIPS format, coded in Verilog and built in Quartus Prime Lite 16.1",0,Acopum/16bitSingleCycleProcessor,129320761,Verilog,16bitSingleCycleProcessor,288,1,2018-09-27 20:25:20+00:00,[],None
100,https://github.com/Pol3V4ulter/VLSI_Project.git,2018-04-11 20:26:39+00:00,,0,Pol3V4ulter/VLSI_Project,129150124,Verilog,VLSI_Project,372,1,2021-06-01 19:30:38+00:00,[],None
101,https://github.com/Hadron67/final.git,2018-04-03 12:04:08+00:00,Final thesis,0,Hadron67/final,127901621,Verilog,final,4336,1,2023-01-28 20:30:42+00:00,[],None
102,https://github.com/fjpolo/FPGA_Sim.git,2018-04-04 13:18:50+00:00,Simulations using Verilog HDL,0,fjpolo/FPGA_Sim,128064843,Verilog,FPGA_Sim,116,1,2022-04-10 01:04:21+00:00,[],None
103,https://github.com/guycalledjeremy/CSC258project.git,2018-03-18 22:07:15+00:00,,1,guycalledjeremy/CSC258project,125772024,Verilog,CSC258project,110,1,2018-05-15 18:01:31+00:00,[],None
104,https://github.com/yutongshen/ICContest-2016-Final-ComponentLabelingEngine.git,2018-03-21 00:08:41+00:00,,0,yutongshen/ICContest-2016-Final-ComponentLabelingEngine,126098815,Verilog,ICContest-2016-Final-ComponentLabelingEngine,3494,1,2022-12-03 07:41:03+00:00,[],None
105,https://github.com/AlokD123/ClosedLoop_PowerCvtr_Project.git,2018-03-29 15:47:38+00:00,Power electronics project: closed-loop voltage regulator for an energy storage system,0,AlokD123/ClosedLoop_PowerCvtr_Project,127313512,Verilog,ClosedLoop_PowerCvtr_Project,6357,1,2020-01-02 20:11:28+00:00,[],None
106,https://github.com/RanLuKenny/Verilog_HDL_weekly-practice.git,2018-03-21 23:28:39+00:00,This repository is for saving the Verilog Code files for personal practicing_FSM,0,RanLuKenny/Verilog_HDL_weekly-practice,126252751,Verilog,Verilog_HDL_weekly-practice,11,1,2022-04-29 23:33:27+00:00,[],None
107,https://github.com/fjpolo/MAX1000_NIOSII.git,2018-04-04 13:30:26+00:00,Implementing NIOS II in MAX1000 with Quartus Prime,2,fjpolo/MAX1000_NIOSII,128066330,Verilog,MAX1000_NIOSII,366,1,2022-04-10 01:03:35+00:00,[],None
108,https://github.com/maxam2017/Computer-Organization.git,2018-04-07 02:46:50+00:00,NCTU / 計算機組織 / 李毅郎,0,maxam2017/Computer-Organization,128490402,Verilog,Computer-Organization,4189,1,2022-08-12 11:47:55+00:00,[],None
109,https://github.com/Mariam-Dessouki/PipelinedMipsProcessor.git,2018-04-16 20:18:20+00:00,,0,Mariam-Dessouki/PipelinedMipsProcessor,129800404,Verilog,PipelinedMipsProcessor,40,1,2018-06-15 14:56:15+00:00,[],None
110,https://github.com/cuclaoliu/de2_115_media_computer_13.0.git,2018-04-07 04:50:55+00:00,,0,cuclaoliu/de2_115_media_computer_13.0,128497383,Verilog,de2_115_media_computer_13.0,47402,1,2019-03-21 02:19:34+00:00,[],None
111,https://github.com/mahmoud-gawad/vending-machine-fsm.git,2018-04-12 11:19:50+00:00,A simple vending machine controller for a school project,0,mahmoud-gawad/vending-machine-fsm,129239670,Verilog,vending-machine-fsm,10,1,2023-10-12 21:54:08+00:00,[],None
112,https://github.com/skyking94/faultCollapsing.git,2018-03-20 03:05:26+00:00,Equivalent Fault Collapsing on Verilog Gate Netlist,1,skyking94/faultCollapsing,125952971,Verilog,faultCollapsing,30,1,2018-12-18 02:36:24+00:00,[],None
113,https://github.com/y1sreal/FPGA-Calculator.git,2018-04-19 02:29:05+00:00,FPGA Calculator,0,y1sreal/FPGA-Calculator,130147942,Verilog,FPGA-Calculator,23,1,2023-11-05 13:21:10+00:00,[],None
114,https://github.com/antonpaquin/EC513-project.git,2018-04-18 21:59:53+00:00,,0,antonpaquin/EC513-project,130126709,Verilog,EC513-project,7612,1,2021-05-16 23:40:27+00:00,[],None
115,https://github.com/DOOKNET/Freq_Measure.git,2018-04-13 17:53:31+00:00,等精度测频的FPGA实现,1,DOOKNET/Freq_Measure,129436309,Verilog,Freq_Measure,9675,1,2019-05-10 07:39:00+00:00,[],None
116,https://github.com/mombachm/cpu-periferico-arq2.git,2018-03-20 01:28:22+00:00,Async communication using Verilog.,0,mombachm/cpu-periferico-arq2,125942896,Verilog,cpu-periferico-arq2,9,1,2019-03-18 23:37:43+00:00,[],None
117,https://github.com/praveenkhemalapure/32-point-IFFT.git,2018-04-01 02:03:33+00:00,,0,praveenkhemalapure/32-point-IFFT,127587850,Verilog,32-point-IFFT,38,1,2020-04-29 17:21:57+00:00,[],None
118,https://github.com/proxy-hatch/tune_generator.git,2018-03-24 00:58:15+00:00,Generating tune by timed frequencies. Reads tune from ROM (ENSC350 Lab4),0,proxy-hatch/tune_generator,126553407,Verilog,tune_generator,679,1,2022-04-27 23:57:09+00:00,[],None
119,https://github.com/NadaElokaily/ALU-.git,2018-04-20 20:33:45+00:00,verilog ALU ,1,NadaElokaily/ALU-,130411306,Verilog,ALU-,1,1,2020-09-27 21:45:35+00:00,"['alu', 'verilog', 'mux']",None
120,https://github.com/sebastian2696/vga-fpga.git,2018-04-08 21:59:24+00:00,VGA Implementation for FPGA,0,sebastian2696/vga-fpga,128685316,Verilog,vga-fpga,1134,1,2020-04-21 21:23:07+00:00,[],https://api.github.com/licenses/mit
121,https://github.com/imjustadog/AE-XILLYBUS.git,2018-04-20 08:56:58+00:00,for master graduate（signal capture section）,1,imjustadog/AE-XILLYBUS,130336834,Verilog,AE-XILLYBUS,19197,1,2019-09-04 06:31:47+00:00,['xilinx-fpga'],None
122,https://github.com/edwardzcl/Systolic-Array-verilog.git,2018-03-19 12:12:17+00:00,,2,edwardzcl/Systolic-Array-verilog,125852203,Verilog,Systolic-Array-verilog,1089,1,2022-04-17 21:36:33+00:00,[],None
123,https://github.com/aysteph3/miniMIPS_Test_Program.git,2018-03-29 19:31:32+00:00,,0,aysteph3/miniMIPS_Test_Program,127338459,Verilog,miniMIPS_Test_Program,164534,1,2021-05-04 15:46:26+00:00,[],https://api.github.com/licenses/gpl-2.0
124,https://github.com/YoussephAhmed/PCI_arbiter.git,2018-03-29 23:01:48+00:00,PCI arbiter with verilog ,0,YoussephAhmed/PCI_arbiter,127356051,Verilog,PCI_arbiter,4,1,2023-05-17 04:52:24+00:00,[],None
125,https://github.com/yutongshen/ICContest-2017-Final-LEDDisplayController.git,2018-03-21 00:09:32+00:00,,0,yutongshen/ICContest-2017-Final-LEDDisplayController,126098873,Verilog,ICContest-2017-Final-LEDDisplayController,11407,1,2021-03-20 04:29:03+00:00,[],None
126,https://github.com/IP-IPA/IPA.git,2018-03-28 08:28:48+00:00,Integrated Programmable Array,1,IP-IPA/IPA,127108945,Verilog,IPA,201,1,2019-09-19 20:08:05+00:00,[],None
127,https://github.com/adumont/CellularAutomaton.git,2018-04-04 20:25:53+00:00,Cellular Automaton (Digital Electronics),1,adumont/CellularAutomaton,128117771,Verilog,CellularAutomaton,2996,1,2020-05-24 19:38:36+00:00,[],https://api.github.com/licenses/gpl-3.0
128,https://github.com/asp2809/Verilog.git,2018-04-15 13:45:18+00:00,Repository for all the succesfully executed programs with their test benches in Verilog Hardware Descriptive language.,0,asp2809/Verilog,129614348,Verilog,Verilog,8,1,2023-03-09 04:04:17+00:00,['verilog-hdl'],None
129,https://github.com/4497cv/MIPS_Unicycle_Processor.git,2018-04-20 12:25:35+00:00,Mips Unicycle Processor; coded in verilog.,1,4497cv/MIPS_Unicycle_Processor,130358971,Verilog,MIPS_Unicycle_Processor,25114,1,2021-11-05 14:59:04+00:00,[],None
130,https://github.com/dillonhuff/SpecCircuit.git,2018-04-17 06:43:38+00:00,RTL Simulator with Runtime Circuit Specialization,1,dillonhuff/SpecCircuit,129858672,Verilog,SpecCircuit,15574,1,2019-12-06 14:34:03+00:00,[],None
131,https://github.com/jlee167/FPGA_VideoEncryption.git,2018-04-03 16:43:01+00:00,,0,jlee167/FPGA_VideoEncryption,127938597,Verilog,FPGA_VideoEncryption,42109,1,2018-12-13 11:54:21+00:00,[],None
132,https://github.com/DPankoff/FPGATeach.git,2018-04-02 15:45:26+00:00,Примеры работы с Altera Cyclone 4,0,DPankoff/FPGATeach,127777071,Verilog,FPGATeach,3189,1,2018-05-25 21:11:59+00:00,[],None
133,https://github.com/aytung94/DV_S2QED_RISCV.git,2018-04-10 20:59:06+00:00,Verification of RISC-V Processor Core(s) using S2QED.,2,aytung94/DV_S2QED_RISCV,128994245,Verilog,DV_S2QED_RISCV,12529,1,2020-03-24 21:14:04+00:00,[],None
134,https://github.com/Eldhose-K-A/VerilogCodes.git,2018-03-19 18:35:32+00:00,,0,Eldhose-K-A/VerilogCodes,125903687,Verilog,VerilogCodes,6,1,2021-09-30 08:27:47+00:00,[],None
135,https://github.com/JamesNorris/cerebroimagini.git,2018-03-20 19:14:03+00:00,A low-cost fNIR Brain Mapping tool.,0,JamesNorris/cerebroimagini,126069910,Verilog,cerebroimagini,77223,1,2018-04-25 16:39:03+00:00,[],None
136,https://github.com/impakho/CPLD_VGA.git,2018-04-12 07:50:11+00:00,CPLD 实现 VGA 显示的例子，使用 Altera EPM570 测试通过,1,impakho/CPLD_VGA,129213708,Verilog,CPLD_VGA,208,1,2020-11-12 00:09:14+00:00,[],https://api.github.com/licenses/gpl-3.0
137,https://github.com/obergog/DigitalLogic_ReationTimer.git,2018-03-31 19:43:41+00:00,Simple verilog project that turns the MAX10 DE-10 Lite into a reaction timer,0,obergog/DigitalLogic_ReationTimer,127565362,Verilog,DigitalLogic_ReationTimer,15,1,2022-08-16 16:19:12+00:00,[],None
138,https://github.com/akfk/cpu_fourcolors.git,2018-04-09 02:58:33+00:00,,1,akfk/cpu_fourcolors,128706408,Verilog,cpu_fourcolors,616,1,2019-03-22 06:02:11+00:00,[],None
139,https://github.com/jjchico/verilog-simple-calculator-exercise.git,2018-03-17 19:55:06+00:00,Simple calculator exercise. Implement a simple calculator in a development board.,0,jjchico/verilog-simple-calculator-exercise,125664217,Verilog,verilog-simple-calculator-exercise,19,1,2023-01-28 20:35:40+00:00,[],None
140,https://github.com/songfeil/othello.git,2018-03-19 16:48:06+00:00,,0,songfeil/othello,125890603,Verilog,othello,30123,1,2018-04-03 23:42:56+00:00,[],None
141,https://github.com/vipinkmenon/MIPS.git,2018-04-09 13:33:51+00:00,,1,vipinkmenon/MIPS,128776956,Verilog,MIPS,13,1,2018-12-21 23:28:46+00:00,[],None
142,https://github.com/Alexeyzhu/StackCalculator.git,2018-03-22 16:10:43+00:00,,0,Alexeyzhu/StackCalculator,126361888,Verilog,StackCalculator,59,1,2020-03-24 18:58:07+00:00,[],None
143,https://github.com/joycetang10/HW-SW-Optimization.git,2018-03-21 17:14:54+00:00,,0,joycetang10/HW-SW-Optimization,126214681,Verilog,HW-SW-Optimization,479,1,2022-04-29 23:30:26+00:00,"['motion-estimation', 'zedboard', 'fpga', 'xilinx-sdk']",None
144,https://github.com/shohata/RISC-like-CPU.git,2018-03-21 18:03:38+00:00,,2,shohata/RISC-like-CPU,126220620,Verilog,RISC-like-CPU,40,1,2020-12-06 06:52:46+00:00,[],None
145,https://github.com/yukunchen113/SoPC.git,2018-03-17 05:14:14+00:00,Created a system on a programable chip,0,yukunchen113/SoPC,125599060,Verilog,SoPC,12085,1,2022-06-22 22:17:44+00:00,[],None
146,https://github.com/freakin09/Verilog-Runner.git,2018-03-20 03:33:15+00:00,"A game written project in verilog for our CSC258  similar to the popular game ""line runner""",0,freakin09/Verilog-Runner,125955928,Verilog,Verilog-Runner,44,1,2018-11-30 00:03:29+00:00,[],None
147,https://github.com/honsprogram/FPGA-Mojo.git,2018-04-07 06:41:29+00:00,Getting started with Mojo FPGA,0,honsprogram/FPGA-Mojo,128503531,Verilog,FPGA-Mojo,30,1,2023-10-23 14:08:48+00:00,[],None
148,https://github.com/cyanjc321/de0_ghrd_w_FIFO.git,2018-04-04 09:27:53+00:00,Project to pair with fpga-dma module from altera's linux-socfpga,0,cyanjc321/de0_ghrd_w_FIFO,128039656,Verilog,de0_ghrd_w_FIFO,42,1,2018-09-05 01:12:18+00:00,[],None
149,https://github.com/letusiji/CCD_Camera.git,2018-04-17 07:53:55+00:00,,0,letusiji/CCD_Camera,129867586,Verilog,CCD_Camera,1164,1,2020-01-25 09:30:02+00:00,[],None
150,https://github.com/AMahno/Verilog.git,2018-04-15 10:39:55+00:00,KPI Verilog cource repo,0,AMahno/Verilog,129600204,Verilog,Verilog,1415,1,2018-05-24 16:48:01+00:00,[],None
151,https://github.com/aman-goel/verilogbench.git,2018-04-06 22:52:40+00:00,Simple verilog benchmarks,0,aman-goel/verilogbench,128477876,Verilog,verilogbench,12,1,2023-10-03 16:27:55+00:00,[],None
152,https://github.com/harishyvs/ALU-IMPLEMENTATION_XILIX_zedboard.git,2018-03-19 13:13:40+00:00,,0,harishyvs/ALU-IMPLEMENTATION_XILIX_zedboard,125859890,Verilog,ALU-IMPLEMENTATION_XILIX_zedboard,3401,1,2019-08-23 01:09:25+00:00,[],None
153,https://github.com/lonlon11/DODC-5-Implementing-an-ALU--Verilog-.git,2018-04-10 18:34:35+00:00,Course: Design Of Digital Circuits @ ETH Zürich,0,lonlon11/DODC-5-Implementing-an-ALU--Verilog-,128979033,Verilog,DODC-5-Implementing-an-ALU--Verilog-,321,1,2023-02-16 12:55:17+00:00,[],https://api.github.com/licenses/mit
154,https://github.com/sbmpost/6502.git,2018-04-18 17:28:06+00:00,,0,sbmpost/6502,130098456,Verilog,6502,1274,1,2021-07-13 13:08:10+00:00,[],None
155,https://github.com/nathantannar4/VGA-Controller.git,2018-04-14 18:51:56+00:00,A VHDL datapath I implemented to drive a VGA controller to print diagonal lines and triangles from an FPGA,1,nathantannar4/VGA-Controller,129545413,Verilog,VGA-Controller,5926,1,2021-11-01 14:37:26+00:00,[],None
156,https://github.com/mcmasterg/fuji_iie.git,2018-03-20 21:34:37+00:00,Apple ][e implemented in portable HDL,0,mcmasterg/fuji_iie,126085346,Verilog,fuji_iie,91,1,2021-11-09 05:26:31+00:00,[],https://api.github.com/licenses/apache-2.0
157,https://github.com/revaldinho/cpld_breakout.git,2018-03-26 18:40:29+00:00,Various CPLD Breadboard Friendly Breakout Boards,0,revaldinho/cpld_breakout,126873873,Verilog,cpld_breakout,68,1,2020-12-10 12:01:42+00:00,[],https://api.github.com/licenses/gpl-3.0
158,https://github.com/Mario-Zuniga/UART-Full-Duplex.git,2018-04-12 19:04:49+00:00,Verilog code for a UART Rx & Tx,0,Mario-Zuniga/UART-Full-Duplex,129299045,Verilog,UART-Full-Duplex,5,1,2021-08-27 07:02:05+00:00,[],None
159,https://github.com/iuysys/FPGA.git,2018-04-01 06:37:25+00:00,FPGA工程,0,iuysys/FPGA,127604141,Verilog,FPGA,15224,1,2022-10-26 08:02:40+00:00,[],None
160,https://github.com/ayushrath63/VerilogTicTacToe.git,2018-03-29 22:58:32+00:00,Tic Tac Toe game implemented on a Nexys 3 board in verilog,0,ayushrath63/VerilogTicTacToe,127355828,Verilog,VerilogTicTacToe,8577,1,2018-12-13 05:25:16+00:00,[],None
161,https://github.com/Serede/sdnet-filters.git,2018-04-04 11:17:01+00:00,SDNet and HDL Implementation Sources for various Packet Filters.,0,Serede/sdnet-filters,128051521,Verilog,sdnet-filters,14,1,2021-11-22 03:03:04+00:00,[],https://api.github.com/licenses/gpl-3.0
162,https://github.com/Digilent/Arty-A7-100-Pmod-I2S2.git,2018-04-04 17:10:52+00:00,,0,Digilent/Arty-A7-100-Pmod-I2S2,128094701,Verilog,Arty-A7-100-Pmod-I2S2,28,1,2023-09-13 10:20:55+00:00,[],None
163,https://github.com/anantanurag/CSF342-16bit-Proc.git,2018-03-26 07:36:51+00:00,16 Bit RISC Processor,0,anantanurag/CSF342-16bit-Proc,126791278,Verilog,CSF342-16bit-Proc,3175,1,2018-05-29 09:04:02+00:00,[],https://api.github.com/licenses/gpl-3.0
164,https://github.com/ketchup1128/Vcode.git,2018-04-20 02:22:24+00:00,DNN_PE,0,ketchup1128/Vcode,130297122,Verilog,Vcode,12,1,2023-10-10 06:47:02+00:00,[],None
165,https://github.com/matshg/fpga_accelerometer.git,2018-04-18 18:32:23+00:00,ADXL362 Accelerometer xyzt data to 7 segment display,1,matshg/fpga_accelerometer,130105818,Verilog,fpga_accelerometer,1748,1,2023-02-06 07:33:08+00:00,[],None
166,https://github.com/Spraveennaik/The-FIFO-Memory.git,2018-04-14 07:22:34+00:00,,0,Spraveennaik/The-FIFO-Memory,129492448,Verilog,The-FIFO-Memory,80,1,2023-11-28 02:55:16+00:00,[],None
167,https://github.com/ali-raheem/partsbin.git,2018-03-19 22:14:27+00:00,Verilog tool chest,2,ali-raheem/partsbin,125927162,Verilog,partsbin,5695,1,2024-01-07 19:58:41+00:00,[],https://api.github.com/licenses/apache-2.0
168,https://github.com/cgrundey/DDI_P2.git,2018-03-23 16:45:48+00:00,"Verilog 6-bit counter, BCD-Binary converter, Binary-BCD converter, 12-bit register, transmit/receive system using these parts",0,cgrundey/DDI_P2,126513354,Verilog,DDI_P2,3421,1,2020-06-19 15:50:13+00:00,[],None
169,https://github.com/ChrisBackhaus/32BitDaddaMultiplierVivadoCode.git,2018-04-12 05:31:44+00:00,32Bit Dadda Multiplier in Verilog,0,ChrisBackhaus/32BitDaddaMultiplierVivadoCode,129198239,Verilog,32BitDaddaMultiplierVivadoCode,1521,1,2023-02-23 02:29:56+00:00,[],None
170,https://github.com/sahaj1997/Verilog-CODES.git,2018-03-30 23:55:05+00:00,This a collection of my verilog codes,0,sahaj1997/Verilog-CODES,127483289,Verilog,Verilog-CODES,215,1,2019-04-25 00:28:23+00:00,[],None
171,https://github.com/whqamm/RISC-V_Practice.git,2018-04-01 11:44:03+00:00,A practice for RISC-V,0,whqamm/RISC-V_Practice,127624139,Verilog,RISC-V_Practice,2432,1,2018-04-21 13:12:13+00:00,[],None
172,https://github.com/Nicu1309/dual-potato.git,2018-04-19 13:57:17+00:00,A humble try to get involved into making a dual core from Ariane 6-stage core https://github.com/pulp-platform/ariane without success,0,Nicu1309/dual-potato,130223767,Verilog,dual-potato,51,1,2018-07-01 14:34:02+00:00,[],
173,https://github.com/ayush210/Processor.git,2018-04-11 18:31:24+00:00,32-Bit Processor Code With 5 stage pipeline   ,1,ayush210/Processor,129137539,Verilog,Processor,4544,1,2019-09-05 18:27:59+00:00,[],None
174,https://github.com/WXLyndon/CSC258-Project-Flappy-Bird-Verilog-.git,2018-04-06 01:51:59+00:00,Flappy bird using verilog on DE1-SOC,0,WXLyndon/CSC258-Project-Flappy-Bird-Verilog-,128285277,Verilog,CSC258-Project-Flappy-Bird-Verilog-,15178,1,2019-06-11 11:22:46+00:00,[],None
175,https://github.com/Roboy/roboy_sno.git,2018-03-20 00:11:48+00:00,Altera 10M16SAU169C8G custom fpga board with esp8266-e12,0,Roboy/roboy_sno,125936604,Verilog,roboy_sno,13019,1,2021-09-22 06:34:11+00:00,[],https://api.github.com/licenses/bsd-3-clause
176,https://github.com/Rhapso/Full-search-block-matching.git,2018-03-21 09:03:01+00:00,,1,Rhapso/Full-search-block-matching,126151175,Verilog,Full-search-block-matching,215,1,2019-08-06 05:48:04+00:00,[],None
177,https://github.com/vipinkmenon/DiseaseModel.git,2018-03-22 08:23:01+00:00,,0,vipinkmenon/DiseaseModel,126303038,Verilog,DiseaseModel,15,1,2018-12-21 23:29:00+00:00,[],None
178,https://github.com/ankitakash2007/COL216_LabAssignments.git,2018-04-20 08:09:13+00:00, Lab assignments from Computer Architecture,0,ankitakash2007/COL216_LabAssignments,130330813,Verilog,COL216_LabAssignments,204,1,2022-03-22 14:26:57+00:00,[],None
179,https://github.com/DingShizhe/simple-riscv-cpus.git,2018-04-19 09:04:52+00:00,An unfinished computer-organization-experiment in summer 2017,0,DingShizhe/simple-riscv-cpus,130188694,Verilog,simple-riscv-cpus,169,1,2018-05-19 01:45:41+00:00,[],None
180,https://github.com/wangdec/Modesim_SPI.git,2018-03-27 10:30:37+00:00,SPI test,0,wangdec/Modesim_SPI,126970208,Verilog,Modesim_SPI,9,1,2018-09-14 14:29:03+00:00,[],None
181,https://github.com/x-tit/ARM9_tiny.git,2018-04-08 14:46:49+00:00,,1,x-tit/ARM9_tiny,128651305,Verilog,ARM9_tiny,17,1,2019-09-20 03:56:45+00:00,[],None
182,https://github.com/belaltaher8/Pipelined-Processor.git,2018-04-12 21:27:33+00:00,"Created pipelined, 32-bit processing core; can fetch, decode, and execute 16 unique instructions; complete with hazard, bypassing, and stall logic.",0,belaltaher8/Pipelined-Processor,129313055,Verilog,Pipelined-Processor,16060,1,2024-01-15 02:07:11+00:00,[],None
183,https://github.com/prateekmohan1/dCache.git,2018-03-21 15:33:17+00:00,,0,prateekmohan1/dCache,126200897,Verilog,dCache,18,0,2018-03-25 01:27:36+00:00,[],None
184,https://github.com/EricBzr/Legv8_Verilog_Project.git,2018-03-27 06:27:17+00:00,,1,EricBzr/Legv8_Verilog_Project,126939358,Verilog,Legv8_Verilog_Project,1809,0,2018-03-27 06:37:26+00:00,[],None
185,https://github.com/junyoungkim22/architecture_lab4.git,2018-03-23 06:57:16+00:00,multi-cycle cpu,0,junyoungkim22/architecture_lab4,126445440,Verilog,architecture_lab4,72,0,2018-04-02 08:15:33+00:00,[],None
186,https://github.com/ewchristians/ECE552-Project.git,2018-03-18 23:46:32+00:00,,0,ewchristians/ECE552-Project,125778312,Verilog,ECE552-Project,79,0,2018-03-19 03:06:48+00:00,[],None
187,https://github.com/karally/Snake.git,2018-03-24 16:05:49+00:00,Snake game in Verilog,0,karally/Snake,126616266,Verilog,Snake,10,0,2018-10-17 02:10:31+00:00,[],None
188,https://github.com/HeHaowei/EE2026-project.git,2018-03-24 06:42:20+00:00,EE2026 project,0,HeHaowei/EE2026-project,126573310,Verilog,EE2026-project,8,0,2020-09-17 14:03:21+00:00,[],None
189,https://github.com/axelarati/Pong.git,2018-03-17 21:41:06+00:00,,0,axelarati/Pong,125671190,Verilog,Pong,44,0,2018-04-05 13:47:22+00:00,[],None
190,https://github.com/ewh010/testingStringPrinting.git,2018-03-29 17:08:29+00:00,,0,ewh010/testingStringPrinting,127322604,Verilog,testingStringPrinting,898,0,2018-03-29 21:17:43+00:00,[],None
191,https://github.com/jehul/m152a.git,2018-04-17 00:43:06+00:00,,0,jehul/m152a,129823755,Verilog,m152a,5,0,2018-04-18 01:12:54+00:00,[],None
192,https://github.com/akellag/Course-Work-SV.git,2018-04-17 22:45:39+00:00,SV,0,akellag/Course-Work-SV,129973551,Verilog,Course-Work-SV,69,0,2018-04-17 22:50:25+00:00,[],https://api.github.com/licenses/mit
193,https://github.com/veritas-verilog/full_adder.git,2018-04-08 18:18:57+00:00,A simple full adder verilog module,1,veritas-verilog/full_adder,128669273,Verilog,full_adder,5,0,2018-04-12 05:38:36+00:00,[],None
194,https://github.com/mtlang/project_552.git,2018-04-07 17:04:57+00:00,,0,mtlang/project_552,128549997,Verilog,project_552,3085,0,2018-05-01 19:49:53+00:00,[],None
195,https://github.com/uriakua/Prac2.git,2018-04-09 01:04:35+00:00,,0,uriakua/Prac2,128695855,Verilog,Prac2,3858,0,2018-04-19 14:13:37+00:00,[],None
196,https://github.com/kacper-ka/picodevel-hw.git,2018-04-08 22:06:31+00:00,,0,kacper-ka/picodevel-hw,128685767,Verilog,picodevel-hw,86,0,2018-04-08 22:19:30+00:00,[],None
197,https://github.com/northfoxz/verilog_spi.git,2018-04-09 16:07:47+00:00,simple spi implementation in verilog,0,northfoxz/verilog_spi,128798769,Verilog,verilog_spi,2,0,2020-11-27 09:30:03+00:00,[],https://api.github.com/licenses/mit
198,https://github.com/A7medBahgat/PCI-Arbiter-verilog-.git,2018-04-11 21:15:17+00:00,,0,A7medBahgat/PCI-Arbiter-verilog-,129154974,Verilog,PCI-Arbiter-verilog-,4,0,2018-04-11 21:18:58+00:00,[],None
199,https://github.com/wivill/ie0523.git,2018-04-11 21:16:05+00:00,Repositorio de tareas y proyectos de Circuitos Digitales II,0,wivill/ie0523,129155059,Verilog,ie0523,747,0,2018-07-04 14:31:21+00:00,[],https://api.github.com/licenses/gpl-2.0
200,https://github.com/StarrionT/DigitalDesignLaboratory.git,2018-04-12 22:18:11+00:00,For CSM152A,0,StarrionT/DigitalDesignLaboratory,129317088,Verilog,DigitalDesignLaboratory,1044,0,2018-04-13 00:58:49+00:00,[],None
201,https://github.com/vdubikhin/ModelGenExperiments.git,2018-04-13 18:17:47+00:00,A testbench for generating experiments for ModelGen.,0,vdubikhin/ModelGenExperiments,129438561,Verilog,ModelGenExperiments,19,0,2018-04-13 18:55:11+00:00,[],None
202,https://github.com/ryanmjacobs/fpcvt.git,2018-04-11 04:05:42+00:00,"UCLA, CS 152A",0,ryanmjacobs/fpcvt,129032647,Verilog,fpcvt,225,0,2021-04-20 19:33:06+00:00,[],None
203,https://github.com/kendricklau/USBEncryptor.git,2018-04-03 18:13:01+00:00,ECE337 Repository for Final Project,0,kendricklau/USBEncryptor,127949466,Verilog,USBEncryptor,9610,0,2019-01-10 22:50:55+00:00,[],None
204,https://github.com/leoouyang/CSC258.git,2018-04-03 00:44:32+00:00,Computer Organization,0,leoouyang/CSC258,127829484,Verilog,CSC258,11319,0,2018-04-03 00:47:22+00:00,[],None
205,https://github.com/sandrosalvato94/MyDLX.git,2018-03-19 16:10:43+00:00,,0,sandrosalvato94/MyDLX,125885775,Verilog,MyDLX,222204,0,2023-01-28 19:58:41+00:00,[],None
206,https://github.com/skyking94/atmega169.git,2018-03-22 22:37:45+00:00,Soft Core for ATMEL ATmega 169 Microcontroller,0,skyking94/atmega169,126403044,Verilog,atmega169,3,0,2018-04-01 14:29:27+00:00,[],None
207,https://github.com/stangs56/MIPS.git,2018-03-27 19:00:40+00:00,A MIPS CPU designed in verilog,0,stangs56/MIPS,127033013,Verilog,MIPS,66,0,2018-05-18 04:27:55+00:00,[],None
208,https://github.com/trey-robinson/cscb58-final.git,2018-03-28 15:20:16+00:00,Git repository for the final project,0,trey-robinson/cscb58-final,127159939,Verilog,cscb58-final,66,0,2018-04-07 00:33:13+00:00,[],None
209,https://github.com/HongmingHUANG/Pipeline-CPU.git,2018-03-21 00:06:32+00:00,,0,HongmingHUANG/Pipeline-CPU,126098657,Verilog,Pipeline-CPU,60,0,2018-03-21 00:14:44+00:00,[],None
210,https://github.com/Maggie1218/Arqui_pr2.git,2018-03-20 19:16:02+00:00,,0,Maggie1218/Arqui_pr2,126070145,Verilog,Arqui_pr2,583,0,2018-04-18 02:08:51+00:00,[],None
211,https://github.com/Lexuil/lm32-rubikbot.git,2018-03-31 04:27:48+00:00,,0,Lexuil/lm32-rubikbot,127498709,Verilog,lm32-rubikbot,45340,0,2019-06-22 06:21:27+00:00,[],None
212,https://github.com/ahmedatef935/Mips-Processor-InVerliog.git,2018-03-26 16:24:00+00:00,,0,ahmedatef935/Mips-Processor-InVerliog,126857091,Verilog,Mips-Processor-InVerliog,18,0,2018-03-26 16:46:21+00:00,[],https://api.github.com/licenses/agpl-3.0
213,https://github.com/karan925/cmpe140.git,2018-04-10 18:52:27+00:00,,0,karan925/cmpe140,128981080,Verilog,cmpe140,1416,0,2018-04-12 20:45:38+00:00,[],None
214,https://github.com/Moribund7/FPGA.git,2018-04-10 12:07:12+00:00,,0,Moribund7/FPGA,128926541,Verilog,FPGA,74385,0,2018-11-22 21:40:05+00:00,[],None
215,https://github.com/mobiuseven/calculator.git,2018-04-09 12:47:05+00:00,導入ゼミ　課題,0,mobiuseven/calculator,128770505,Verilog,calculator,4,0,2018-04-16 09:06:49+00:00,[],None
216,https://github.com/ReillyLau/DES.git,2018-04-14 14:00:59+00:00,,0,ReillyLau/DES,129522172,Verilog,DES,12,0,2018-04-19 10:29:35+00:00,[],None
217,https://github.com/souravdencku/Kintex_7_GTX.git,2018-04-16 05:56:31+00:00,,0,souravdencku/Kintex_7_GTX,129691894,Verilog,Kintex_7_GTX,84,0,2018-04-16 06:14:27+00:00,[],None
218,https://github.com/jfsancho/Proc_Vec_ACII.git,2018-04-06 04:19:32+00:00,,0,jfsancho/Proc_Vec_ACII,128323188,Verilog,Proc_Vec_ACII,13476,0,2018-04-19 05:29:38+00:00,[],None
219,https://github.com/hsiangawang/Computer-Architecture.git,2018-04-03 14:55:04+00:00,,0,hsiangawang/Computer-Architecture,127924769,Verilog,Computer-Architecture,6261,0,2020-05-30 10:06:33+00:00,[],None
220,https://github.com/GANGE666/MIPS-Cup-Verilog.git,2018-04-03 09:41:43+00:00,,0,GANGE666/MIPS-Cup-Verilog,127885958,Verilog,MIPS-Cup-Verilog,22,0,2018-05-04 11:39:25+00:00,[],None
221,https://github.com/gyacynuk/csc258-piano-tiles.git,2018-03-19 17:33:03+00:00,,0,gyacynuk/csc258-piano-tiles,125896088,Verilog,csc258-piano-tiles,198,0,2018-10-12 18:49:48+00:00,[],None
222,https://github.com/cuclaoliu/wave_gen.git,2018-04-01 10:16:12+00:00,Simple wave generator with nios on DE2-115,0,cuclaoliu/wave_gen,127618345,Verilog,wave_gen,53409,0,2018-04-01 11:59:50+00:00,[],None
223,https://github.com/zhaoxrthu/cpu.git,2018-04-17 03:35:14+00:00,使用verilog语言和可编程电路，实现了一个基础的可以处理MIPS指令的单周期CPU，并进一步改进为流水线CPU,2,zhaoxrthu/cpu,129841309,Verilog,cpu,57,0,2019-11-16 07:18:43+00:00,[],None
224,https://github.com/ramkbhattarai94/Ultrasonic-Sensor.git,2018-04-05 23:41:55+00:00,,0,ramkbhattarai94/Ultrasonic-Sensor,128276399,Verilog,Ultrasonic-Sensor,15,0,2018-04-05 23:44:33+00:00,[],https://api.github.com/licenses/gpl-3.0
225,https://github.com/rajatsarkari/Amba-axi.git,2018-04-06 10:51:18+00:00,,0,rajatsarkari/Amba-axi,128382941,Verilog,Amba-axi,7,0,2018-04-06 10:54:46+00:00,[],None
226,https://github.com/vincentxu1998/TicTacToe.git,2018-03-31 18:56:33+00:00,CSC Project,0,vincentxu1998/TicTacToe,127561855,Verilog,TicTacToe,8713,0,2018-04-01 00:44:30+00:00,[],None
227,https://github.com/rubiotorres/laoc-pratica2.git,2018-04-13 19:52:32+00:00,Processor design done in verilog,0,rubiotorres/laoc-pratica2,129447112,Verilog,laoc-pratica2,458,0,2018-07-10 00:24:11+00:00,[],https://api.github.com/licenses/mit
228,https://github.com/zaitera/OAC-Labs.git,2018-04-14 03:27:02+00:00,Our Workspace of Laboratory of Computer Organization and Architecture.,0,zaitera/OAC-Labs,129477473,Verilog,OAC-Labs,485984,0,2018-07-06 02:24:05+00:00,[],None
229,https://github.com/bauman-robotics/FPGA_ping_pong_de0_nano_soc.git,2018-04-19 14:48:09+00:00,,0,bauman-robotics/FPGA_ping_pong_de0_nano_soc,130230919,Verilog,FPGA_ping_pong_de0_nano_soc,10,0,2018-04-20 12:44:35+00:00,[],None
230,https://github.com/philpinola1/cpen_final.git,2018-04-19 12:48:55+00:00,,0,philpinola1/cpen_final,130214756,Verilog,cpen_final,387,0,2018-04-19 12:49:19+00:00,[],None
231,https://github.com/robcala14/Assignment4_EE480.git,2018-04-17 17:28:35+00:00,,1,robcala14/Assignment4_EE480,129941255,Verilog,Assignment4_EE480,56,0,2018-05-02 22:50:10+00:00,[],None
232,https://github.com/SleepBook/toyMIPS.git,2018-04-17 17:28:48+00:00,Toy Project for my Undergraduate Computer Organization Course,0,SleepBook/toyMIPS,129941277,Verilog,toyMIPS,86,0,2018-04-17 17:31:15+00:00,[],None
233,https://github.com/wintermao/Doc.git,2018-04-19 05:59:37+00:00,documents ,0,wintermao/Doc,130166037,Verilog,Doc,70183,0,2018-08-06 13:16:10+00:00,[],None
234,https://github.com/matheusmstos/LAOC2-Processador2.git,2018-04-16 22:42:33+00:00,"Esse é o meu segundo Trabalho Pratico de Arquitetura e Organização de Computadores 2. É um projeto de um processador, segundo o pdf em verilog.",0,matheusmstos/LAOC2-Processador2,129814635,Verilog,LAOC2-Processador2,213,0,2018-04-27 19:45:59+00:00,[],None
235,https://github.com/cgrundey/cgrundey_P3B.git,2018-04-16 21:47:24+00:00,Finite State Machine,0,cgrundey/cgrundey_P3B,129809901,Verilog,cgrundey_P3B,8474,0,2018-04-16 21:52:40+00:00,[],None
236,https://github.com/bauman-robotics/FPGA_VGA_2.git,2018-04-17 17:47:36+00:00,"https://marsohod.org/projects/plata1/134-colortennis     for DE0-NANO SOC,  Cyclone 5",0,bauman-robotics/FPGA_VGA_2,129943404,Verilog,FPGA_VGA_2,10518,0,2018-04-19 14:31:05+00:00,[],None
237,https://github.com/sherlockxing/VHDL-Verilog.git,2018-04-16 14:39:43+00:00,,0,sherlockxing/VHDL-Verilog,129757994,Verilog,VHDL-Verilog,3635,0,2019-01-03 12:45:01+00:00,[],None
238,https://github.com/mitvmorabia/32-bit-IFFT.git,2018-04-09 21:40:05+00:00,"RTL design implementation of 32 bit IFFT to meet speed 250 Mhz, pre-synthesis and post synthesis, and STA.",2,mitvmorabia/32-bit-IFFT,128837028,Verilog,32-bit-IFFT,13,0,2018-04-09 21:41:03+00:00,[],None
239,https://github.com/akw68/Registers.git,2018-04-17 22:42:44+00:00,All register architectures for research project,0,akw68/Registers,129973351,Verilog,Registers,2398,0,2018-04-17 22:46:45+00:00,[],None
240,https://github.com/Natemen96/Web-Controlled-Dog-Feeder.git,2018-04-02 19:39:46+00:00,Web Controlled Dog Feeder Project done for URI ELE408 - Computer Organization 2018. ,0,Natemen96/Web-Controlled-Dog-Feeder,127803821,Verilog,Web-Controlled-Dog-Feeder,6208,0,2020-06-01 23:39:08+00:00,"['pet', 'dog-bowl', 'feed', 'bowl']",None
241,https://github.com/JorgeMunozTaylor/4-bit-shifting-register.git,2018-04-05 16:24:18+00:00,Basic logic circuits created in a HDL,0,JorgeMunozTaylor/4-bit-shifting-register,128233135,Verilog,4-bit-shifting-register,42,0,2018-05-22 00:51:05+00:00,[],None
242,https://github.com/wempem/Portfolio330.git,2018-04-05 21:15:25+00:00,,0,wempem/Portfolio330,128265124,Verilog,Portfolio330,702,0,2018-04-07 18:26:48+00:00,[],None
243,https://github.com/charlyalvarez10/PRACTICA2.git,2018-04-13 00:13:12+00:00,Repositorio para PRACTICA 2 Arquitectura de Computadoras,0,charlyalvarez10/PRACTICA2,129325028,Verilog,PRACTICA2,21,0,2018-04-17 07:29:44+00:00,[],None
244,https://github.com/crisrivlop/mips-microprocessor.git,2018-04-11 17:08:26+00:00,Este proyecto es un microprocesador de instrucciones mips escrito en verilog.,0,crisrivlop/mips-microprocessor,129127690,Verilog,mips-microprocessor,33,0,2018-04-13 10:12:11+00:00,[],https://api.github.com/licenses/gpl-3.0
245,https://github.com/jasonRsheetz/ECE3740_Design4.git,2018-04-19 03:07:16+00:00,,1,jasonRsheetz/ECE3740_Design4,130151956,Verilog,ECE3740_Design4,3208,0,2018-04-19 17:56:19+00:00,[],None
246,https://github.com/whattheheoxd/FullCalculator.git,2018-04-20 19:02:58+00:00,"Pipeline multiplication, CLA",0,whattheheoxd/FullCalculator,130403138,Verilog,FullCalculator,15,0,2018-04-20 19:04:00+00:00,[],None
247,https://github.com/joh0531/cse20221finalproject.git,2018-04-18 19:47:41+00:00,,0,joh0531/cse20221finalproject,130114047,Verilog,cse20221finalproject,189,0,2018-05-02 21:40:15+00:00,[],None
248,https://github.com/victoriannelamp/460mlab6_final.git,2018-04-20 23:11:12+00:00,lets not kill github again lol,0,victoriannelamp/460mlab6_final,130421635,Verilog,460mlab6_final,318,0,2018-04-24 01:17:36+00:00,[],None
249,https://github.com/cjan957/701-Project.git,2018-03-21 03:49:56+00:00,,0,cjan957/701-Project,126120189,Verilog,701-Project,192574,0,2019-06-01 05:20:32+00:00,[],None
250,https://github.com/mchaudhery/Car-Racing-Game---Verilog.git,2018-03-24 03:30:28+00:00,,0,mchaudhery/Car-Racing-Game---Verilog,126562531,Verilog,Car-Racing-Game---Verilog,3441,0,2018-03-24 03:33:06+00:00,[],None
251,https://github.com/Shadolio/ca-mips.git,2018-03-29 08:22:43+00:00,Simulating a 32-bits single-piepline MIPS processor.,0,Shadolio/ca-mips,127260555,Verilog,ca-mips,1686,0,2023-01-28 17:04:21+00:00,['mips-processor'],None
252,https://github.com/iterator03/RISC_processor.git,2018-04-02 04:58:09+00:00,RISC Processor which can perform Arithmetic and Logical Operations which will be implemented on FPGA.,1,iterator03/RISC_processor,127704479,Verilog,RISC_processor,6,0,2018-04-02 05:24:54+00:00,[],None
253,https://github.com/parthkalgaonkar/read_spi_1.0.git,2018-04-08 10:07:09+00:00,,0,parthkalgaonkar/read_spi_1.0,128627684,Verilog,read_spi_1.0,27,0,2018-04-08 10:08:52+00:00,[],None
254,https://github.com/kianadk/cs_m152a.git,2018-04-09 21:16:13+00:00,CS M152A,0,kianadk/cs_m152a,128834807,Verilog,cs_m152a,5876,0,2018-06-05 18:53:51+00:00,[],None
255,https://github.com/przemaz764/IEC61131-based-PLC-with-HMI-Operator-Panel.git,2018-04-09 22:07:32+00:00,,1,przemaz764/IEC61131-based-PLC-with-HMI-Operator-Panel,128839410,Verilog,IEC61131-based-PLC-with-HMI-Operator-Panel,12914,0,2018-04-10 16:25:25+00:00,[],None
256,https://github.com/wilsmer/Bachelorarbeit.git,2018-03-17 09:11:27+00:00,,0,wilsmer/Bachelorarbeit,125613289,Verilog,Bachelorarbeit,61323,0,2018-05-02 09:54:32+00:00,[],None
257,https://github.com/Pincinato/LowPowerMicroeletronics.git,2018-03-18 14:59:48+00:00,Repository for the subject of low power microeletronics,0,Pincinato/LowPowerMicroeletronics,125736234,Verilog,LowPowerMicroeletronics,8602,0,2018-04-20 13:01:13+00:00,[],None
258,https://github.com/FezImSorry/Verilog_Tic-Tac-Toe.git,2018-03-18 19:32:13+00:00,Tic-Tac-Toe game programmed in the Verilog Hardware Description Language (tested on Altera DE2),0,FezImSorry/Verilog_Tic-Tac-Toe,125760346,Verilog,Verilog_Tic-Tac-Toe,1143,0,2018-03-20 04:30:53+00:00,[],None
259,https://github.com/corecode/uart-led-matrix.git,2018-03-28 12:10:52+00:00,,0,corecode/uart-led-matrix,127134724,Verilog,uart-led-matrix,18,0,2018-03-28 12:11:26+00:00,[],None
260,https://github.com/tony2037/Lab3.git,2018-03-22 07:40:40+00:00,VlSI_LAB3,0,tony2037/Lab3,126297849,Verilog,Lab3,1924,0,2022-05-09 03:58:54+00:00,[],None
261,https://github.com/wshaw208/ECE310.git,2018-03-21 19:54:02+00:00,Digital Logic Design,0,wshaw208/ECE310,126232926,Verilog,ECE310,327,0,2021-10-04 04:40:28+00:00,[],None
262,https://github.com/jasonRsheetz/ECE3740_Design3.git,2018-04-07 03:05:47+00:00,,0,jasonRsheetz/ECE3740_Design3,128491502,Verilog,ECE3740_Design3,4,0,2018-04-12 08:25:24+00:00,[],None
263,https://github.com/MENGZHEGENG/CSCB58FinalProject.git,2018-04-06 22:31:32+00:00,UTSC CSCB  Final Project 2018 Winter,1,MENGZHEGENG/CSCB58FinalProject,128476595,Verilog,CSCB58FinalProject,8,0,2018-04-06 22:43:36+00:00,[],None
264,https://github.com/huifung96/CSCB58.git,2018-04-08 02:00:37+00:00,,0,huifung96/CSCB58,128586454,Verilog,CSCB58,8,0,2018-04-09 03:23:27+00:00,[],None
265,https://github.com/wenalan123/Greedy_snake_key.git,2018-04-12 08:33:12+00:00,,0,wenalan123/Greedy_snake_key,129219237,Verilog,Greedy_snake_key,210,0,2018-04-12 08:35:51+00:00,[],None
266,https://github.com/wenalan123/Greedy_snake_IR.git,2018-04-12 08:22:49+00:00,,0,wenalan123/Greedy_snake_IR,129217873,Verilog,Greedy_snake_IR,216,0,2018-04-12 08:29:29+00:00,[],None
267,https://github.com/joshsherc/FPGA-Switch-Keyboard.git,2018-03-20 22:10:05+00:00,,0,joshsherc/FPGA-Switch-Keyboard,126088957,Verilog,FPGA-Switch-Keyboard,24,0,2018-03-20 22:14:19+00:00,[],None
268,https://github.com/luckyv92/CSCB58-Project---Whack-A-Mole.git,2018-04-01 20:20:30+00:00,Verilog files for the CSCB58 final project.,0,luckyv92/CSCB58-Project---Whack-A-Mole,127668260,Verilog,CSCB58-Project---Whack-A-Mole,4758,0,2018-04-01 22:01:23+00:00,['verilog'],None
269,https://github.com/praveenkhemalapure/CNN-3-layered-design.git,2018-04-01 06:09:54+00:00,,0,praveenkhemalapure/CNN-3-layered-design,127602445,Verilog,CNN-3-layered-design,342,0,2018-04-01 06:20:10+00:00,[],None
270,https://github.com/henrique-mariano/TrabalhosOAC.git,2018-04-17 02:46:00+00:00,,0,henrique-mariano/TrabalhosOAC,129836134,Verilog,TrabalhosOAC,448517,0,2018-08-06 03:43:38+00:00,[],None
271,https://github.com/milenalamp/sistemas_digitais_2018.1.git,2018-04-13 00:46:07+00:00,,0,milenalamp/sistemas_digitais_2018.1,129327188,Verilog,sistemas_digitais_2018.1,1,0,2018-06-30 17:31:27+00:00,[],None
272,https://github.com/huangjundashuaige/little_assembly.git,2018-04-12 15:12:02+00:00,,0,huangjundashuaige/little_assembly,129270343,Verilog,little_assembly,32,0,2018-09-07 10:10:46+00:00,[],None
273,https://github.com/CyanSong/IC_project.git,2018-03-29 10:16:24+00:00,This is for IC project course.,0,CyanSong/IC_project,127274601,Verilog,IC_project,115,0,2018-04-24 15:11:05+00:00,[],None
274,https://github.com/mafuvadze/350-project.git,2018-04-02 04:08:46+00:00,,0,mafuvadze/350-project,127701222,Verilog,350-project,3448,0,2018-04-18 04:20:26+00:00,[],None
275,https://github.com/jdmel/ee260-lab-6-doesthatmakesense.git,2018-04-02 03:48:11+00:00,ee260-lab-6-doesthatmakesense created by GitHub Classroom,0,jdmel/ee260-lab-6-doesthatmakesense,127699643,Verilog,ee260-lab-6-doesthatmakesense,559,0,2019-02-21 02:07:09+00:00,[],None
276,https://github.com/saladcat/computer_org.git,2018-04-14 10:07:33+00:00,,0,saladcat/computer_org,129505403,Verilog,computer_org,8,0,2018-05-05 10:57:30+00:00,[],None
277,https://github.com/whattheheoxd/MIPSProcessor.git,2018-04-20 18:50:06+00:00,Verilog w/FPGA verification,0,whattheheoxd/MIPSProcessor,130401963,Verilog,MIPSProcessor,6,0,2018-04-20 18:54:00+00:00,[],None
278,https://github.com/linkuri267/morse-code-decoder.git,2018-04-20 02:05:06+00:00,Verilog implementation of a Morse Code Decoder,0,linkuri267/morse-code-decoder,130295239,Verilog,morse-code-decoder,14,0,2024-04-09 06:31:53+00:00,[],None
279,https://github.com/AlexOnTheStorm/Raman.git,2018-03-21 19:54:36+00:00,,0,AlexOnTheStorm/Raman,126232991,Verilog,Raman,71491,0,2018-06-28 09:08:18+00:00,[],None
280,https://github.com/little-arhat/fpga-playground.git,2018-04-10 21:54:19+00:00,playing with fpga deveploment,0,little-arhat/fpga-playground,128999373,Verilog,fpga-playground,6,0,2018-04-15 13:26:32+00:00,[],None
281,https://github.com/ryanWang2018/cscb58-woodcutter.git,2018-04-04 19:41:27+00:00,,0,ryanWang2018/cscb58-woodcutter,128112652,Verilog,cscb58-woodcutter,7,0,2018-04-04 19:47:48+00:00,[],None
282,https://github.com/wenalan123/IR.git,2018-04-04 03:01:36+00:00,基于FPGA的红外解码实验,0,wenalan123/IR,127999102,Verilog,IR,851,0,2018-04-04 13:48:13+00:00,[],None
283,https://github.com/Birathan/hanoi.git,2018-04-08 19:01:43+00:00,,0,Birathan/hanoi,128672690,Verilog,hanoi,40,0,2018-04-08 19:55:27+00:00,[],None
284,https://github.com/linhuiyi123/doc.git,2018-04-12 01:27:50+00:00,,0,linhuiyi123/doc,129174995,Verilog,doc,2,0,2018-10-31 01:28:14+00:00,[],None
285,https://github.com/nicholas0417/AlteraDE1-board-Assembly.git,2018-03-19 09:19:16+00:00,,0,nicholas0417/AlteraDE1-board-Assembly,125831909,Verilog,AlteraDE1-board-Assembly,2902,0,2018-03-19 09:28:36+00:00,[],None
286,https://github.com/HappyDaddy0320/kick-off.git,2018-03-19 02:56:07+00:00,"This is happydaddy's first github repository,just for a try.",0,HappyDaddy0320/kick-off,125793276,Verilog,kick-off,1,0,2018-03-19 03:00:04+00:00,[],None
287,https://github.com/ewh010/testStringPrint.git,2018-03-29 23:03:18+00:00,,0,ewh010/testStringPrint,127356169,Verilog,testStringPrint,958,0,2018-03-30 00:47:30+00:00,[],None
288,https://github.com/ysghost/lut_check.git,2018-03-31 10:52:53+00:00,,0,ysghost/lut_check,127523892,Verilog,lut_check,2,0,2018-03-31 11:54:40+00:00,[],None
289,https://github.com/rajatsarkari/Verilog.git,2018-04-02 11:29:37+00:00,,0,rajatsarkari/Verilog,127747363,Verilog,Verilog,525,0,2018-04-07 10:03:24+00:00,[],None
290,https://github.com/Osal222/EE480-Assignment-3.git,2018-03-28 19:00:01+00:00,,0,Osal222/EE480-Assignment-3,127185257,Verilog,EE480-Assignment-3,15,0,2018-04-06 18:24:55+00:00,[],None
291,https://github.com/DFC-OpenSource/PCIe_Mem.git,2018-03-29 05:26:25+00:00,emulate memory management policy on fpga and map the PCIe attached memory to host space,0,DFC-OpenSource/PCIe_Mem,127240850,Verilog,PCIe_Mem,4621,0,2022-01-21 07:44:28+00:00,[],https://api.github.com/licenses/gpl-3.0
292,https://github.com/ng201/logi-pi.git,2018-03-29 05:34:53+00:00,LOGI Pi Verilog projects,0,ng201/logi-pi,127241521,Verilog,logi-pi,138,0,2018-03-29 09:30:05+00:00,[],https://api.github.com/licenses/gpl-3.0
293,https://github.com/donaldvenus/EE480Assignment4.git,2018-04-16 18:34:15+00:00,,0,donaldvenus/EE480Assignment4,129788809,Verilog,EE480Assignment4,29,0,2018-04-30 18:46:41+00:00,[],None
294,https://github.com/lonlon11/DODC-6-ALU-Testbench--Verilog-.git,2018-04-17 16:27:50+00:00,Course: Design Of Digital Circuits @ ETH Zürich,0,lonlon11/DODC-6-ALU-Testbench--Verilog-,129934093,Verilog,DODC-6-ALU-Testbench--Verilog-,675,0,2023-01-28 17:09:57+00:00,[],https://api.github.com/licenses/mit
295,https://github.com/pxcland/SSG.git,2018-03-18 16:06:20+00:00,FPGA Based 4 Channel Wavetable Synthesizer,0,pxcland/SSG,125742950,Verilog,SSG,9,0,2018-03-18 17:09:54+00:00,[],https://api.github.com/licenses/mit
296,https://github.com/rajitaaa/Traffic-Control-Verilog.git,2018-03-19 16:07:20+00:00,,1,rajitaaa/Traffic-Control-Verilog,125885311,Verilog,Traffic-Control-Verilog,10,0,2018-03-19 16:16:36+00:00,[],None
297,https://github.com/deleanuradu/Adder_6bits.git,2018-03-21 17:01:08+00:00,,0,deleanuradu/Adder_6bits,126212932,Verilog,Adder_6bits,1,0,2018-03-21 17:01:54+00:00,[],None
298,https://github.com/felipecuetor/frogger_excercise.git,2018-04-06 15:47:00+00:00,,0,felipecuetor/frogger_excercise,128414826,Verilog,frogger_excercise,25153,0,2018-04-21 03:53:19+00:00,[],None
299,https://github.com/germancq/BOW.git,2018-03-21 15:04:00+00:00,,0,germancq/BOW,126196662,Verilog,BOW,13003,0,2018-09-14 10:09:13+00:00,[],None
300,https://github.com/jaderfv/Black-Jack-in-Verilog.git,2018-03-25 23:43:40+00:00,Game Black Jack developed in Verilog,2,jaderfv/Black-Jack-in-Verilog,126750061,Verilog,Black-Jack-in-Verilog,91,0,2018-03-26 00:08:11+00:00,[],None
301,https://github.com/blackbird71SR/Simple-Verilog-Codes.git,2018-03-20 09:57:23+00:00,"Verilog, standardized as IEEE 1364, is a hardware description language used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction.",0,blackbird71SR/Simple-Verilog-Codes,125996691,Verilog,Simple-Verilog-Codes,7558,0,2021-01-26 23:22:52+00:00,[],None
302,https://github.com/codyrider/142.git,2018-03-22 04:22:31+00:00,,0,codyrider/142,126278988,Verilog,142,1,0,2018-03-22 04:44:44+00:00,[],None
303,https://github.com/ayemetoo/ShootyKidFan.git,2018-03-22 06:00:58+00:00,FPGA vertically scrolling shooter game made as a project for CS 152A (Digital design labratory). Made in collaboration with Leila Omar.,0,ayemetoo/ShootyKidFan,126287186,Verilog,ShootyKidFan,1259,0,2018-04-07 07:04:18+00:00,[],None
304,https://github.com/wenalan123/led.git,2018-03-29 13:58:21+00:00,,0,wenalan123/led,127299409,Verilog,led,0,0,2018-03-29 14:01:30+00:00,[],None
305,https://github.com/truhlikfredy/neopixel-hw-controler.git,2018-04-01 01:21:22+00:00,Software driver with hardware verilog peripheral to drive neopixel LEDs using hw implementation of the protocol,0,truhlikfredy/neopixel-hw-controler,127585421,Verilog,neopixel-hw-controler,225,0,2018-08-02 21:03:49+00:00,[],https://api.github.com/licenses/mit
306,https://github.com/itssyenny/Digital-System-Design.git,2018-04-19 04:00:30+00:00,It is all about hardware implementation using verilog,0,itssyenny/Digital-System-Design,130156922,Verilog,Digital-System-Design,5630,0,2018-04-26 13:26:16+00:00,[],None
307,https://github.com/Janvipatel44/8bit_MIPS.git,2018-04-18 13:01:49+00:00,8 bits Microprocessor using Verilog,0,Janvipatel44/8bit_MIPS,130063045,Verilog,8bit_MIPS,7870,0,2018-04-20 09:59:15+00:00,[],None
308,https://github.com/jisoo97/Architecture-lab5.git,2018-04-17 15:26:21+00:00,pipeline,0,jisoo97/Architecture-lab5,129925517,Verilog,Architecture-lab5,34,0,2018-04-29 13:47:41+00:00,[],None
309,https://github.com/whattheheoxd/FIFO.git,2018-04-20 19:18:26+00:00,Using Registers,0,whattheheoxd/FIFO,130404520,Verilog,FIFO,3,0,2018-04-20 19:19:29+00:00,[],None
310,https://github.com/vvalmeidas/tec499-problema1.git,2018-04-11 17:21:58+00:00,Sistema para cálculo de CRC-32Q desenvolvido com base em Assembly e softcore NIOS II.,0,vvalmeidas/tec499-problema1,129129370,Verilog,tec499-problema1,11914,0,2018-05-04 03:02:06+00:00,[],None
311,https://github.com/nova0302/frameBuffer.git,2018-03-19 22:03:06+00:00,fpga frame buffer,0,nova0302/frameBuffer,125926081,Verilog,frameBuffer,28,0,2018-04-11 23:15:57+00:00,[],None
312,https://github.com/IrshadhIbrahim/GaloisFieldgenerator.git,2018-03-29 09:51:23+00:00,Galois Field generator using primitive polynomial,0,IrshadhIbrahim/GaloisFieldgenerator,127271798,Verilog,GaloisFieldgenerator,189,0,2018-03-29 18:00:22+00:00,[],None
313,https://github.com/mustafaquraish/CSCB58-Project.git,2018-03-31 00:42:12+00:00,,0,mustafaquraish/CSCB58-Project,127485829,Verilog,CSCB58-Project,55761,0,2023-01-28 01:41:03+00:00,[],None
314,https://github.com/CheKaiWang/CA.git,2018-03-28 14:49:19+00:00,Computer Architecture,0,CheKaiWang/CA,127155705,Verilog,CA,1019,0,2018-03-28 15:14:59+00:00,[],None
315,https://github.com/dethdiez/quart-hse-lab.git,2018-04-03 17:59:27+00:00,,0,dethdiez/quart-hse-lab,127947869,Verilog,quart-hse-lab,16563,0,2018-04-12 10:59:44+00:00,[],None
316,https://github.com/lorraineM/NinjaReflex.git,2018-03-25 04:17:30+00:00,,0,lorraineM/NinjaReflex,126663983,Verilog,NinjaReflex,94100,0,2018-03-25 05:23:42+00:00,[],None
317,https://github.com/TimCosby/DuckHunt-in-a-Cyclone.git,2018-03-18 22:07:11+00:00,Duck Hunt implemented on an Intel Hurricane Student Development board. ,0,TimCosby/DuckHunt-in-a-Cyclone,125772020,Verilog,DuckHunt-in-a-Cyclone,93,0,2018-05-17 22:07:07+00:00,[],None
318,https://github.com/michael-swan/Pong.git,2018-03-24 21:24:14+00:00,,0,michael-swan/Pong,126641436,Verilog,Pong,4,0,2021-02-26 04:05:22+00:00,[],None
319,https://github.com/saharokk/verilog-tasks.git,2018-03-23 04:29:39+00:00,verilog-tasks,0,saharokk/verilog-tasks,126433127,Verilog,verilog-tasks,28,0,2018-05-30 01:53:55+00:00,[],None
320,https://github.com/humdeum/spinv.git,2018-03-20 22:30:47+00:00,,0,humdeum/spinv,126090856,Verilog,spinv,4,0,2018-03-29 16:44:25+00:00,[],None
321,https://github.com/mitvmorabia/ALU-Booths-Algorith-64-bits-.git,2018-03-22 09:51:15+00:00,Verilog synthesizeable design for mulitplication and division of 64 bits signed numbers with various ammendments in algorithm. This is a graduate school project.,0,mitvmorabia/ALU-Booths-Algorith-64-bits-,126314040,Verilog,ALU-Booths-Algorith-64-bits-,2284,0,2018-03-22 09:56:43+00:00,[],None
322,https://github.com/skinaze/Sha256_ASIC.git,2018-03-26 20:49:06+00:00,,2,skinaze/Sha256_ASIC,126888193,Verilog,Sha256_ASIC,19,0,2020-10-31 06:23:04+00:00,[],None
323,https://github.com/jncsw/Computer-Organization-and-Design---Experiment.git,2018-03-27 01:48:26+00:00,Computer-Organization-and-Design---Experiment,0,jncsw/Computer-Organization-and-Design---Experiment,126912904,Verilog,Computer-Organization-and-Design---Experiment,3702,0,2018-03-27 01:48:41+00:00,[],https://api.github.com/licenses/gpl-3.0
324,https://github.com/cole0995/551_Lab2.git,2018-03-31 20:29:27+00:00,,0,cole0995/551_Lab2,127568785,Verilog,551_Lab2,114,0,2018-04-15 20:58:54+00:00,[],None
325,https://github.com/luckyv92/CSCB58-Final-Project.git,2018-04-01 22:03:14+00:00,Verilog files for the CSCB58 final project.,0,luckyv92/CSCB58-Final-Project,127674939,Verilog,CSCB58-Final-Project,62,0,2018-04-07 01:01:09+00:00,[],None
326,https://github.com/altmangf/Verilog_Project_2.git,2018-04-12 23:37:19+00:00,"Verilog code for Project 2, a reaction timer.",0,altmangf/Verilog_Project_2,129322754,Verilog,Verilog_Project_2,878,0,2018-04-15 18:38:04+00:00,[],None
327,https://github.com/yasminezakaria/CA_Project.git,2018-04-12 09:46:45+00:00,,0,yasminezakaria/CA_Project,129229331,Verilog,CA_Project,24,0,2019-11-30 17:57:43+00:00,[],None
328,https://github.com/guoyifan97/dds.git,2018-04-10 10:33:44+00:00,a verilog programmer to output a sin function,0,guoyifan97/dds,128916057,Verilog,dds,9,0,2018-04-17 02:14:18+00:00,[],None
329,https://github.com/rrtischler/lab4.git,2018-04-13 01:59:23+00:00,Lab 4 - EngComp UFBA 2018.1,1,rrtischler/lab4,129333690,Verilog,lab4,64115,0,2019-08-17 19:25:34+00:00,[],None
330,https://github.com/NubiaPontel/Aula_SistemasDigitais.git,2018-04-14 18:51:57+00:00,,0,NubiaPontel/Aula_SistemasDigitais,129545415,Verilog,Aula_SistemasDigitais,15,0,2018-07-09 14:05:24+00:00,[],None
331,https://github.com/070411209/Matlab.git,2018-04-20 06:41:36+00:00,,0,070411209/Matlab,130320278,Verilog,Matlab,272,0,2018-04-26 10:34:22+00:00,[],None
332,https://github.com/klin6/EE361.git,2018-04-18 02:49:01+00:00,,0,klin6/EE361,129994328,Verilog,EE361,6,0,2018-04-18 02:50:14+00:00,[],None
333,https://github.com/ryanmjacobs/sequencer.git,2018-04-18 17:23:20+00:00,"CS M152A, Lab 2",0,ryanmjacobs/sequencer,130097935,Verilog,sequencer,51,0,2021-04-06 01:14:12+00:00,[],None
334,https://github.com/TonyHong95g/SimonSaysB58Project.git,2018-04-06 18:34:24+00:00,,0,TonyHong95g/SimonSaysB58Project,128437644,Verilog,SimonSaysB58Project,5,0,2018-04-06 18:37:56+00:00,[],None
335,https://github.com/tylerlthompson/ece3570.git,2018-03-23 21:13:15+00:00,10-bit CPU project for ECE 3570 Computer Architecture at WMU during Spring 2018,0,tylerlthompson/ece3570,126539451,Verilog,ece3570,31663,0,2024-02-07 23:09:29+00:00,[],None
336,https://github.com/fethor/CPEN311.git,2018-03-26 21:47:34+00:00,Digital Systems Design,0,fethor/CPEN311,126893996,Verilog,CPEN311,13788,0,2018-03-26 21:50:12+00:00,[],None
337,https://github.com/AmareshSubburaj/ASIC_Design_and_CUDA.git,2018-03-17 18:40:28+00:00,,2,AmareshSubburaj/ASIC_Design_and_CUDA,125658618,Verilog,ASIC_Design_and_CUDA,1628,0,2018-03-17 18:57:10+00:00,[],None
338,https://github.com/18npalme/Square-One-codes.git,2018-03-21 15:58:50+00:00,Quartus codes for square one.,0,18npalme/Square-One-codes,126204561,Verilog,Square-One-codes,1,0,2018-03-21 17:57:15+00:00,[],None
339,https://github.com/Varritox/FPGA_codigos.git,2018-04-02 01:33:17+00:00,"Codigos implementados en la comunicacion entre dos fpga, junto con la dspace y los microcontroladores pic10f222 usados en mi tesis",0,Varritox/FPGA_codigos,127687123,Verilog,FPGA_codigos,46,0,2018-04-03 02:30:25+00:00,[],None
340,https://github.com/cuclaoliu/de2_115_media_computer.git,2018-04-03 06:00:40+00:00,from intel FPGA University Program,0,cuclaoliu/de2_115_media_computer,127858573,Verilog,de2_115_media_computer,84304,0,2018-04-07 04:59:40+00:00,[],None
341,https://github.com/srvolfe/Sist.Digital.git,2018-04-06 00:19:14+00:00,,0,srvolfe/Sist.Digital,128278941,Verilog,Sist.Digital,1127,0,2018-07-08 14:03:46+00:00,[],None
342,https://github.com/solymx/CTF.git,2018-04-12 09:41:58+00:00,,0,solymx/CTF,129228721,Verilog,CTF,856401,0,2019-12-17 01:52:40+00:00,[],None
343,https://github.com/Nevermre/OC2.git,2018-04-02 23:02:14+00:00,"Grupo OC2 David, Lucas, Moises, Valéria",0,Nevermre/OC2,127822022,Verilog,OC2,631,0,2018-04-10 15:30:47+00:00,[],None
344,https://github.com/deepak12yadav/Pipelined-CPU.git,2018-04-03 18:17:06+00:00,,0,deepak12yadav/Pipelined-CPU,127949965,Verilog,Pipelined-CPU,53,0,2018-04-03 18:19:45+00:00,[],None
345,https://github.com/deepak12yadav/Multi-Cycle-CPU.git,2018-04-03 18:05:31+00:00,,0,deepak12yadav/Multi-Cycle-CPU,127948572,Verilog,Multi-Cycle-CPU,85,0,2018-04-03 18:10:52+00:00,[],None
346,https://github.com/marciliojrr/CLII---Verilog.git,2018-04-12 18:11:50+00:00,Códigos em Verilog,0,marciliojrr/CLII---Verilog,129292936,Verilog,CLII---Verilog,5,0,2018-05-03 18:27:58+00:00,[],None
347,https://github.com/abdullahemad12/MIPS-processor.git,2018-04-13 13:02:25+00:00,A pipelined MIPS processor designed using verilog HDL,2,abdullahemad12/MIPS-processor,129403106,Verilog,MIPS-processor,159,0,2018-06-01 12:08:30+00:00,[],None
348,https://github.com/Krazymud/Assembly.git,2018-04-08 11:20:16+00:00,A repo used to learn assembly language.,0,Krazymud/Assembly,128633465,Verilog,Assembly,5575,0,2018-06-20 15:58:28+00:00,[],None
349,https://github.com/Jathrii/MIPS.git,2018-04-04 20:16:38+00:00,Pipelined MIPS datapath simulator project for uni.,0,Jathrii/MIPS,128116695,Verilog,MIPS,616,0,2021-04-17 16:04:44+00:00,[],None
350,https://github.com/shubhsk96/Hardware_Security.git,2018-04-09 17:08:30+00:00,"Vulnerabilities, Attacks and Security in Digital Circuits",0,shubhsk96/Hardware_Security,128806996,Verilog,Hardware_Security,13,0,2018-04-26 17:15:53+00:00,[],None
351,https://github.com/skyking94/CNN-PatternDetection.git,2018-03-20 03:29:15+00:00,Pattern Detection using CNN,0,skyking94/CNN-PatternDetection,125955495,Verilog,CNN-PatternDetection,509,0,2018-03-20 03:31:34+00:00,[],None
352,https://github.com/guoguanghao/Multifunctional-LED-screen-based-on-FPGA.git,2018-03-19 23:44:35+00:00,,0,guoguanghao/Multifunctional-LED-screen-based-on-FPGA,125934653,Verilog,Multifunctional-LED-screen-based-on-FPGA,3450,0,2018-03-19 23:45:09+00:00,[],None
353,https://github.com/Dishank-yadav/Cordic.git,2018-03-20 05:33:02+00:00,Cordic pipeline Implementation on Vertix-7 board,0,Dishank-yadav/Cordic,125965678,Verilog,Cordic,274,0,2020-11-07 08:47:16+00:00,[],None
354,https://github.com/preethivarsha23/coding.git,2018-03-20 04:02:23+00:00,,0,preethivarsha23/coding,125958782,Verilog,coding,0,0,2018-03-20 04:16:07+00:00,[],None
355,https://github.com/brianpyu/Digital-Circuit-Design.git,2018-03-18 21:51:35+00:00,Repository for UW EE/CSE 371 Digital Circuit Design,0,brianpyu/Digital-Circuit-Design,125770946,Verilog,Digital-Circuit-Design,29,0,2018-03-18 22:03:12+00:00,[],None
356,https://github.com/jhzhaofred/Single_Cycle_Datapath_with_VGA.git,2018-03-18 19:46:39+00:00,,0,jhzhaofred/Single_Cycle_Datapath_with_VGA,125761526,Verilog,Single_Cycle_Datapath_with_VGA,1460,0,2018-03-18 20:39:53+00:00,[],None
357,https://github.com/afrl-quantum/gx3500-timing-generator.git,2018-03-22 07:12:12+00:00,128-bit arbitrary timing generator,0,afrl-quantum/gx3500-timing-generator,126294546,Verilog,gx3500-timing-generator,329,0,2022-01-21 15:15:49+00:00,['code-mil'],None
358,https://github.com/qrzbing/some-verilog-test.git,2018-03-22 05:34:01+00:00,some verilog files belong to ISCAS_89,0,qrzbing/some-verilog-test,126284690,Verilog,some-verilog-test,4,0,2018-03-22 05:44:02+00:00,[],None
359,https://github.com/DyslexiaS/ComputerOrganization_2018.git,2018-03-18 02:42:01+00:00,,0,DyslexiaS/ComputerOrganization_2018,125686854,Verilog,ComputerOrganization_2018,16535,0,2018-07-23 08:55:30+00:00,[],None
360,https://github.com/Dr-Cube/USTC-PLD.git,2018-04-14 19:05:42+00:00,,0,Dr-Cube/USTC-PLD,129546396,Verilog,USTC-PLD,24884,0,2018-04-23 14:03:42+00:00,[],None
361,https://github.com/ElPala/MIPS_Processor_vers1.git,2018-04-15 18:26:58+00:00,,0,ElPala/MIPS_Processor_vers1,129638652,Verilog,MIPS_Processor_vers1,1152,0,2018-04-19 10:52:33+00:00,[],None
362,https://github.com/XuanHuyDuong/NetFPGA-10G.git,2018-04-02 07:48:32+00:00,,1,XuanHuyDuong/NetFPGA-10G,127723155,Verilog,NetFPGA-10G,53490,0,2018-04-02 08:03:04+00:00,[],None
363,https://github.com/kangjian888/uart.git,2018-04-03 09:41:31+00:00,,0,kangjian888/uart,127885928,Verilog,uart,4,0,2018-04-03 11:16:37+00:00,[],None
364,https://github.com/Holychung/2017_1_CO.git,2018-04-06 08:54:34+00:00,,0,Holychung/2017_1_CO,128371869,Verilog,2017_1_CO,3375,0,2019-04-11 08:29:44+00:00,[],None
365,https://github.com/hqayum/Meteor-Dodge.git,2018-04-05 00:33:52+00:00,Game built using Logic and Verilog on a BASYS2 board.,0,hqayum/Meteor-Dodge,128140628,Verilog,Meteor-Dodge,4983,0,2019-06-11 00:35:41+00:00,"['logic-design', 'verilog', 'basys2-board']",None
366,https://github.com/shashankr6/openmsp_backendPractice.git,2018-04-13 00:50:54+00:00,,0,shashankr6/openmsp_backendPractice,129327539,Verilog,openmsp_backendPractice,32307,0,2018-04-13 01:10:57+00:00,[],None
367,https://github.com/derekwright29/ECEN2350_Project2.git,2018-04-02 20:12:43+00:00,Project 2 for Digital Logic Spring 2018,0,derekwright29/ECEN2350_Project2,127807153,Verilog,ECEN2350_Project2,904,0,2018-04-16 16:36:29+00:00,[],None
368,https://github.com/asantilli/HalfAdder.git,2018-03-26 04:31:01+00:00,Basic verilog half adder. Note: this code has a structural description and behavioral description (continuous assignment and procedural) all in one source code. Two of the three implementations are commented out.,0,asantilli/HalfAdder,126773514,Verilog,HalfAdder,2,0,2018-03-26 04:37:08+00:00,[],None
369,https://github.com/antonio-raian/MI---Sistemas-Digitais.git,2018-03-25 20:26:58+00:00,repositório voltado para a disciplina de PBL de SD. Códigos em Assembly,0,antonio-raian/MI---Sistemas-Digitais,126737183,Verilog,MI---Sistemas-Digitais,11256,0,2018-05-04 03:05:36+00:00,[],None
370,https://github.com/johnnymopo/hdl_utils.git,2018-03-26 17:00:29+00:00,,0,johnnymopo/hdl_utils,126861398,Verilog,hdl_utils,10,0,2018-03-31 01:03:32+00:00,[],None
371,https://github.com/cjj19970505/homeworktest.git,2018-04-18 06:58:04+00:00,,0,cjj19970505/homeworktest,130017985,Verilog,homeworktest,644,0,2018-04-18 09:32:04+00:00,[],None
372,https://github.com/yooooou/IDCT-verilog-.git,2018-04-17 14:38:50+00:00,4/8 points IDCT,0,yooooou/IDCT-verilog-,129918634,Verilog,IDCT-verilog-,10,0,2018-04-27 17:00:51+00:00,[],https://api.github.com/licenses/mit
373,https://github.com/sashalashae/MIPS-Datapath-Evaluator.git,2018-04-07 04:49:07+00:00,ECE 2500 Back Up,0,sashalashae/MIPS-Datapath-Evaluator,128497292,Verilog,MIPS-Datapath-Evaluator,3084,0,2021-12-25 00:00:12+00:00,[],None
374,https://github.com/SleepBook/axis_bram_adapter.git,2018-04-12 03:59:22+00:00,,0,SleepBook/axis_bram_adapter,129190503,Verilog,axis_bram_adapter,125,0,2018-05-07 20:07:59+00:00,[],None
375,https://github.com/390r/CA_Snake.git,2018-03-17 12:55:19+00:00,Verilog program for altera MAX 10 fpga board.,0,390r/CA_Snake,125629062,Verilog,CA_Snake,73227,0,2018-04-26 21:38:31+00:00,[],None
376,https://github.com/PabloAvLo/VerificacionFuncional.git,2018-04-09 18:16:16+00:00,,0,PabloAvLo/VerificacionFuncional,128815002,Verilog,VerificacionFuncional,2916,0,2018-07-10 00:08:52+00:00,[],None
377,https://github.com/KingBuchanan/ESD1_Lab4.git,2018-03-22 18:11:42+00:00,Lab 4 of Embedded System Design ,0,KingBuchanan/ESD1_Lab4,126376839,Verilog,ESD1_Lab4,28477,0,2018-04-04 16:27:22+00:00,[],None
378,https://github.com/FusionLi/G1_GestureControlledMultimediaPlaybackSystem.git,2018-04-09 18:02:17+00:00,,0,FusionLi/G1_GestureControlledMultimediaPlaybackSystem,128813343,Verilog,G1_GestureControlledMultimediaPlaybackSystem,344,0,2018-04-09 20:43:55+00:00,[],None
379,https://github.com/FrankLu007/Digital-Curcuit-Lab.git,2018-04-07 13:13:39+00:00,,0,FrankLu007/Digital-Curcuit-Lab,128529639,Verilog,Digital-Curcuit-Lab,12,0,2018-04-07 13:13:46+00:00,[],None
380,https://github.com/yangxx0538/verif_project.git,2018-04-06 20:11:54+00:00,,0,yangxx0538/verif_project,128465860,Verilog,verif_project,2933,0,2018-04-26 01:07:33+00:00,[],None
381,https://github.com/ryoogh96/DigitalClockModule.git,2018-03-25 09:46:25+00:00,Digital Clock Module for put in Embedd board,0,ryoogh96/DigitalClockModule,126683479,Verilog,DigitalClockModule,153,0,2018-03-25 09:46:34+00:00,[],None
382,https://github.com/chen-jy/gateHero.git,2018-04-09 06:23:07+00:00,"A 4-key ""mania""-style vertical scrolling rhythm game made with circuits",0,chen-jy/gateHero,128724291,Verilog,gateHero,33,0,2018-05-18 16:30:00+00:00,[],None
383,https://github.com/tfranklin9/project.git,2018-04-09 19:20:44+00:00,,0,tfranklin9/project,128822405,Verilog,project,5476,0,2018-04-11 17:28:18+00:00,[],None
384,https://github.com/lkolbly/bdmCore.git,2018-03-27 03:16:49+00:00,Verilog IP core to act as a BDM,0,lkolbly/bdmCore,126922306,Verilog,bdmCore,1150,0,2018-04-07 18:13:23+00:00,[],None
385,https://github.com/jorenvandeweyer/soclab_project.git,2018-03-28 14:19:45+00:00,,0,jorenvandeweyer/soclab_project,127151496,Verilog,soclab_project,5048,0,2018-05-25 09:51:40+00:00,"['fpga', 'fpga-soc', 'verilog', 'game']",None
386,https://github.com/weixuweixu/Thunderbird-tail-light-verily-code.git,2018-04-10 18:38:55+00:00,,0,weixuweixu/Thunderbird-tail-light-verily-code,128979537,Verilog,Thunderbird-tail-light-verily-code,53,0,2018-04-10 19:15:24+00:00,[],None
387,https://github.com/anderson1008/NOC_RTL.git,2018-04-13 07:04:12+00:00,,0,anderson1008/NOC_RTL,129362663,Verilog,NOC_RTL,55,0,2018-05-02 05:42:03+00:00,[],None
388,https://github.com/Tarokan/ECE-385-Final-Project.git,2018-04-18 16:15:52+00:00,A Pokemon-style RPG built for the Altera FPGA DE2-115 Development Board for ECE 385,0,Tarokan/ECE-385-Final-Project,130090102,Verilog,ECE-385-Final-Project,8851,0,2018-04-22 21:08:52+00:00,['systemverilog'],None
389,https://github.com/OmarBazaraa/Pipelined-Processor.git,2018-03-26 21:32:10+00:00,A simple 5-stage pipelined microprocessor with RISC-like instruction set architecture,1,OmarBazaraa/Pipelined-Processor,126892498,Verilog,Pipelined-Processor,1342,0,2018-05-14 12:51:52+00:00,[],None
390,https://github.com/rajeswarim81/DIGITAL-VLSI-LAB.git,2018-03-28 04:32:50+00:00,This repo contains a few verilog assignmets for the lab.,0,rajeswarim81/DIGITAL-VLSI-LAB,127084008,Verilog,DIGITAL-VLSI-LAB,32,0,2018-04-01 09:17:17+00:00,[],None
391,https://github.com/boning1996/SnakeProject.git,2018-03-31 18:04:30+00:00,The classical snake game where the snake grows as it eats and the game ends when the snake collides to the wall or to itself. The project was implemented using Verilog and must be downloaded to the FPGA board to run.,1,boning1996/SnakeProject,127557928,Verilog,SnakeProject,19151,0,2018-04-02 05:18:34+00:00,[],None
392,https://github.com/won6463/CSCB58-FINAL-PROJECT.git,2018-04-08 16:03:29+00:00,,0,won6463/CSCB58-FINAL-PROJECT,128658373,Verilog,CSCB58-FINAL-PROJECT,43,0,2018-04-09 02:42:14+00:00,[],None
393,https://github.com/julianb393/Tic_Tac_Toe.git,2018-04-08 21:17:43+00:00,Recreation of the classic game Tic Tac Toe in verilog,0,julianb393/Tic_Tac_Toe,128682703,Verilog,Tic_Tac_Toe,2018,0,2018-04-09 03:16:01+00:00,[],None
394,https://github.com/danielkooeun/MIDI-Fighter.git,2018-04-09 00:26:57+00:00,Play and record audio samples and loop them using DE1-SoC controls. Written in Verilog.,0,danielkooeun/MIDI-Fighter,128693453,Verilog,MIDI-Fighter,2571,0,2018-07-24 17:01:48+00:00,[],None
395,https://github.com/merdoc173/142.git,2018-04-11 04:43:58+00:00,,0,merdoc173/142,129035488,Verilog,142,368,0,2018-04-11 04:48:41+00:00,[],None
396,https://github.com/liueric101/SpaceInvaders.git,2018-04-18 00:18:14+00:00,,0,liueric101/SpaceInvaders,129979826,Verilog,SpaceInvaders,3,0,2018-04-25 00:35:47+00:00,[],None
397,https://github.com/JunnanLi/UniMon.git,2018-04-18 02:01:58+00:00,Unified connection Monitor (UniMon),1,JunnanLi/UniMon,129989088,Verilog,UniMon,2660,0,2018-12-03 03:22:33+00:00,[],https://api.github.com/licenses/apache-2.0
398,https://github.com/mahmudsamiunlu/FPGA-Ping-Pong-Game.git,2018-04-01 22:05:46+00:00,,2,mahmudsamiunlu/FPGA-Ping-Pong-Game,127675080,Verilog,FPGA-Ping-Pong-Game,291,0,2018-04-01 22:11:36+00:00,[],None
399,https://github.com/AitorMML/ArquiPractica2.git,2018-04-04 20:24:39+00:00,MIPS Uniciclo en Verilog,0,AitorMML/ArquiPractica2,128117636,Verilog,ArquiPractica2,9196,0,2018-04-05 04:32:34+00:00,[],None
400,https://github.com/Brithub/MIPSVerilog.git,2018-04-04 20:18:17+00:00,,0,Brithub/MIPSVerilog,128116896,Verilog,MIPSVerilog,4555,0,2023-06-16 17:42:39+00:00,[],None
401,https://github.com/IrshadhIbrahim/Galoisfieldmultiplier.git,2018-03-29 18:21:27+00:00,A verilog code and testbench for performing galois field multiplication for m=3 and 4 for all primitive polynomials for the particular value of m,0,IrshadhIbrahim/Galoisfieldmultiplier,127330799,Verilog,Galoisfieldmultiplier,3,0,2018-03-29 18:22:50+00:00,[],None
402,https://github.com/MartinEmilSaad/Mips-Project.git,2018-03-30 15:31:28+00:00,This project is a verilog code for pipelined mips processor,0,MartinEmilSaad/Mips-Project,127443712,Verilog,Mips-Project,10,0,2018-03-30 15:38:24+00:00,[],None
403,https://github.com/frank860620/DSDHW.git,2018-03-18 04:00:34+00:00,,0,frank860620/DSDHW,125691044,Verilog,DSDHW,13831,0,2018-05-23 11:45:34+00:00,[],None
404,https://github.com/eoinoconn/EEEN40280_Assignment3.git,2018-03-27 15:33:43+00:00,,0,eoinoconn/EEEN40280_Assignment3,127008853,Verilog,EEEN40280_Assignment3,3276,0,2018-05-26 13:50:37+00:00,[],None
405,https://github.com/keerthanapolkampally/MiniATMModel.git,2018-04-03 11:11:12+00:00,Mini ATM Model in Verilog and Logisim ,0,keerthanapolkampally/MiniATMModel,127895834,Verilog,MiniATMModel,24,0,2018-04-03 11:12:53+00:00,[],None
406,https://github.com/a121529392/Digital-Logic.git,2018-04-01 22:06:42+00:00,,0,a121529392/Digital-Logic,127675128,Verilog,Digital-Logic,5944,0,2018-04-01 22:14:09+00:00,[],None
407,https://github.com/Puplip/Lab9.git,2018-03-27 13:38:07+00:00,lab9,0,Puplip/Lab9,126991924,Verilog,Lab9,74174,0,2018-04-03 21:31:51+00:00,[],None
408,https://github.com/Fan4FPGA/FPGA.git,2018-03-28 06:19:18+00:00,aaa,0,Fan4FPGA/FPGA,127093220,Verilog,FPGA,8261,0,2018-04-18 13:45:00+00:00,[],None
409,https://github.com/shafighi/Cartesian-Genetic-Algorithm.git,2018-03-22 21:56:19+00:00,BSc Thesis,0,shafighi/Cartesian-Genetic-Algorithm,126399617,Verilog,Cartesian-Genetic-Algorithm,21,0,2018-03-22 22:01:40+00:00,[],None
410,https://github.com/mitchellkingsley/approximate_computing_for_video.git,2018-03-25 20:44:36+00:00,Hardware description of algorithm which performs error correction on erroneous video streams to improve transmission performance. ,1,mitchellkingsley/approximate_computing_for_video,126738536,Verilog,approximate_computing_for_video,1909,0,2018-03-26 02:34:25+00:00,[],None
411,https://github.com/higorvital/MI-Sistemas-Digitais.git,2018-03-26 01:09:36+00:00,,1,higorvital/MI-Sistemas-Digitais,126755593,Verilog,MI-Sistemas-Digitais,85,0,2018-07-30 16:26:37+00:00,[],None
412,https://github.com/Mosh333/ImageDecompressor_Hardware.git,2018-03-25 00:30:24+00:00,Hardware Implementation of Image Decompressor in Verilog,0,Mosh333/ImageDecompressor_Hardware,126651661,Verilog,ImageDecompressor_Hardware,13217,0,2019-06-11 03:35:00+00:00,[],None
413,https://github.com/xhuang98/2048.git,2018-03-25 03:11:08+00:00,2048 game created by Xi Huang and Karim Amjad. Designed for Cyclone V FPGA 5CSEMA5F31C6 platform.,1,xhuang98/2048,126660230,Verilog,2048,30091,0,2021-03-02 07:31:56+00:00,[],None
414,https://github.com/BerZerKku/VERILOG_BSK_PRD.git,2018-03-29 10:33:55+00:00,,0,BerZerKku/VERILOG_BSK_PRD,127276419,Verilog,VERILOG_BSK_PRD,55,0,2018-03-29 10:34:52+00:00,[],None
415,https://github.com/MingzheL1u/cpu_design.git,2018-03-29 07:27:49+00:00,,0,MingzheL1u/cpu_design,127253828,Verilog,cpu_design,281,0,2018-03-29 07:53:14+00:00,[],None
416,https://github.com/BrawnyClover/Verilog-Hands-seminar.git,2018-03-30 01:11:48+00:00,2018 Hands verilog seminar,0,BrawnyClover/Verilog-Hands-seminar,127364134,Verilog,Verilog-Hands-seminar,4,0,2019-06-19 11:29:10+00:00,[],None
417,https://github.com/lonlon11/DODC-3-Binary-to-Hex-Decoder--Verilog-.git,2018-03-29 11:50:33+00:00,Course: Design Of Digital Circuits @ ETH Zürich,0,lonlon11/DODC-3-Binary-to-Hex-Decoder--Verilog-,127284262,Verilog,DODC-3-Binary-to-Hex-Decoder--Verilog-,145,0,2023-01-28 17:09:57+00:00,[],https://api.github.com/licenses/mit
418,https://github.com/lonlon11/DODC-2-FullAdder--Verilog-.git,2018-03-29 11:37:25+00:00,Course: Design Of Digital Circuits @ ETH Zürich,0,lonlon11/DODC-2-FullAdder--Verilog-,127282917,Verilog,DODC-2-FullAdder--Verilog-,755,0,2023-01-28 17:09:57+00:00,[],https://api.github.com/licenses/mit
419,https://github.com/pritampatra/Multi-Cycle-Processor-16-bit.git,2018-04-01 16:28:47+00:00,Verilog code for a 16-bit MIPS-based Multi-Cycle Processor.,0,pritampatra/Multi-Cycle-Processor-16-bit,127649396,Verilog,Multi-Cycle-Processor-16-bit,7,0,2018-04-07 05:52:44+00:00,[],None
420,https://github.com/zakbasil/verilogPrograms.git,2018-03-19 06:21:35+00:00,This contains the verilog codes (basic) for beginners.,0,zakbasil/verilogPrograms,125810811,Verilog,verilogPrograms,39,0,2023-10-09 12:39:52+00:00,['verilog-hdl'],None
421,https://github.com/pivaszbs/CA-Project.git,2018-03-20 00:40:55+00:00,Simple design of cache and RAM,0,pivaszbs/CA-Project,125938890,Verilog,CA-Project,27590,0,2018-05-04 13:54:51+00:00,[],None
422,https://github.com/callmetesla/FPGA.git,2018-04-03 15:07:33+00:00,,0,callmetesla/FPGA,127926440,Verilog,FPGA,4,0,2018-04-03 15:09:34+00:00,[],None
423,https://github.com/aymat13/446.git,2018-04-11 23:42:54+00:00,,0,aymat13/446,129166905,Verilog,446,38097,0,2018-06-04 14:38:52+00:00,[],None
424,https://github.com/brandondavidwright/ECE3740-GroupProject.git,2018-04-18 20:55:13+00:00,,0,brandondavidwright/ECE3740-GroupProject,130120870,Verilog,ECE3740-GroupProject,2,0,2018-04-26 17:36:02+00:00,[],None
425,https://github.com/SHossamM/Serial-Peripheral-Interface.git,2018-04-18 21:24:55+00:00,Master sllave communication protocol,0,SHossamM/Serial-Peripheral-Interface,130123663,Verilog,Serial-Peripheral-Interface,107,0,2018-04-18 21:27:54+00:00,[],None
426,https://github.com/AitorMML/ArquiExamen2.git,2018-04-09 13:02:44+00:00,,0,AitorMML/ArquiExamen2,128772628,Verilog,ArquiExamen2,3919,0,2018-04-09 13:59:47+00:00,[],None
427,https://github.com/volltin/verilog_template.git,2018-04-08 15:01:37+00:00,,0,volltin/verilog_template,128652681,Verilog,verilog_template,0,0,2018-04-08 15:02:07+00:00,[],None
428,https://github.com/otaha2/ECE385-Final-Project.git,2018-04-12 15:18:49+00:00,ECE385 Final Project,0,otaha2/ECE385-Final-Project,129271291,Verilog,ECE385-Final-Project,138859,0,2018-05-04 04:51:14+00:00,[],None
429,https://github.com/Twood1130/Verilog-PWM.git,2018-04-12 12:48:01+00:00,Various verilog modules for PWM output and interfacing,0,Twood1130/Verilog-PWM,129250292,Verilog,Verilog-PWM,6,0,2018-04-12 17:33:50+00:00,[],None
430,https://github.com/FelipeSNagel/sistemas-digitais.git,2018-04-13 00:50:24+00:00,Trabalhos da matéria Sistemas Digitais,0,FelipeSNagel/sistemas-digitais,129327492,Verilog,sistemas-digitais,17,0,2020-04-25 01:59:16+00:00,[],None
431,https://github.com/younanNagy/PCI-Arbiter.git,2018-04-03 20:53:53+00:00,PCI bus Arbiter,1,younanNagy/PCI-Arbiter,127967662,Verilog,PCI-Arbiter,2,0,2018-04-03 20:57:18+00:00,[],None
432,https://github.com/katshun0307/simple.git,2018-04-19 06:45:52+00:00,A lightweight multi-cycle CPU for subset of MIPS on FPGA,0,katshun0307/simple,130170910,Verilog,simple,12877,0,2020-03-16 05:48:23+00:00,[],None
433,https://github.com/leobsilva/sistemas_digitais.git,2018-04-13 21:03:06+00:00,,0,leobsilva/sistemas_digitais,129453170,Verilog,sistemas_digitais,16,0,2019-03-17 04:19:56+00:00,[],None
434,https://github.com/armonova/LAOC2-pratica2.git,2018-04-13 20:40:37+00:00,Processador LAEDS - Arthur e Vinícius,0,armonova/LAOC2-pratica2,129451176,Verilog,LAOC2-pratica2,83,0,2018-04-20 19:02:16+00:00,[],None
435,https://github.com/IsaiahGrace/SimpleComputer.git,2018-04-17 23:35:53+00:00,A VERY simple computer based on coursework and PDP-11 instruction set,0,IsaiahGrace/SimpleComputer,129976907,Verilog,SimpleComputer,5,0,2018-04-18 00:06:51+00:00,[],None
436,https://github.com/mrstrozy/Assembly-Verilog.git,2018-04-19 15:14:20+00:00,,0,mrstrozy/Assembly-Verilog,130234468,Verilog,Assembly-Verilog,382,0,2018-04-19 15:15:33+00:00,[],None
437,https://github.com/yaus/verilog_demo.git,2018-04-19 15:15:09+00:00,A demo code for verilog,0,yaus/verilog_demo,130234582,Verilog,verilog_demo,113,0,2018-06-18 05:20:42+00:00,[],https://api.github.com/licenses/lgpl-3.0
438,https://github.com/chprajap/COA.git,2018-03-27 08:01:20+00:00,Assignments given during COA course ,0,chprajap/COA,126950440,Verilog,COA,1779,0,2018-03-27 08:05:10+00:00,[],None
439,https://github.com/GabrielNegreirosLima/coa1-verilog-TestBenches.git,2018-03-27 16:32:32+00:00,Practices of  Verilog project test benches's in Laboratory of Computer Organization and Architecture.,0,GabrielNegreirosLima/coa1-verilog-TestBenches,127016133,Verilog,coa1-verilog-TestBenches,362,0,2018-04-03 13:39:07+00:00,[],None
440,https://github.com/s82522658/Digital_Circuit_Design.git,2018-04-04 14:30:09+00:00,A course taken in 2016 Fall,0,s82522658/Digital_Circuit_Design,128074408,Verilog,Digital_Circuit_Design,21235,0,2018-04-04 15:15:44+00:00,[],None
441,https://github.com/Twood1130/REDCORE.git,2018-03-23 22:03:37+00:00,Backup of current progress,0,Twood1130/REDCORE,126543123,Verilog,REDCORE,35,0,2018-12-14 21:53:34+00:00,[],None
442,https://github.com/toshaf/iverilog.git,2018-03-24 01:20:52+00:00,getting to know iverilog,0,toshaf/iverilog,126554652,Verilog,iverilog,1,0,2018-03-24 01:21:36+00:00,[],None
443,https://github.com/lawrencechen98/Snake-Remixed.git,2018-03-26 17:17:52+00:00,Remix of the classic Snake game in verilog,0,lawrencechen98/Snake-Remixed,126863580,Verilog,Snake-Remixed,788,0,2018-03-26 17:49:54+00:00,[],None
444,https://github.com/amo25/Project-2.git,2018-04-05 18:04:34+00:00,Comp Org Extending MIPS Datapath in Verilog,0,amo25/Project-2,128244920,Verilog,Project-2,4647,0,2020-04-11 08:48:37+00:00,[],None
445,https://github.com/felipeguse/Sistemas_Digitais.git,2018-04-06 00:23:30+00:00,Trabalhos de Sistemas Digitais,0,felipeguse/Sistemas_Digitais,128279248,Verilog,Sistemas_Digitais,9,0,2018-07-06 00:53:26+00:00,[],None
446,https://github.com/diegogo110/Examen2.git,2018-04-09 13:02:11+00:00,Repositorio examen 2 arquitectura,0,diegogo110/Examen2,128772569,Verilog,Examen2,17,0,2018-04-09 13:55:48+00:00,[],None
447,https://github.com/abhilashtuse/Display_Adapter.git,2018-04-09 07:12:12+00:00,A display adaptor that can sustain an active image with only the vertical blanking section in verilog,0,abhilashtuse/Display_Adapter,128730025,Verilog,Display_Adapter,77,0,2018-04-23 10:38:50+00:00,[],None
448,https://github.com/andrewrgao/CSCB58_Final.git,2018-04-08 18:42:57+00:00,"Final Project for CSCB58, Connect 4 by Andrew Gao and Alex Wang",0,andrewrgao/CSCB58_Final,128671114,Verilog,CSCB58_Final,675,0,2018-04-08 19:02:43+00:00,[],None
449,https://github.com/maxam2017/Digital-Circuit-Design.git,2018-03-22 17:18:14+00:00,NCTU / 數位電路設計 / 單智君,0,maxam2017/Digital-Circuit-Design,126370695,Verilog,Digital-Circuit-Design,2765,0,2018-12-20 10:44:05+00:00,[],None
450,https://github.com/megari/GSU.git,2018-03-19 18:09:22+00:00,GSU FPGA implementation,0,megari/GSU,125900566,Verilog,GSU,24,0,2018-03-22 10:58:53+00:00,[],None
451,https://github.com/ParkerMactavish/Logic_Design_HW1.git,2018-03-20 07:47:27+00:00,,0,ParkerMactavish/Logic_Design_HW1,125979783,Verilog,Logic_Design_HW1,243,0,2018-03-27 08:07:24+00:00,[],None
452,https://github.com/GQY2012/mipsCPU.git,2018-03-22 12:03:02+00:00,single cycle mips CPU,0,GQY2012/mipsCPU,126328886,Verilog,mipsCPU,5,0,2018-03-22 12:19:06+00:00,[],None
453,https://github.com/krishneel94/cmpe125.git,2018-04-05 22:28:53+00:00,Digital Design,0,krishneel94/cmpe125,128271205,Verilog,cmpe125,20,0,2018-04-06 21:44:04+00:00,[],None
454,https://github.com/akw68/RegisterFile.git,2018-04-15 01:38:15+00:00,New register file design for FabScalar,1,akw68/RegisterFile,129567696,Verilog,RegisterFile,2449,0,2018-04-17 22:40:59+00:00,[],None
455,https://github.com/sakuraya10/lab7_skeleton_restored.git,2018-04-12 02:56:01+00:00,,0,sakuraya10/lab7_skeleton_restored,129184050,Verilog,lab7_skeleton_restored,2179,0,2018-04-12 03:17:58+00:00,[],None
456,https://github.com/A7medBahgat/Pipelined-Mips-Processor-verilog.git,2018-04-11 21:23:39+00:00,,0,A7medBahgat/Pipelined-Mips-Processor-verilog,129155813,Verilog,Pipelined-Mips-Processor-verilog,10,0,2018-04-11 21:37:38+00:00,[],None
457,https://github.com/alexeykotelevskiy/partial_reconfig.git,2018-04-20 15:56:46+00:00,,0,alexeykotelevskiy/partial_reconfig,130384043,Verilog,partial_reconfig,24439,0,2018-04-20 16:00:14+00:00,[],None
458,https://github.com/JoaoHL/tcc.git,2018-04-20 00:42:08+00:00,Repositório do TCC 2018,0,JoaoHL/tcc,130288070,Verilog,tcc,15969,0,2019-03-23 20:58:06+00:00,[],None
459,https://github.com/yinxx/verilog-modelsim.git,2018-03-23 02:06:50+00:00,,0,yinxx/verilog-modelsim,126419646,Verilog,verilog-modelsim,171,0,2018-08-23 03:50:43+00:00,[],None
460,https://github.com/hhx97/Single-Cycle-CPU.git,2018-03-20 12:29:18+00:00,Single Cycle CPU (Not Completed),0,hhx97/Single-Cycle-CPU,126014096,Verilog,Single-Cycle-CPU,19,0,2018-06-19 15:51:10+00:00,[],
461,https://github.com/maswx/CommuPhyLay.git,2018-03-21 15:27:47+00:00,verilog code for communication physical layer ,1,maswx/CommuPhyLay,126200107,Verilog,CommuPhyLay,3,0,2019-04-11 12:34:14+00:00,[],None
462,https://github.com/asantilli/FullAdder.git,2018-03-26 04:22:40+00:00,Verilog implementation of a full adder,0,asantilli/FullAdder,126772942,Verilog,FullAdder,2,0,2018-03-26 04:29:53+00:00,[],None
463,https://github.com/mchaudhery/Morse-code-display.git,2018-03-24 03:28:27+00:00,,0,mchaudhery/Morse-code-display,126562427,Verilog,Morse-code-display,7,0,2018-03-24 03:29:15+00:00,[],None
464,https://github.com/joeretter/EE460M_lab5.git,2018-03-25 17:51:46+00:00,,0,joeretter/EE460M_lab5,126724104,Verilog,EE460M_lab5,82,0,2018-04-19 18:14:23+00:00,[],None
465,https://github.com/sxzhang11536/CPU.git,2018-03-24 23:13:58+00:00,,0,sxzhang11536/CPU,126647921,Verilog,CPU,9,0,2018-03-24 23:14:04+00:00,[],None
466,https://github.com/rpybd/Single-Cycle-MIPS-CPU.git,2018-03-26 05:43:38+00:00,An experimental  Single Cycle MIPS CPU For 13 instructions.,0,rpybd/Single-Cycle-MIPS-CPU,126778822,Verilog,Single-Cycle-MIPS-CPU,11,0,2018-05-15 16:08:38+00:00,[],None
467,https://github.com/yanwang13/2017-Spring-Computer-Architecture.git,2018-03-30 17:01:23+00:00,,0,yanwang13/2017-Spring-Computer-Architecture,127452458,Verilog,2017-Spring-Computer-Architecture,3869,0,2018-03-30 18:10:53+00:00,[],None
468,https://github.com/chanjeed/3S_Hardware.git,2018-04-06 03:02:10+00:00,,0,chanjeed/3S_Hardware,128294280,Verilog,3S_Hardware,349,0,2018-05-11 07:59:24+00:00,[],None
469,https://github.com/traviskeri/137-Computer-Organization.git,2018-04-17 00:10:25+00:00,Verilog,0,traviskeri/137-Computer-Organization,129821318,Verilog,137-Computer-Organization,25,0,2019-05-31 02:30:50+00:00,[],None
470,https://github.com/rcetin/cpu-16.git,2018-04-15 11:34:53+00:00,16 bit microprocessor design using verilog,0,rcetin/cpu-16,129603960,Verilog,cpu-16,1156,0,2018-04-15 11:45:53+00:00,[],None
471,https://github.com/luanduyle/big_ex2.git,2018-04-15 16:10:48+00:00,script and testbench,0,luanduyle/big_ex2,129627411,Verilog,big_ex2,19,0,2018-04-23 16:34:17+00:00,[],None
472,https://github.com/zhan6841/5-stage-pipeline-CPU-in-MIPS-architecture.git,2018-03-19 01:41:36+00:00,,1,zhan6841/5-stage-pipeline-CPU-in-MIPS-architecture,125786324,Verilog,5-stage-pipeline-CPU-in-MIPS-architecture,37,0,2018-03-19 01:51:21+00:00,[],None
473,https://github.com/chengzeyi/single_cycle_mips.git,2018-04-02 11:09:34+00:00,a single cycle mips cpu designed in verilog,0,chengzeyi/single_cycle_mips,127745406,Verilog,single_cycle_mips,133,0,2018-04-10 13:41:47+00:00,[],None
474,https://github.com/Simonvonschmalensee/Lab1AMPLE.git,2018-04-03 09:16:08+00:00,,0,Simonvonschmalensee/Lab1AMPLE,127882528,Verilog,Lab1AMPLE,89,0,2018-04-05 11:42:09+00:00,[],None
475,https://github.com/ChrisCuestas/ElectronicaDigitalI.git,2018-04-04 19:31:36+00:00,Laboratorios de Digital I. Códigos para programar FPGA. ,1,ChrisCuestas/ElectronicaDigitalI,128111458,Verilog,ElectronicaDigitalI,4006,0,2018-05-24 17:02:34+00:00,[],None
476,https://github.com/tngotran/Mario-bro-on-FPGA.git,2018-04-04 06:24:44+00:00,,0,tngotran/Mario-bro-on-FPGA,128017112,Verilog,Mario-bro-on-FPGA,674,0,2018-04-16 01:44:49+00:00,[],None
477,https://github.com/Tungtwister/CS-161L.git,2018-04-11 00:48:22+00:00,Design and Architecture of Computer Systems LAB CS161L,6,Tungtwister/CS-161L,129012338,Verilog,CS-161L,2351,0,2018-06-14 01:09:05+00:00,['verilog'],None
478,https://github.com/aHunsader/CSM51A.git,2018-04-12 20:48:37+00:00,,0,aHunsader/CSM51A,129309574,Verilog,CSM51A,29,0,2018-04-18 05:41:54+00:00,[],None
479,https://github.com/kurtsprague/ReactionTime.git,2018-04-12 03:46:02+00:00,ECEN 2250 Spring 2018 Project 2,0,kurtsprague/ReactionTime,129189212,Verilog,ReactionTime,60,0,2018-04-15 03:09:27+00:00,[],None
480,https://github.com/nahtonaj/Lab5.git,2018-03-27 20:09:27+00:00,,0,nahtonaj/Lab5,127040292,Verilog,Lab5,10364,0,2018-04-30 20:24:49+00:00,[],None
481,https://github.com/shruti2611/EE382M_project.git,2018-04-09 17:44:15+00:00,,0,shruti2611/EE382M_project,128811343,Verilog,EE382M_project,32342,0,2018-05-06 22:39:21+00:00,[],None
482,https://github.com/MJurczak-PMarchut/uec2_DeathRace.git,2018-04-06 17:35:21+00:00,,0,MJurczak-PMarchut/uec2_DeathRace,128426084,Verilog,uec2_DeathRace,90395,0,2018-09-07 04:00:58+00:00,[],https://api.github.com/licenses/mit
483,https://github.com/upla/logicdesign.git,2018-04-09 06:53:04+00:00,logicdesign termproject repository,0,upla/logicdesign,128727714,Verilog,logicdesign,899,0,2018-05-18 16:02:24+00:00,[],None
484,https://github.com/veritas-verilog/four_bit_adder.git,2018-04-09 01:48:12+00:00,An example project that uses dependencies,1,veritas-verilog/four_bit_adder,128699479,Verilog,four_bit_adder,4,0,2021-10-12 15:00:02+00:00,[],None
485,https://github.com/Zhuyuze/ComputerOrgnizationAndDesign.git,2018-04-08 16:13:00+00:00,"an mips assembly program, single cycle CPU and multi cycle CPU",0,Zhuyuze/ComputerOrgnizationAndDesign,128659250,Verilog,ComputerOrgnizationAndDesign,18,0,2021-09-01 18:51:28+00:00,[],None
486,https://github.com/LeaFZ96/COD_exp.git,2018-03-28 15:13:21+00:00,Lab of Computer Organization and Design in 2018 Fall,0,LeaFZ96/COD_exp,127158933,Verilog,COD_exp,3475,0,2022-07-31 11:30:17+00:00,[],None
487,https://github.com/Deepansh1992/1X4-Ethernet-Switch-.git,2018-03-29 05:18:38+00:00,"The main aim of the project was to demonstrate the working of a 1x4 ethernet switch and verify its functionality. The methodology used for the Verification is ""Constraint random coverage-driven verification"". The switch has an inbuilt memory that stores the address of the output ports. The packets frames that are being feeded to the switch adhers to the IEEE 802.1 standered packet frames. ",0,Deepansh1992/1X4-Ethernet-Switch-,127240243,Verilog,1X4-Ethernet-Switch-,5,0,2018-03-29 05:33:15+00:00,[],None
488,https://github.com/aparame2/stunning-vlsi.git,2018-03-27 21:39:35+00:00,VLSI design projects,0,aparame2/stunning-vlsi,127048903,Verilog,stunning-vlsi,33671,0,2018-03-27 22:08:01+00:00,[],None
489,https://github.com/alencarrh/unisinos-arq-org-computadores-2.git,2018-03-23 03:19:56+00:00,,0,alencarrh/unisinos-arq-org-computadores-2,126427255,Verilog,unisinos-arq-org-computadores-2,23,0,2019-06-21 13:18:30+00:00,[],
490,https://github.com/SamPoff/CECS-490-Project-Repository.git,2018-03-22 02:44:15+00:00,Project repository for CECS 490.,1,SamPoff/CECS-490-Project-Repository,126269786,Verilog,CECS-490-Project-Repository,93472,0,2018-05-02 20:24:57+00:00,[],None
491,https://github.com/nloh29/483_MIPS.git,2018-03-22 16:45:21+00:00,This project is for implementing DES encryption for the MIPS CPU that is made in Verilog using Xilinx tools,0,nloh29/483_MIPS,126366342,Verilog,483_MIPS,21,0,2019-10-23 23:21:52+00:00,[],https://api.github.com/licenses/mit
492,https://github.com/kraziant/pcounter.git,2018-03-21 14:46:24+00:00,Verilog version of https://github.com/freecores/pcounter,0,kraziant/pcounter,126194018,Verilog,pcounter,2,0,2018-03-21 14:51:00+00:00,[],None
493,https://github.com/abhishek-1412/IEEE-754-ALU.git,2018-03-23 10:04:03+00:00,Floating Point ALU (IEEE 754),0,abhishek-1412/IEEE-754-ALU,126467023,Verilog,IEEE-754-ALU,2,0,2018-03-23 12:34:38+00:00,[],None
494,https://github.com/Dishank-yadav/AES-Encrpytion.git,2018-03-20 05:21:15+00:00,AES encryption on FPGA,0,Dishank-yadav/AES-Encrpytion,125964605,Verilog,AES-Encrpytion,10,0,2018-03-20 05:31:17+00:00,[],None
495,https://github.com/PeterAsvinUTSC/block_breaker.git,2018-04-03 20:50:38+00:00,CSCB58 project,0,PeterAsvinUTSC/block_breaker,127967323,Verilog,block_breaker,34,0,2018-04-09 00:49:44+00:00,[],None
496,https://github.com/Aobo-xd/Verilog_practices.git,2018-04-05 13:25:59+00:00,verilog,0,Aobo-xd/Verilog_practices,128209929,Verilog,Verilog_practices,8,0,2018-04-05 13:31:53+00:00,[],None
497,https://github.com/shanyuan001/DNN.git,2018-04-05 11:50:45+00:00,First DNN Demo,0,shanyuan001/DNN,128198875,Verilog,DNN,1718,0,2018-04-05 11:51:40+00:00,[],None
498,https://github.com/fadyFaragallah/MIPS-pipelined-processor.git,2018-04-03 14:27:01+00:00,,0,fadyFaragallah/MIPS-pipelined-processor,127920761,Verilog,MIPS-pipelined-processor,7,0,2018-04-03 14:31:17+00:00,[],None
499,https://github.com/FrankLu007/Computer-Organization-Lab.git,2018-04-07 13:35:53+00:00,,0,FrankLu007/Computer-Organization-Lab,128531512,Verilog,Computer-Organization-Lab,46,0,2018-04-07 13:36:02+00:00,[],None
500,https://github.com/yukiexe/fpga-digi-clock.git,2018-04-01 01:46:28+00:00,基於 FPGA 的電子鐘,0,yukiexe/fpga-digi-clock,127586861,Verilog,fpga-digi-clock,746,0,2019-10-05 15:46:56+00:00,['fpga'],None
501,https://github.com/FreezingLeaf/CSCB58-Project.git,2018-04-04 00:23:25+00:00,project for CSCB58: Tower of Hanoi,0,FreezingLeaf/CSCB58-Project,127984184,Verilog,CSCB58-Project,6,0,2018-04-04 00:25:09+00:00,[],None
502,https://github.com/cgrundey/cgrundey_P3A.git,2018-04-04 20:47:21+00:00,Digital Design I BCD<-> Binary converter logic for the DE1 board,0,cgrundey/cgrundey_P3A,128120085,Verilog,cgrundey_P3A,9880,0,2018-04-04 20:52:39+00:00,[],None
503,https://github.com/robert-14/Computer-Architechture.git,2018-04-04 02:29:27+00:00,,0,robert-14/Computer-Architechture,127995698,Verilog,Computer-Architechture,1901,0,2018-04-04 02:39:12+00:00,[],None
504,https://github.com/donaldvenus/EE480Assignment3.git,2018-03-25 22:29:45+00:00,,0,donaldvenus/EE480Assignment3,126745849,Verilog,EE480Assignment3,42,0,2018-04-06 15:11:19+00:00,[],None
505,https://github.com/xjshengchen/Computer-Architecture.git,2018-03-26 15:08:56+00:00,,0,xjshengchen/Computer-Architecture,126847091,Verilog,Computer-Architecture,4646,0,2018-03-26 15:09:49+00:00,[],None
506,https://github.com/zhuojunxu/ECE241.git,2018-04-12 02:04:32+00:00,,0,zhuojunxu/ECE241,129178699,Verilog,ECE241,47,0,2018-04-12 02:27:14+00:00,[],None
507,https://github.com/kmedeiros1996/Computer-Architecture-Projects.git,2018-04-12 02:40:57+00:00,,0,kmedeiros1996/Computer-Architecture-Projects,129182449,Verilog,Computer-Architecture-Projects,12,0,2018-04-12 12:24:54+00:00,[],None
508,https://github.com/A-Kun/FPGA-Master.git,2018-04-15 06:15:56+00:00,FPGA Master - A Rhythm Game Based on FPGA Board ,0,A-Kun/FPGA-Master,129582718,Verilog,FPGA-Master,59,0,2018-04-15 06:16:25+00:00,[],https://api.github.com/licenses/gpl-3.0
509,https://github.com/FadyGuirguis/Mips-Processor.git,2018-04-13 10:20:05+00:00,A verilog implementation of a pipelined Mis processot ,0,FadyGuirguis/Mips-Processor,129386254,Verilog,Mips-Processor,17,0,2018-05-31 17:08:26+00:00,[],None
510,https://github.com/maomran/PRBS.git,2018-04-15 23:22:18+00:00,Pseudo Random Number Generation Using Linear Feedback Shift Registers,0,maomran/PRBS,129659500,Verilog,PRBS,66,0,2022-05-20 12:34:30+00:00,[],https://api.github.com/licenses/apache-2.0
511,https://github.com/xigh/verilog-simple-regfile.git,2018-04-19 06:51:53+00:00,Simple parameterized registry file written in verilog,0,xigh/verilog-simple-regfile,130171615,Verilog,verilog-simple-regfile,2,0,2018-04-19 06:52:38+00:00,[],https://api.github.com/licenses/bsd-2-clause
512,https://github.com/jblee3/top_ep4ce6_src.git,2018-04-09 06:21:34+00:00,,2,jblee3/top_ep4ce6_src,128724090,Verilog,top_ep4ce6_src,20,0,2018-04-24 07:49:28+00:00,[],None
513,https://github.com/TeaOfJay/mips.git,2018-04-10 01:27:02+00:00,ece 552 project for mips isa,0,TeaOfJay/mips,128854829,Verilog,mips,111,0,2018-05-02 03:25:09+00:00,[],None
514,https://github.com/mjn0898/Frogger.git,2018-04-11 02:11:16+00:00,,0,mjn0898/Frogger,129020556,Verilog,Frogger,407,0,2018-05-05 01:28:05+00:00,[],None
515,https://github.com/HelloWorldSungin/Pipeline_Processor.git,2018-04-20 14:55:17+00:00,This is implementation of pipeline processor for Verilog,0,HelloWorldSungin/Pipeline_Processor,130376545,Verilog,Pipeline_Processor,1104,0,2019-04-25 04:17:31+00:00,[],None
516,https://github.com/Sonansu04/SFU.git,2018-04-18 06:29:18+00:00,,0,Sonansu04/SFU,130014480,Verilog,SFU,42773,0,2018-04-18 07:05:57+00:00,[],None
517,https://github.com/nova0302/test_motor.git,2018-04-19 02:59:01+00:00,,0,nova0302/test_motor,130151073,Verilog,test_motor,19,0,2018-05-07 13:41:43+00:00,[],None
518,https://github.com/miapurva/CA-LAB.git,2018-04-18 09:53:43+00:00,,0,miapurva/CA-LAB,130041696,Verilog,CA-LAB,39905,0,2018-04-18 14:02:43+00:00,[],None
519,https://github.com/junyoungkim22/architecture_lab5.git,2018-04-16 08:24:35+00:00,verilog implementation of pipelined cpu,0,junyoungkim22/architecture_lab5,129709610,Verilog,architecture_lab5,67,0,2018-04-30 06:03:55+00:00,[],None
520,https://github.com/rcetin/adder-circuits.git,2018-04-15 11:14:35+00:00,Adder circuits ,0,rcetin/adder-circuits,129602477,Verilog,adder-circuits,580,0,2023-02-05 10:08:28+00:00,[],None
521,https://github.com/cuclaoliu/sockit_audio_and_vga.git,2018-04-03 06:16:24+00:00,,0,cuclaoliu/sockit_audio_and_vga,127860276,Verilog,sockit_audio_and_vga,31902,0,2018-04-03 06:22:56+00:00,[],None
522,https://github.com/sniper7398/Verilog.git,2018-04-03 22:25:44+00:00,,0,sniper7398/Verilog,127975578,Verilog,Verilog,3,0,2018-04-04 20:22:20+00:00,[],None
523,https://github.com/hl782/SingleCycleProcessor.git,2018-04-05 06:56:27+00:00,,0,hl782/SingleCycleProcessor,128169898,Verilog,SingleCycleProcessor,14959,0,2018-04-05 07:03:27+00:00,[],None
524,https://github.com/liannero/ee260_2018_spring_materials_exam_02_repo.git,2018-03-20 04:33:40+00:00,,0,liannero/ee260_2018_spring_materials_exam_02_repo,125961110,Verilog,ee260_2018_spring_materials_exam_02_repo,217,0,2019-02-21 02:14:24+00:00,[],None
525,https://github.com/arktur04/alu.git,2018-03-26 17:17:39+00:00,The ALU of a Risc-V Cpu,0,arktur04/alu,126863563,Verilog,alu,424,0,2018-04-30 05:48:47+00:00,[],None
526,https://github.com/Jacob-McDonald/Verilog-Modules.git,2018-03-21 02:35:28+00:00,,0,Jacob-McDonald/Verilog-Modules,126112351,Verilog,Verilog-Modules,67,0,2018-04-06 17:23:12+00:00,[],None
527,https://github.com/kjayawant/BranchPrediction.git,2018-03-23 15:16:00+00:00,,0,kjayawant/BranchPrediction,126502743,Verilog,BranchPrediction,438,0,2020-12-24 14:11:13+00:00,[],None
528,https://github.com/pfnsec/rpm-counter.git,2018-03-24 15:43:59+00:00,Dissertation Verilog,0,pfnsec/rpm-counter,126614292,Verilog,rpm-counter,16,0,2018-05-09 22:30:12+00:00,[],None
529,https://github.com/lonlon11/DODC-4-Thunderbird-Indicators--Verilog-.git,2018-03-29 11:55:26+00:00,Course: Design Of Digital Circuits @ ETH Zürich,0,lonlon11/DODC-4-Thunderbird-Indicators--Verilog-,127284763,Verilog,DODC-4-Thunderbird-Indicators--Verilog-,258,0,2023-01-28 17:09:57+00:00,[],https://api.github.com/licenses/mit
530,https://github.com/yaraafernanda/P2_Arqui.git,2018-04-10 13:07:16+00:00,,0,yaraafernanda/P2_Arqui,128934146,Verilog,P2_Arqui,844,0,2018-06-27 12:55:22+00:00,[],None
531,https://github.com/wenalan123/divider.git,2018-04-13 04:11:46+00:00,,0,wenalan123/divider,129346311,Verilog,divider,15627,0,2018-04-13 04:21:29+00:00,[],None
532,https://github.com/vincentxu1998/Test.git,2018-04-01 00:46:07+00:00,Test,0,vincentxu1998/Test,127583428,Verilog,Test,26371,0,2018-11-13 21:02:03+00:00,[],None
533,https://github.com/hdevi/-Android-Based-Dashboard-Control-using-CAN-and-Wifi-.git,2018-03-31 23:24:57+00:00,,0,hdevi/-Android-Based-Dashboard-Control-using-CAN-and-Wifi-,127579269,Verilog,-Android-Based-Dashboard-Control-using-CAN-and-Wifi-,1510,0,2018-04-01 01:40:14+00:00,[],None
534,https://github.com/rabiacakas/CSE-331_Computer-Organization.git,2018-04-01 17:43:24+00:00,,0,rabiacakas/CSE-331_Computer-Organization,127656361,Verilog,CSE-331_Computer-Organization,1771,0,2018-04-01 17:45:55+00:00,[],None
535,https://github.com/hvilander/WaveTableSynth.git,2018-04-17 19:47:24+00:00,ECE 641 Final Project,1,hvilander/WaveTableSynth,129956751,Verilog,WaveTableSynth,20192,0,2018-05-08 22:42:56+00:00,[],None
536,https://github.com/SamPoff/MIPS_440.git,2018-04-17 22:44:13+00:00,MIPS Project CECS 440,0,SamPoff/MIPS_440,129973440,Verilog,MIPS_440,3307,0,2018-04-17 22:52:05+00:00,[],None
537,https://github.com/RubenCoucke/SoC.git,2018-04-18 15:28:25+00:00,,0,RubenCoucke/SoC,130083520,Verilog,SoC,12,0,2018-04-18 15:29:52+00:00,[],None
538,https://github.com/itsreddy/single-core-processor.git,2018-04-17 05:38:34+00:00,,0,itsreddy/single-core-processor,129851734,Verilog,single-core-processor,5,0,2018-04-17 05:41:22+00:00,[],None
539,https://github.com/RubenCoucke/Soclab.git,2018-04-18 11:03:03+00:00,,0,RubenCoucke/Soclab,130049326,Verilog,Soclab,141938,0,2018-05-22 14:44:27+00:00,[],None
540,https://github.com/deepaknairrpf/CA_Lab.git,2018-04-19 17:46:36+00:00,Lab codes for Computer Arch ,0,deepaknairrpf/CA_Lab,130251964,Verilog,CA_Lab,271,0,2018-05-07 06:12:55+00:00,[],None
541,https://github.com/GkHabib/ComputerArchitecture_SingleCycle_CPU.git,2018-04-11 12:34:44+00:00,A single cycle CPU ,0,GkHabib/ComputerArchitecture_SingleCycle_CPU,129090928,Verilog,ComputerArchitecture_SingleCycle_CPU,19,0,2018-05-24 14:34:23+00:00,[],None
542,https://github.com/stalee/cscb58.git,2018-04-04 18:08:14+00:00,,0,stalee/cscb58,128101597,Verilog,cscb58,3942,0,2018-04-04 18:23:44+00:00,[],None
543,https://github.com/wyx000/program.git,2018-04-08 13:02:45+00:00,,0,wyx000/program,128641833,Verilog,program,16,0,2018-04-08 13:12:01+00:00,[],None
544,https://github.com/xu3kev/Digital-System-Design-NTU-CSIE-Lab1.git,2018-04-08 09:23:01+00:00,NTU CSIE Digital System Design course 2018 spring Lab 1,0,xu3kev/Digital-System-Design-NTU-CSIE-Lab1,128623584,Verilog,Digital-System-Design-NTU-CSIE-Lab1,1,0,2018-04-09 14:53:48+00:00,"['verilog', 'assignment']",None
545,https://github.com/ghjeong12/architecture_lab3.git,2018-03-19 04:16:16+00:00,Implementing single cycle cpu using verilog,0,ghjeong12/architecture_lab3,125800537,Verilog,architecture_lab3,118,0,2018-03-19 11:59:20+00:00,[],None
546,https://github.com/guoyifan97/DSP-countdown.git,2018-03-25 14:42:56+00:00,A FPGA program for my DSP class to achieve the function of countdown.,0,guoyifan97/DSP-countdown,126707196,Verilog,DSP-countdown,30,0,2018-04-08 03:50:37+00:00,[],None
547,https://github.com/prateekmohan1/branchpredictor.git,2018-03-25 01:31:29+00:00,,0,prateekmohan1/branchpredictor,126654841,Verilog,branchpredictor,22,0,2018-04-05 01:03:50+00:00,[],None
548,https://github.com/richardzeng1/frogger.git,2018-03-19 19:07:25+00:00,Verilog implementation of frogger,0,richardzeng1/frogger,125907312,Verilog,frogger,18,0,2018-03-20 21:40:22+00:00,[],None
549,https://github.com/rpybd/Pipeline-Mips-CPU.git,2018-03-26 06:03:49+00:00,"An experimental five stage Pipeline Mips CPU For 13 instructions, with forward and data risk along with control risk detection.",0,rpybd/Pipeline-Mips-CPU,126780741,Verilog,Pipeline-Mips-CPU,11,0,2018-05-15 16:34:48+00:00,[],None
550,https://github.com/Enrico31415/Project_LabAdvEl.git,2018-03-26 07:29:27+00:00,Final projet of LabAdvEl,0,Enrico31415/Project_LabAdvEl,126790422,Verilog,Project_LabAdvEl,25675,0,2018-06-13 15:03:57+00:00,[],None
551,https://github.com/reconrus/FPGA-VGA-Stack-Calculator.git,2018-04-06 02:15:51+00:00,,0,reconrus/FPGA-VGA-Stack-Calculator,128286938,Verilog,FPGA-VGA-Stack-Calculator,496,0,2018-04-26 12:15:20+00:00,[],None
552,https://github.com/AdalbertoM/Sistemas-digitais.git,2018-04-07 20:16:43+00:00,,0,AdalbertoM/Sistemas-digitais,128564675,Verilog,Sistemas-digitais,10,0,2018-07-06 13:49:13+00:00,[],None
553,https://github.com/wilguo/24-Point-Game.git,2018-04-07 01:06:50+00:00,,0,wilguo/24-Point-Game,128485113,Verilog,24-Point-Game,9866,0,2018-05-03 01:26:10+00:00,[],None
554,https://github.com/cmciris/PipelinedCPU.git,2018-04-10 05:43:43+00:00,"A design of 5-stage pipelined CPU, based on Verilog, course project of EI332.",0,cmciris/PipelinedCPU,128879745,Verilog,PipelinedCPU,7949,0,2018-04-10 05:44:11+00:00,[],None
555,https://github.com/Aakriti05/Computer-Architecture.git,2018-03-30 14:29:17+00:00,,1,Aakriti05/Computer-Architecture,127437148,Verilog,Computer-Architecture,479,0,2018-04-03 14:37:15+00:00,[],https://api.github.com/licenses/mit
556,https://github.com/nickchens/FPGAspi.git,2018-03-30 03:06:18+00:00,P1130,0,nickchens/FPGAspi,127374792,Verilog,FPGAspi,14,0,2018-03-30 03:17:34+00:00,[],None
557,https://github.com/IrshadhIbrahim/Galoisfieldadder.git,2018-03-29 18:18:27+00:00,A verilog code and testbench for performing galois field addition for m=3 and 4 for all primitive polynomials for the particular value of m,0,IrshadhIbrahim/Galoisfieldadder,127330443,Verilog,Galoisfieldadder,3,0,2018-03-29 18:20:10+00:00,[],None
558,https://github.com/abenezerarg/Reaction_Timer.git,2018-03-29 02:02:38+00:00,To create a program using a FPGA that will measure a user to react to an LED when indicated.,0,abenezerarg/Reaction_Timer,127222952,Verilog,Reaction_Timer,10,0,2018-04-15 06:36:39+00:00,[],None
559,https://github.com/ShikharJ/MIPS-Processor-Simulation.git,2018-03-31 07:55:56+00:00,Verilog-based Pipelined 32-bit MIPS Processor Simulation,0,ShikharJ/MIPS-Processor-Simulation,127511545,Verilog,MIPS-Processor-Simulation,875,0,2018-04-07 16:48:16+00:00,[],https://api.github.com/licenses/bsd-3-clause
560,https://github.com/ic7x24/verilog-bug-show.git,2018-04-03 09:21:29+00:00,Verilog错误代码展示,0,ic7x24/verilog-bug-show,127883252,Verilog,verilog-bug-show,5,0,2019-04-07 09:11:30+00:00,[],https://api.github.com/licenses/mit
561,https://github.com/rizadh/cscb58-final-project.git,2018-04-05 00:01:54+00:00,Brought to you by Team Sonic,1,rizadh/cscb58-final-project,128137632,Verilog,cscb58-final-project,20,0,2018-04-09 03:15:41+00:00,[],None
562,https://github.com/RhymeAccel/Brian-s-Trouble.git,2018-04-04 00:07:31+00:00,"Final project for CSCB58, basically a knock off version of web game, Bubble Trouble",0,RhymeAccel/Brian-s-Trouble,127983070,Verilog,Brian-s-Trouble,21,0,2020-08-16 19:53:56+00:00,[],None
563,https://github.com/cassLZT/CSCB58-.git,2018-04-03 20:00:22+00:00,2018CSCB58 Project RedGreenToe,0,cassLZT/CSCB58-,127961937,Verilog,CSCB58-,26,0,2018-04-03 20:46:25+00:00,[],None
564,https://github.com/auppunda/CS152A.git,2018-04-10 21:03:53+00:00,CS 152: DIGITAL DESIGN LAB,0,auppunda/CS152A,128994736,Verilog,CS152A,982,0,2018-06-17 06:08:16+00:00,[],None
565,https://github.com/luoyin/FPGA.git,2018-03-19 00:53:30+00:00,FPGA Notes and Designs,0,luoyin/FPGA,125782374,Verilog,FPGA,942,0,2018-08-11 14:31:49+00:00,[],None
566,https://github.com/somewhatrobotic/i2c_master_test.git,2018-03-28 03:46:23+00:00,Verilog code currently being worked on to be tested as a i2c master for an accelerometer,0,somewhatrobotic/i2c_master_test,127080311,Verilog,i2c_master_test,65,0,2018-03-28 06:57:33+00:00,[],None
567,https://github.com/tony2037/Lab4.git,2018-03-28 10:58:12+00:00,VLSI design Lab4,0,tony2037/Lab4,127127051,Verilog,Lab4,4334,0,2022-05-09 03:59:00+00:00,[],None
568,https://github.com/Shiro-Raven/verilog-MIPS.git,2018-03-28 22:44:14+00:00,A verilog-based MIPS processor with pipelining,2,Shiro-Raven/verilog-MIPS,127207078,Verilog,verilog-MIPS,178,0,2018-06-28 17:49:52+00:00,"['verilog', 'mips-architecture', 'mips', 'assembly']",None
569,https://github.com/KingBuchanan/ESD1_Lab2.git,2018-03-22 17:37:44+00:00,Embedded Systems Design Second Lab. Using a Nios 2 Processor Implement  an accumalator. Used C code and assembly. Also used an interrupt,0,KingBuchanan/ESD1_Lab2,126373050,Verilog,ESD1_Lab2,21000,0,2018-03-22 17:53:38+00:00,[],None
570,https://github.com/thibaultSurmont/LPSC.git,2018-03-28 12:37:34+00:00,,0,thibaultSurmont/LPSC,127137951,Verilog,LPSC,91378,0,2018-05-30 12:32:38+00:00,[],https://api.github.com/licenses/mit
571,https://github.com/gabrieldutra/laoc2-pratica2.git,2018-04-20 16:50:27+00:00,Prática 2 - Laboratório de Arquitetura e Organização de Computadores II,0,gabrieldutra/laoc2-pratica2,130390123,Verilog,laoc2-pratica2,21,0,2018-04-27 17:47:40+00:00,[],https://api.github.com/licenses/mit
572,https://github.com/victoriannelamp/460mlab6.git,2018-04-19 18:19:36+00:00,,0,victoriannelamp/460mlab6,130255421,Verilog,460mlab6,13,0,2018-04-20 22:55:38+00:00,[],None
573,https://github.com/JackyHung0110512/Verilog_Snippet.git,2018-03-27 07:55:17+00:00,Beginner's code resource,0,JackyHung0110512/Verilog_Snippet,126949571,Verilog,Verilog_Snippet,48,0,2019-01-08 05:07:53+00:00,[],None
574,https://github.com/CarmenMartinez/MIPS_Processor.git,2018-04-09 13:22:32+00:00,,0,CarmenMartinez/MIPS_Processor,128775345,Verilog,MIPS_Processor,362,0,2019-05-06 17:21:38+00:00,[],None
575,https://github.com/109ab8016OUYANLING/CUP_final-project.git,2018-04-18 16:13:57+00:00,計組期末專案,0,109ab8016OUYANLING/CUP_final-project,130089829,Verilog,CUP_final-project,478,0,2018-04-18 16:27:22+00:00,[],None
