// Seed: 4223719386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_10;
  uwire id_11;
  wor   id_12;
  assign id_12 = 1;
  wire id_13;
  assign id_11 = {id_5, 1} && id_12;
  assign id_8  = id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    output uwire id_3
);
  logic [7:0][1] id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  supply1 id_6 = 1'b0;
endmodule
