#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 11 17:29:37 2021
# Process ID: 130902
# Current directory: /home/rsaradhy/Work/trenz/firmware/firmware_DCPS
# Command line: vivado project_2_bram.xpr
# Log file: /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_2_bram.xpr
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.Full_Threshold_Assert_Value {100} CONFIG.Full_Threshold_Negate_Value {99}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
reset_run FIFO_10_synth_1
launch_runs -jobs 16 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
close_design
set_property -dict [list CONFIG.Full_Threshold_Assert_Value {500} CONFIG.Full_Threshold_Negate_Value {499}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
catch { [ delete_ip_run [get_ips -all FIFO_10] ] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/firmware/firmware_DCPS/project_2_bram.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
