Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:41:00 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/operator_double_div10_timing_synth.rpt
| Design       : operator_double_div10
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 d_chunk_V_15_reg_871_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.593ns (20.122%)  route 2.354ns (79.878%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.672     0.672    ap_clk
                         FDRE                                         r  d_chunk_V_15_reg_871_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  d_chunk_V_15_reg_871_reg[1]/Q
                         net (fo=1, unplaced)         0.658     1.611    grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/d_chunk_V_15_reg_871_reg[1][0]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.764 f  grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_29/O
                         net (fo=1, unplaced)         0.664     2.428    grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_29_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     2.481 f  grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_13/O
                         net (fo=1, unplaced)         0.340     2.821    grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_13_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.874 r  grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=5, unplaced)         0.692     3.566    grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/d_chunk_V_18_reg_886_reg[2][0]
                         LUT6 (Prop_lut6_I1_O)        0.053     3.619 r  grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2/O
                         net (fo=1, unplaced)         0.000     3.619    grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2_n_0
                         FDRE                                         r  grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=903, unset)          0.638     3.138    grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/ap_clk
                         FDRE                                         r  grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
                         FDRE (Setup_fdre_C_D)        0.049     3.152    grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                 -0.467    




