INFO:sim:172 - Generating IP...
Resolving generics for 'Memory'...
Applying external generics to 'Memory'...
Delivering associated files for 'Memory'...
Delivering EJava files for 'Memory'...
Generating implementation netlist for 'Memory'...
INFO:sim - Pre-processing HDL files for 'Memory'...
Running synthesis for 'Memory'
Running ngcbuild...
Writing VHO instantiation template for 'Memory'...
Writing VHDL behavioral simulation model for 'Memory'...
WARNING:sim - Overwriting existing file
   C:/Projectos_VHDL/P_29_Memory_IPCore/ipcore_dir/tmp/_cg/Memory/doc/blk_mem_ge
   n_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
C:/Projectos_VHDL/P_29_Memory_IPCore/ipcore_dir/tmp/_cg/Memory
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Memory'...
Generating metadata file...
Generating ISE project file for 'Memory'...
Generating ISE project...
XCO file found: Memory.xco
XMDF file found: Memory_xmdf.tcl
Adding C:/Projectos_VHDL/P_29_Memory_IPCore/ipcore_dir/tmp/_cg/Memory.asy -view
all -origin_type imported
Adding C:/Projectos_VHDL/P_29_Memory_IPCore/ipcore_dir/tmp/_cg/Memory.ngc -view
all -origin_type created
Checking file
"C:/Projectos_VHDL/P_29_Memory_IPCore/ipcore_dir/tmp/_cg/Memory.ngc" for project
device match ...
File "C:/Projectos_VHDL/P_29_Memory_IPCore/ipcore_dir/tmp/_cg/Memory.ngc" device
information matches project device.
Adding C:/Projectos_VHDL/P_29_Memory_IPCore/ipcore_dir/tmp/_cg/Memory.sym -view
all -origin_type imported
Adding C:/Projectos_VHDL/P_29_Memory_IPCore/ipcore_dir/tmp/_cg/Memory.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Projectos_VHDL/P_29_Memory_IPCore/ipcore_dir/tmp/_cg/Memory.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Projectos_VHDL/P_29_Memory_IPCore/ipcore_dir/tmp/_cg/Memory.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Memory"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Memory'.
