\hypertarget{union_p_o_r_t___p_m_u_x___type}{}\doxysection{PORT\+\_\+\+PMUX\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___p_m_u_x___type}\index{PORT\_PMUX\_Type@{PORT\_PMUX\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type_a80afe6cb7178f9209beaf3bae56e82f9}{PMUXE}}:4\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type_af3074df170bd30d899b681365803c887}{PMUXO}}:4\\
\} \mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type_a45541147fd5b3df5a7b05ce8fe34915c}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type_ab784b3c13d035e69fbd4f1a35d134c12}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_p_o_r_t___p_m_u_x___type_a45541147fd5b3df5a7b05ce8fe34915c}\label{union_p_o_r_t___p_m_u_x___type_a45541147fd5b3df5a7b05ce8fe34915c}} 
\index{PORT\_PMUX\_Type@{PORT\_PMUX\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_PMUX\_Type@{PORT\_PMUX\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  PORT\+\_\+\+PMUX\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___p_m_u_x___type_a80afe6cb7178f9209beaf3bae56e82f9}\label{union_p_o_r_t___p_m_u_x___type_a80afe6cb7178f9209beaf3bae56e82f9}} 
\index{PORT\_PMUX\_Type@{PORT\_PMUX\_Type}!PMUXE@{PMUXE}}
\index{PMUXE@{PMUXE}!PORT\_PMUX\_Type@{PORT\_PMUX\_Type}}
\doxysubsubsection{\texorpdfstring{PMUXE}{PMUXE}}
{\footnotesize\ttfamily uint8\+\_\+t PORT\+\_\+\+PMUX\+\_\+\+Type\+::\+PMUXE}

bit\+: 0.. 3 Peripheral Multiplexing Even ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___p_m_u_x___type_af3074df170bd30d899b681365803c887}\label{union_p_o_r_t___p_m_u_x___type_af3074df170bd30d899b681365803c887}} 
\index{PORT\_PMUX\_Type@{PORT\_PMUX\_Type}!PMUXO@{PMUXO}}
\index{PMUXO@{PMUXO}!PORT\_PMUX\_Type@{PORT\_PMUX\_Type}}
\doxysubsubsection{\texorpdfstring{PMUXO}{PMUXO}}
{\footnotesize\ttfamily uint8\+\_\+t PORT\+\_\+\+PMUX\+\_\+\+Type\+::\+PMUXO}

bit\+: 4.. 7 Peripheral Multiplexing Odd ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___p_m_u_x___type_ab784b3c13d035e69fbd4f1a35d134c12}\label{union_p_o_r_t___p_m_u_x___type_ab784b3c13d035e69fbd4f1a35d134c12}} 
\index{PORT\_PMUX\_Type@{PORT\_PMUX\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_PMUX\_Type@{PORT\_PMUX\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t PORT\+\_\+\+PMUX\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
