{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475189876538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475189876539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:57:56 2016 " "Processing started: Thu Sep 29 15:57:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475189876539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475189876539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task3 -c task3 --analyze_file=\"C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off task3 -c task3 --analyze_file=\"C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475189876539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475189877099 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(38) " "VHDL syntax error at circle_datapath.vhd(38) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"+\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(38) " "VHDL syntax error at circle_datapath.vhd(38) near text \"+\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"y_address\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(39) " "VHDL syntax error at circle_datapath.vhd(39) near text \"y_address\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"+\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(39) " "VHDL syntax error at circle_datapath.vhd(39) near text \"+\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(41) " "VHDL syntax error at circle_datapath.vhd(41) near text \"elsif\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(42) " "VHDL syntax error at circle_datapath.vhd(42) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"+\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(42) " "VHDL syntax error at circle_datapath.vhd(42) near text \"+\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"y_address\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(43) " "VHDL syntax error at circle_datapath.vhd(43) near text \"y_address\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"+\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(43) " "VHDL syntax error at circle_datapath.vhd(43) near text \"+\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(45) " "VHDL syntax error at circle_datapath.vhd(45) near text \"elsif\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(46) " "VHDL syntax error at circle_datapath.vhd(46) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(46) " "VHDL syntax error at circle_datapath.vhd(46) near text \"-\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"y_address\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(47) " "VHDL syntax error at circle_datapath.vhd(47) near text \"y_address\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877945 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"+\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(47) " "VHDL syntax error at circle_datapath.vhd(47) near text \"+\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877946 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(49) " "VHDL syntax error at circle_datapath.vhd(49) near text \"elsif\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877946 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(50) " "VHDL syntax error at circle_datapath.vhd(50) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877946 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(50) " "VHDL syntax error at circle_datapath.vhd(50) near text \"-\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877946 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"y_address\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(51) " "VHDL syntax error at circle_datapath.vhd(51) near text \"y_address\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877946 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"+\";  expecting \"(\", or \"'\", or \".\" circle_datapath.vhd(51) " "VHDL syntax error at circle_datapath.vhd(51) near text \"+\";  expecting \"(\", or \"'\", or \".\"" {  } { { "output_files/circle_datapath.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN_311_git/cpen311/Lab2/Task3/output_files/circle_datapath.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475189877946 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475189878003 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 29 15:57:58 2016 " "Processing ended: Thu Sep 29 15:57:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475189878003 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475189878003 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475189878003 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475189878003 ""}
