;redcode
;assert 1
	SPL 0, <-0
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #0, -0
	SUB #0, -6
	SUB @127, 100
	MOV 300, 90
	CMP 280, 270
	CMP -12, @10
	DJN -7, @-20
	SUB #12, @280
	SUB #12, @280
	JMN @12, #580
	SUB <0, <0
	CMP -12, @10
	SUB @127, 100
	SLT 130, 4
	SUB <0, <0
	SUB 280, 270
	SUB 12, @10
	SUB @127, 106
	SLT 130, 4
	MOV @13, 0
	MOV 300, 90
	CMP 200, 300
	MOV 300, 90
	MOV 300, 90
	SPL 0, <60
	CMP -65, 0
	ADD -700, -17
	SUB #0, -6
	SUB #72, @200
	CMP #0, -6
	CMP -0, 0
	SUB #72, @200
	SUB 300, 90
	JMP 3, #21
	DJN -1, @-20
	MOV 300, 90
	SPL 0, <-0
	JMP @72, #206
	SUB -0, 0
	SPL 0, <-0
	JMP @72, #206
	SPL 0, <-0
	JMP @72, #206
	CMP -7, <-420
	CMP -7, <-420
