
ADDRESS_SPACE zpu_core_medium_i0_memory 
    RAMB16 [0x00000000:0x0000ffff]
    BUS_BLOCK 
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram32 [31:31] PLACED = X1Y0;  // [31:30] [ 1: 0]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram31 [30:30] PLACED = X1Y2;  // [29:28] [ 3: 2]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram30 [29:29] PLACED = X1Y4;  // [27:26] [ 5: 4]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram29 [28:28] PLACED = X1Y6;  // [25:24] [ 7: 6]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram28 [27:27] PLACED = X1Y8;  // [23:22] [ 9: 8]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram27 [26:26] PLACED = X1Y10; // [21:20] [11:10]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram26 [25:25] PLACED = X1Y12; // [19:18] [13:12]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram25 [24:24] PLACED = X1Y14; // [17:16] [15:14]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram24 [23:23] PLACED = X1Y16;  // [15:14] [17:16]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram23 [22:22] PLACED = X1Y18;  // [13:12] [19:18]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram22 [21:21] PLACED = X1Y20;  // [11:10] [21:20]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram21 [20:20] PLACED = X1Y22;  // [ 9: 8] [23:22]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram20 [19:19] PLACED = X1Y24;  // [ 7: 6] [25:24]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram19 [18:18] PLACED = X1Y26; // [ 5: 4] [27:26]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram18 [17:17] PLACED = X1Y28; // [ 3: 2] [29:28]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram17 [16:16] PLACED = X1Y30; // [ 1: 0] [31:30]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram16 [15:15] PLACED = X0Y0;  // [31:30] [ 1: 0]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram15 [14:14] PLACED = X0Y2;  // [29:28] [ 3: 2]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram14 [13:13] PLACED = X0Y4;  // [27:26] [ 5: 4]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram13 [12:12] PLACED = X0Y6;  // [25:24] [ 7: 6]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram12 [11:11] PLACED = X0Y8;  // [23:22] [ 9: 8]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram11 [10:10] PLACED = X0Y10; // [21:20] [11:10]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram10 [ 9: 9] PLACED = X0Y12; // [19:18] [13:12]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram9  [ 8: 8] PLACED = X0Y14; // [17:16] [15:14]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram8  [ 7: 7] PLACED = X0Y16;  // [15:14] [17:16]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram7  [ 6: 6] PLACED = X0Y18;  // [13:12] [19:18]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram6  [ 5: 5] PLACED = X0Y20;  // [11:10] [21:20]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram5  [ 4: 4] PLACED = X0Y22;  // [ 9: 8] [23:22]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram4  [ 3: 3] PLACED = X0Y24;  // [ 7: 6] [25:24]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram3  [ 2: 2] PLACED = X0Y26; // [ 5: 4] [27:26]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram2  [ 1: 1] PLACED = X0Y28; // [ 3: 2] [29:28]
        box_i0/dualport_ram_ahb_wrapper_i0/dualport_ram_i0/Mram_ram1  [ 0: 0] PLACED = X0Y30; // [ 1: 0] [31:30]
    END_BUS_BLOCK;
END_ADDRESS_SPACE;
