strict digraph "" {
	node [label="\N"];
	"438:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2170027590>",
		clk_sens=False,
		fillcolor=gold,
		label="438:AL",
		sens="['csr_op', 'CSR_OP_READ']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['CSR_OP_CLEAR', 'CSR_OP_SET', 'csr_op', 'CSR_OP_READ', 'instr']"];
	"438:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2170027350>",
		fillcolor=turquoise,
		label="438:BL
csr_op_o = csr_op;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170027110>]",
		style=filled,
		typ=Block];
	"438:AL" -> "438:BL"	 [cond="[]",
		lineno=None];
	"Leaf_438:AL"	 [def_var="['csr_op_o']",
		label="Leaf_438:AL"];
	"440:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2170027490>",
		fillcolor=springgreen,
		label="440:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"438:BL" -> "440:IF"	 [cond="[]",
		lineno=None];
	"441:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170027650>",
		fillcolor=cadetblue,
		label="441:BS
csr_op_o = CSR_OP_READ;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170027650>]",
		style=filled,
		typ=BlockingSubstitution];
	"441:BS" -> "Leaf_438:AL"	 [cond="[]",
		lineno=None];
	"440:IF" -> "441:BS"	 [cond="['csr_op', 'CSR_OP_SET', 'csr_op', 'CSR_OP_CLEAR', 'instr']",
		label="(((csr_op == CSR_OP_SET) || (csr_op == CSR_OP_CLEAR)) && (instr[19:15] == 1'sb0))",
		lineno=440];
}
