{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "16", "@timestamp": "2019-12-16T05:26:38.000038-05:00", "@year": "2019", "@month": "12"}, "ait:date-sort": {"@day": "01", "@year": "2014", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "Estonian Science Foundation", "xocs:funding-id": "9251"}, "xocs:funding-addon-generated-timestamp": "2021-02-02T21:14:47.375950Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": {"$": "Department of Electronics, Telecommunications and Informatics, IEETA, University of Aveiro"}, "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "@type": "auth", "ce:surname": "Silva", "@auid": "57212234933", "ce:indexed-name": "Silva J."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@country": "est", "organization": {"$": "Computer Department, Tallinn University of Technology"}, "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Rjabov", "@auid": "56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Application of extensible processing platforms for experiments with FPGA-based circuits", "abstracts": "Extensible processing platforms combine a high performance multi-core processor with a programmable logic on the same microchip. The paper describes how such platform has been used to provide support for experiments with competitive devices implemented in the programmable logic. The processor receives initial data from a host PC, copies the data to memory, which can also be accessed from the reconfigurable logic, activates the analyzed devices that execute operations over the data, and collects the results from the devices that finally are transmitted to the host PC. There are two main contributions in the paper that are 1) the developed technique of interaction of the processing system with the reconfigurable logic through a shared memory window; 2) a set of experiments illustrating the technique. \u00a9 2014 IEEE.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "extensible processing platform", "@xml:lang": "eng"}, {"$": "parallel circuits", "@xml:lang": "eng"}, {"$": "processing system", "@xml:lang": "eng"}, {"$": "programmable logic", "@xml:lang": "eng"}, {"$": "shared window", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "Proceedings of the Mediterranean Electrotechnical Conference - MELECON", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "467", "@last": "471"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9781479923373", "@type": "print", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2014 17th IEEE Mediterranean Electrotechnical Conference, MELECON 2014", "confsponsors": {"confsponsor": null, "@complete": "y"}, "confcatnumber": "CFP14MEL-ART", "conflocation": {"city-group": "Beirut", "@country": "lbn"}, "confcode": "106282", "confdate": {"enddate": {"@day": "16", "@year": "2014", "@month": "04"}, "startdate": {"@day": "13", "@year": "2014", "@month": "04"}}}}}, "sourcetitle": "Proceedings of the Mediterranean Electrotechnical Conference - MELECON", "publicationdate": {"year": "2014", "date-text": {"@xfab-added": "true", "$": "2014"}}, "codencode": "PMECF", "sourcetitle-abbrev": "Proc Mediterr Electrotech Conf MELECON", "@country": "usa", "issuetitle": "MELECON 2014 - 2014 17th IEEE Mediterranean Electrotechnical Conference", "publicationyear": {"@first": "2014"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "6820579", "@srcid": "57064"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "901.3", "classification-description": "Engineering Research"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": "2208"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}, "grantlist": {"@complete": "n", "grant": {"grant-id": "9251", "grant-acronym": "ETF", "grant-agency": "Estonian Science Foundation"}}}, "item-info": {"copyright": {"$": "Copyright 2014 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "29", "@year": "2014", "@month": "07"}}, "itemidlist": {"itemid": [{"$": "373518202", "@idtype": "PUI"}, {"$": "353683045", "@idtype": "CAR-ID"}, {"$": "20142917959858", "@idtype": "CPX"}, {"$": "84904162713", "@idtype": "SCP"}, {"$": "84904162713", "@idtype": "SGR"}], "ce:doi": "10.1109/MELCON.2014.6820579"}}, "tail": {"bibliography": {"@refcount": "12", "reference": [{"ref-fulltext": "V. Sklyarov and I. Skliarova, Parallel Processing in FPGA-based Digital Circuits and Systems. Tallinn, TUT Press, 2013.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84885611286", "@idtype": "SGR"}}, "ref-text": "Tallinn TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Parallel Processing in FPGA-based Digital Circuits and Systems"}}, {"ref-fulltext": "A. Zakrevskij, Yu. Pottoson, and L. Cheremisiniva, Combinatorial Algorithms of Discrete Mathematics, Tallinn, TUT Press, 2008.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-text": "Tallinn, TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottoson", "ce:indexed-name": "Pottoson Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisiniva", "ce:indexed-name": "Cheremisiniva L."}]}, "ref-sourcetitle": "Combinatorial Algorithms of Discrete Mathematics"}}, {"ref-fulltext": "D.G. Bailey, Design for Embedded Image Processing on FPGAs, John Wiley and Sons, 2011.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84891583373", "@idtype": "SGR"}}, "ref-text": "John Wiley and Sons", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.G.", "@_fa": "true", "ce:surname": "Bailey", "ce:indexed-name": "Bailey D.G."}]}, "ref-sourcetitle": "Design for Embedded Image Processing on FPGAs"}}, {"ref-fulltext": "Xilinx Inc., ISE Design Suite, available at: Http://www.xilinx.com/ products/design-tools/ise-design-suite/.", "@id": "4", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/products/design-tools/ise-design-suite", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84875724756", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc available at:", "ref-sourcetitle": "ISE Design Suite"}}, {"ref-fulltext": "Xilinx Inc., Zynq-7000 All Programmable SoC Overview, available at: Http://www.xilinx.com/support/documentation/data-sheets/ds190-Zynq-7000- Overview.pdf.", "@id": "5", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data-sheets/ ds190-Zynq-7000-Overview.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84890624261", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc available at:", "ref-sourcetitle": "Zynq-7000 All Programmable SoC Overview"}}, {"ref-fulltext": "B. Parhami, Efficient Hamming Weight Comparators for Binary Vectors Based on Accumulative and Up/Down Parallel Counters, IEEE Trans. on Circuits and Systems-II: Express Briefs, vol. 56, no. 2, pp. 167-171, February 2009.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-text": "February", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Trans. on Circuits and Systems-II: Express Briefs"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Digital Hamming Weight and Distance Analyzers for Binary Vectors and Matrices\", International Journal of Innovative Computing, Information and Control, vol. 9, no. 12, ISSN 1349-4198, December 2013, pp. 4825-4849.", "@id": "7", "ref-info": {"ref-title": {"ref-titletext": "Digital hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-text": "ISSN 1349-4198, December 2013", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Design and implementation of counting networks\", accepted for publication in Computing Journal, Springer, ISSN 0010-485X, 2013.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84904212109", "@idtype": "SGR"}}, "ref-text": "accepted for publication in", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing Journal, Springer, ISSN 0010-485X"}}, {"ref-fulltext": "Xilinx Inc., AXI Lite IPIF, available at: Http://www.xilinx.com/products/ intellectual-property/axi-lite-ipif.htm.", "@id": "9", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/products/intellectual-property/axi-lite-ipif.htm", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84904169351", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc available at:", "ref-sourcetitle": "AXI Lite IPIF"}}, {"ref-fulltext": "V. Pedroni, Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations, Proc. of the IEEE International Symposium on Circuits and Systems-ISCAS'2004, pp. 585-588.", "@id": "10", "ref-info": {"ref-title": {"ref-titletext": "Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "4344641523", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "585", "@last": "588"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V."}]}, "ref-sourcetitle": "Proc. of the IEEE International Symposium on Circuits and Systems-ISCAS'2004"}}, {"ref-fulltext": "S.J. Piestrak, \"Efficient hamming weight comparators of binary vectors\", Electronic Letters, vol. 43, no. 11, pp. 611-612, May 2007.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-text": "May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronic Letters"}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming. Sorting and Searching, vol. III, Addison-Wesley, 1973.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1973"}, "ref-title": {"ref-titletext": "The art of computer programming"}, "refd-itemidlist": {"itemid": {"$": "0003352252", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "Sorting and Searching"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84904162713", "dc:description": "Extensible processing platforms combine a high performance multi-core processor with a programmable logic on the same microchip. The paper describes how such platform has been used to provide support for experiments with competitive devices implemented in the programmable logic. The processor receives initial data from a host PC, copies the data to memory, which can also be accessed from the reconfigurable logic, activates the analyzed devices that execute operations over the data, and collects the results from the devices that finally are transmitted to the host PC. There are two main contributions in the paper that are 1) the developed technique of interaction of the processing system with the reconfigurable logic through a shared memory window; 2) a set of experiments illustrating the technique. \u00a9 2014 IEEE.", "prism:coverDate": "2014-01-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84904162713", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84904162713"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84904162713&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84904162713&origin=inward"}], "prism:isbn": "9781479923373", "prism:publicationName": "Proceedings of the Mediterranean Electrotechnical Conference - MELECON", "source-id": "57064", "citedby-count": "0", "subtype": "cp", "prism:pageRange": "467-471", "dc:title": "Application of extensible processing platforms for experiments with FPGA-based circuits", "prism:endingPage": "471", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/MELCON.2014.6820579", "prism:startingPage": "467", "article-number": "6820579", "dc:identifier": "SCOPUS_ID:84904162713", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Host-PC", "@weight": "b", "@candidate": "n"}, {"$": "Multi-core processor", "@weight": "b", "@candidate": "n"}, {"$": "Parallel circuits", "@weight": "b", "@candidate": "n"}, {"$": "Processing platform", "@weight": "b", "@candidate": "n"}, {"$": "Processing systems", "@weight": "b", "@candidate": "n"}, {"$": "Programmable logic", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable logic", "@weight": "b", "@candidate": "n"}, {"$": "Shared memory", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "extensible processing platform"}, {"@_fa": "true", "$": "parallel circuits"}, {"@_fa": "true", "$": "processing system"}, {"@_fa": "true", "$": "programmable logic"}, {"@_fa": "true", "$": "shared window"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Silva", "@auid": "57212234933", "author-url": "https://api.elsevier.com/content/author/author_id/57212234933", "ce:indexed-name": "Silva J."}, {"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}