;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SS */
SS__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
SS__0__MASK EQU 0x04
SS__0__PC EQU CYREG_IO_PC_PRT15_PC2
SS__0__PORT EQU 15
SS__0__SHIFT EQU 2
SS__AG EQU CYREG_PRT15_AG
SS__AMUX EQU CYREG_PRT15_AMUX
SS__BIE EQU CYREG_PRT15_BIE
SS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SS__BYP EQU CYREG_PRT15_BYP
SS__CTL EQU CYREG_PRT15_CTL
SS__DM0 EQU CYREG_PRT15_DM0
SS__DM1 EQU CYREG_PRT15_DM1
SS__DM2 EQU CYREG_PRT15_DM2
SS__DR EQU CYREG_PRT15_DR
SS__INP_DIS EQU CYREG_PRT15_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT15_LCD_EN
SS__MASK EQU 0x04
SS__PORT EQU 15
SS__PRT EQU CYREG_PRT15_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SS__PS EQU CYREG_PRT15_PS
SS__SHIFT EQU 2
SS__SLW EQU CYREG_PRT15_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* MISO_2 */
MISO_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
MISO_2__0__MASK EQU 0x01
MISO_2__0__PC EQU CYREG_IO_PC_PRT15_PC0
MISO_2__0__PORT EQU 15
MISO_2__0__SHIFT EQU 0
MISO_2__AG EQU CYREG_PRT15_AG
MISO_2__AMUX EQU CYREG_PRT15_AMUX
MISO_2__BIE EQU CYREG_PRT15_BIE
MISO_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MISO_2__BYP EQU CYREG_PRT15_BYP
MISO_2__CTL EQU CYREG_PRT15_CTL
MISO_2__DM0 EQU CYREG_PRT15_DM0
MISO_2__DM1 EQU CYREG_PRT15_DM1
MISO_2__DM2 EQU CYREG_PRT15_DM2
MISO_2__DR EQU CYREG_PRT15_DR
MISO_2__INP_DIS EQU CYREG_PRT15_INP_DIS
MISO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MISO_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MISO_2__LCD_EN EQU CYREG_PRT15_LCD_EN
MISO_2__MASK EQU 0x01
MISO_2__PORT EQU 15
MISO_2__PRT EQU CYREG_PRT15_PRT
MISO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MISO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MISO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MISO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MISO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MISO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MISO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MISO_2__PS EQU CYREG_PRT15_PS
MISO_2__SHIFT EQU 0
MISO_2__SLW EQU CYREG_PRT15_SLW

/* MOSI_2 */
MOSI_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
MOSI_2__0__MASK EQU 0x02
MOSI_2__0__PC EQU CYREG_IO_PC_PRT15_PC1
MOSI_2__0__PORT EQU 15
MOSI_2__0__SHIFT EQU 1
MOSI_2__AG EQU CYREG_PRT15_AG
MOSI_2__AMUX EQU CYREG_PRT15_AMUX
MOSI_2__BIE EQU CYREG_PRT15_BIE
MOSI_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MOSI_2__BYP EQU CYREG_PRT15_BYP
MOSI_2__CTL EQU CYREG_PRT15_CTL
MOSI_2__DM0 EQU CYREG_PRT15_DM0
MOSI_2__DM1 EQU CYREG_PRT15_DM1
MOSI_2__DM2 EQU CYREG_PRT15_DM2
MOSI_2__DR EQU CYREG_PRT15_DR
MOSI_2__INP_DIS EQU CYREG_PRT15_INP_DIS
MOSI_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MOSI_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MOSI_2__LCD_EN EQU CYREG_PRT15_LCD_EN
MOSI_2__MASK EQU 0x02
MOSI_2__PORT EQU 15
MOSI_2__PRT EQU CYREG_PRT15_PRT
MOSI_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MOSI_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MOSI_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MOSI_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MOSI_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MOSI_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MOSI_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MOSI_2__PS EQU CYREG_PRT15_PS
MOSI_2__SHIFT EQU 1
MOSI_2__SLW EQU CYREG_PRT15_SLW

/* SCLK_2 */
SCLK_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
SCLK_2__0__MASK EQU 0x02
SCLK_2__0__PC EQU CYREG_PRT3_PC1
SCLK_2__0__PORT EQU 3
SCLK_2__0__SHIFT EQU 1
SCLK_2__AG EQU CYREG_PRT3_AG
SCLK_2__AMUX EQU CYREG_PRT3_AMUX
SCLK_2__BIE EQU CYREG_PRT3_BIE
SCLK_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SCLK_2__BYP EQU CYREG_PRT3_BYP
SCLK_2__CTL EQU CYREG_PRT3_CTL
SCLK_2__DM0 EQU CYREG_PRT3_DM0
SCLK_2__DM1 EQU CYREG_PRT3_DM1
SCLK_2__DM2 EQU CYREG_PRT3_DM2
SCLK_2__DR EQU CYREG_PRT3_DR
SCLK_2__INP_DIS EQU CYREG_PRT3_INP_DIS
SCLK_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SCLK_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SCLK_2__LCD_EN EQU CYREG_PRT3_LCD_EN
SCLK_2__MASK EQU 0x02
SCLK_2__PORT EQU 3
SCLK_2__PRT EQU CYREG_PRT3_PRT
SCLK_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SCLK_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SCLK_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SCLK_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SCLK_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SCLK_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SCLK_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SCLK_2__PS EQU CYREG_PRT3_PS
SCLK_2__SHIFT EQU 1
SCLK_2__SLW EQU CYREG_PRT3_SLW

/* SPIM_1 */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB07_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB07_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB07_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB07_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB07_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB07_F1
SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x00
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x01
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x01

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB05_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

/* LED_pin */
LED_pin__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LED_pin__0__MASK EQU 0x02
LED_pin__0__PC EQU CYREG_PRT0_PC1
LED_pin__0__PORT EQU 0
LED_pin__0__SHIFT EQU 1
LED_pin__AG EQU CYREG_PRT0_AG
LED_pin__AMUX EQU CYREG_PRT0_AMUX
LED_pin__BIE EQU CYREG_PRT0_BIE
LED_pin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_pin__BYP EQU CYREG_PRT0_BYP
LED_pin__CTL EQU CYREG_PRT0_CTL
LED_pin__DM0 EQU CYREG_PRT0_DM0
LED_pin__DM1 EQU CYREG_PRT0_DM1
LED_pin__DM2 EQU CYREG_PRT0_DM2
LED_pin__DR EQU CYREG_PRT0_DR
LED_pin__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_pin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_pin__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_pin__MASK EQU 0x02
LED_pin__PORT EQU 0
LED_pin__PRT EQU CYREG_PRT0_PRT
LED_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_pin__PS EQU CYREG_PRT0_PS
LED_pin__SHIFT EQU 1
LED_pin__SLW EQU CYREG_PRT0_SLW

/* Speed_pin */
Speed_pin__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Speed_pin__0__MASK EQU 0x80
Speed_pin__0__PC EQU CYREG_PRT1_PC7
Speed_pin__0__PORT EQU 1
Speed_pin__0__SHIFT EQU 7
Speed_pin__AG EQU CYREG_PRT1_AG
Speed_pin__AMUX EQU CYREG_PRT1_AMUX
Speed_pin__BIE EQU CYREG_PRT1_BIE
Speed_pin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Speed_pin__BYP EQU CYREG_PRT1_BYP
Speed_pin__CTL EQU CYREG_PRT1_CTL
Speed_pin__DM0 EQU CYREG_PRT1_DM0
Speed_pin__DM1 EQU CYREG_PRT1_DM1
Speed_pin__DM2 EQU CYREG_PRT1_DM2
Speed_pin__DR EQU CYREG_PRT1_DR
Speed_pin__INP_DIS EQU CYREG_PRT1_INP_DIS
Speed_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Speed_pin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Speed_pin__LCD_EN EQU CYREG_PRT1_LCD_EN
Speed_pin__MASK EQU 0x80
Speed_pin__PORT EQU 1
Speed_pin__PRT EQU CYREG_PRT1_PRT
Speed_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Speed_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Speed_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Speed_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Speed_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Speed_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Speed_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Speed_pin__PS EQU CYREG_PRT1_PS
Speed_pin__SHIFT EQU 7
Speed_pin__SLW EQU CYREG_PRT1_SLW

/* isr_clock */
isr_clock__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_clock__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_clock__INTC_MASK EQU 0x20000
isr_clock__INTC_NUMBER EQU 17
isr_clock__INTC_PRIOR_NUM EQU 7
isr_clock__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_clock__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_clock__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Enable_pin */
Enable_pin__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Enable_pin__0__MASK EQU 0x04
Enable_pin__0__PC EQU CYREG_PRT0_PC2
Enable_pin__0__PORT EQU 0
Enable_pin__0__SHIFT EQU 2
Enable_pin__AG EQU CYREG_PRT0_AG
Enable_pin__AMUX EQU CYREG_PRT0_AMUX
Enable_pin__BIE EQU CYREG_PRT0_BIE
Enable_pin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Enable_pin__BYP EQU CYREG_PRT0_BYP
Enable_pin__CTL EQU CYREG_PRT0_CTL
Enable_pin__DM0 EQU CYREG_PRT0_DM0
Enable_pin__DM1 EQU CYREG_PRT0_DM1
Enable_pin__DM2 EQU CYREG_PRT0_DM2
Enable_pin__DR EQU CYREG_PRT0_DR
Enable_pin__INP_DIS EQU CYREG_PRT0_INP_DIS
Enable_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Enable_pin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Enable_pin__LCD_EN EQU CYREG_PRT0_LCD_EN
Enable_pin__MASK EQU 0x04
Enable_pin__PORT EQU 0
Enable_pin__PRT EQU CYREG_PRT0_PRT
Enable_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Enable_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Enable_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Enable_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Enable_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Enable_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Enable_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Enable_pin__PS EQU CYREG_PRT0_PS
Enable_pin__SHIFT EQU 2
Enable_pin__SLW EQU CYREG_PRT0_SLW

/* isr_uart_rx */
isr_uart_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_uart_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_uart_rx__INTC_MASK EQU 0x01
isr_uart_rx__INTC_NUMBER EQU 0
isr_uart_rx__INTC_PRIOR_NUM EQU 7
isr_uart_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_uart_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_uart_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Switch_input */
Switch_input__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Switch_input__0__MASK EQU 0x01
Switch_input__0__PC EQU CYREG_PRT0_PC0
Switch_input__0__PORT EQU 0
Switch_input__0__SHIFT EQU 0
Switch_input__AG EQU CYREG_PRT0_AG
Switch_input__AMUX EQU CYREG_PRT0_AMUX
Switch_input__BIE EQU CYREG_PRT0_BIE
Switch_input__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Switch_input__BYP EQU CYREG_PRT0_BYP
Switch_input__CTL EQU CYREG_PRT0_CTL
Switch_input__DM0 EQU CYREG_PRT0_DM0
Switch_input__DM1 EQU CYREG_PRT0_DM1
Switch_input__DM2 EQU CYREG_PRT0_DM2
Switch_input__DR EQU CYREG_PRT0_DR
Switch_input__INP_DIS EQU CYREG_PRT0_INP_DIS
Switch_input__INTSTAT EQU CYREG_PICU0_INTSTAT
Switch_input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Switch_input__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Switch_input__LCD_EN EQU CYREG_PRT0_LCD_EN
Switch_input__MASK EQU 0x01
Switch_input__PORT EQU 0
Switch_input__PRT EQU CYREG_PRT0_PRT
Switch_input__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Switch_input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Switch_input__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Switch_input__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Switch_input__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Switch_input__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Switch_input__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Switch_input__PS EQU CYREG_PRT0_PS
Switch_input__SHIFT EQU 0
Switch_input__SLW EQU CYREG_PRT0_SLW
Switch_input__SNAP EQU CYREG_PICU0_SNAP

/* Switch_output */
Switch_output__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Switch_output__0__MASK EQU 0x08
Switch_output__0__PC EQU CYREG_PRT0_PC3
Switch_output__0__PORT EQU 0
Switch_output__0__SHIFT EQU 3
Switch_output__AG EQU CYREG_PRT0_AG
Switch_output__AMUX EQU CYREG_PRT0_AMUX
Switch_output__BIE EQU CYREG_PRT0_BIE
Switch_output__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Switch_output__BYP EQU CYREG_PRT0_BYP
Switch_output__CTL EQU CYREG_PRT0_CTL
Switch_output__DM0 EQU CYREG_PRT0_DM0
Switch_output__DM1 EQU CYREG_PRT0_DM1
Switch_output__DM2 EQU CYREG_PRT0_DM2
Switch_output__DR EQU CYREG_PRT0_DR
Switch_output__INP_DIS EQU CYREG_PRT0_INP_DIS
Switch_output__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Switch_output__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Switch_output__LCD_EN EQU CYREG_PRT0_LCD_EN
Switch_output__MASK EQU 0x08
Switch_output__PORT EQU 0
Switch_output__PRT EQU CYREG_PRT0_PRT
Switch_output__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Switch_output__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Switch_output__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Switch_output__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Switch_output__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Switch_output__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Switch_output__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Switch_output__PS EQU CYREG_PRT0_PS
Switch_output__SHIFT EQU 3
Switch_output__SLW EQU CYREG_PRT0_SLW

/* VDAC8_Enabling */
VDAC8_Enabling_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_Enabling_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_Enabling_viDAC8__D EQU CYREG_DAC2_D
VDAC8_Enabling_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_Enabling_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_Enabling_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_Enabling_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_Enabling_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_Enabling_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_Enabling_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_Enabling_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_Enabling_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_Enabling_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_Enabling_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_Enabling_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_Enabling_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_Enabling_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_Enabling_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_Enabling_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_Enabling_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_Enabling_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_Enabling_viDAC8__TST EQU CYREG_DAC2_TST

/* PGA_SpeedControl */
PGA_SpeedControl_SC__BST EQU CYREG_SC1_BST
PGA_SpeedControl_SC__CLK EQU CYREG_SC1_CLK
PGA_SpeedControl_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_SpeedControl_SC__CMPINV_MASK EQU 0x02
PGA_SpeedControl_SC__CPTR EQU CYREG_SC_CPTR
PGA_SpeedControl_SC__CPTR_MASK EQU 0x02
PGA_SpeedControl_SC__CR0 EQU CYREG_SC1_CR0
PGA_SpeedControl_SC__CR1 EQU CYREG_SC1_CR1
PGA_SpeedControl_SC__CR2 EQU CYREG_SC1_CR2
PGA_SpeedControl_SC__MSK EQU CYREG_SC_MSK
PGA_SpeedControl_SC__MSK_MASK EQU 0x02
PGA_SpeedControl_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_SpeedControl_SC__PM_ACT_MSK EQU 0x02
PGA_SpeedControl_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_SpeedControl_SC__PM_STBY_MSK EQU 0x02
PGA_SpeedControl_SC__SR EQU CYREG_SC_SR
PGA_SpeedControl_SC__SR_MASK EQU 0x02
PGA_SpeedControl_SC__SW0 EQU CYREG_SC1_SW0
PGA_SpeedControl_SC__SW10 EQU CYREG_SC1_SW10
PGA_SpeedControl_SC__SW2 EQU CYREG_SC1_SW2
PGA_SpeedControl_SC__SW3 EQU CYREG_SC1_SW3
PGA_SpeedControl_SC__SW4 EQU CYREG_SC1_SW4
PGA_SpeedControl_SC__SW6 EQU CYREG_SC1_SW6
PGA_SpeedControl_SC__SW7 EQU CYREG_SC1_SW7
PGA_SpeedControl_SC__SW8 EQU CYREG_SC1_SW8
PGA_SpeedControl_SC__WRK1 EQU CYREG_SC_WRK1
PGA_SpeedControl_SC__WRK1_MASK EQU 0x02

/* Clock_TempSampling */
Clock_TempSampling__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_TempSampling__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_TempSampling__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_TempSampling__CFG2_SRC_SEL_MASK EQU 0x07
Clock_TempSampling__INDEX EQU 0x02
Clock_TempSampling__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_TempSampling__PM_ACT_MSK EQU 0x04
Clock_TempSampling__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_TempSampling__PM_STBY_MSK EQU 0x04

/* VDAC8_SpeedControl */
VDAC8_SpeedControl_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_SpeedControl_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_SpeedControl_viDAC8__D EQU CYREG_DAC3_D
VDAC8_SpeedControl_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_SpeedControl_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_SpeedControl_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_SpeedControl_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_SpeedControl_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_SpeedControl_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_SpeedControl_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_SpeedControl_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_SpeedControl_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_SpeedControl_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_SpeedControl_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_SpeedControl_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_SpeedControl_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_SpeedControl_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_SpeedControl_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_SpeedControl_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_SpeedControl_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_SpeedControl_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_SpeedControl_viDAC8__TST EQU CYREG_DAC3_TST

/* Temp_sample_counter */
Temp_sample_counter_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Temp_sample_counter_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Temp_sample_counter_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Temp_sample_counter_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Temp_sample_counter_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Temp_sample_counter_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Temp_sample_counter_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Temp_sample_counter_CounterHW__PER0 EQU CYREG_TMR0_PER0
Temp_sample_counter_CounterHW__PER1 EQU CYREG_TMR0_PER1
Temp_sample_counter_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Temp_sample_counter_CounterHW__PM_ACT_MSK EQU 0x01
Temp_sample_counter_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Temp_sample_counter_CounterHW__PM_STBY_MSK EQU 0x01
Temp_sample_counter_CounterHW__RT0 EQU CYREG_TMR0_RT0
Temp_sample_counter_CounterHW__RT1 EQU CYREG_TMR0_RT1
Temp_sample_counter_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* switch_input_interrupt */
switch_input_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
switch_input_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
switch_input_interrupt__INTC_MASK EQU 0x10
switch_input_interrupt__INTC_NUMBER EQU 4
switch_input_interrupt__INTC_PRIOR_NUM EQU 7
switch_input_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
switch_input_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
switch_input_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
