# Reading E:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do ALU_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work gate_work 
# Copying E:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ALU_min_1200mv_0c_fast.vo}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 21:34:36 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ALU_min_1200mv_0c_fast.vo 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:34:36 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 21:34:36 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu_tb.v 
# -- Compiling module alu_tb
# ** Warning: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu_tb.v(743): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	alu_tb
# End time: 21:34:36 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 21:34:36 on Sep 23,2021
# Loading work.alu_tb
# Loading work.alu
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.4d Compiler 2015.12 Dec 30 2015
# 
# Loading instances from ALU_min_1200mv_0c_v_fast.sdo
# Loading timing data from ALU_min_1200mv_0c_v_fast.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu_tb.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu_tb.v(51)
#    Time: 3400 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu_tb.v line 51
# End time: 21:34:43 on Sep 23,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
