$date
	Sun Oct 23 08:20:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#484146
b101 &
b101 %
1$
b101 !
1"
#484147
0"
#484150
b10000 &
b10000 %
#484154
b1000 &
b1000 %
#484158
b100 &
b100 %
#484162
b10 &
b10 %
#484166
b1 &
1#
b1 %
#484170
b0 &
b0 %
0#
0$
#1535340
b10010 !
1"
#1535342
b10010 &
b10010 %
1$
#1535343
0"
#1535346
b1001 &
b1001 %
#1535350
b11100 &
b11100 %
#1535354
b1110 &
b1110 %
#1535358
b111 &
b111 %
#1535362
b10110 &
b10110 %
#1535366
b1011 &
b1011 %
#1535370
b100010 &
b100010 %
#1535374
b10001 &
b10001 %
#1535378
b110100 &
b110100 %
#1535382
b11010 &
b11010 %
#1535386
b1101 &
b1101 %
#1535390
b101000 &
b101000 %
#1535394
b10100 &
b10100 %
#1535398
b1010 &
b1010 %
#1535402
b101 &
b101 %
#1535406
b10000 &
b10000 %
#1535410
b1000 &
b1000 %
#1535414
b100 &
b100 %
#1535418
b10 &
b10 %
#1535422
b1 &
1#
b1 %
#1535426
b0 &
b0 %
0#
0$
#2569627
b10100 !
1"
#2569630
b10100 &
b10100 %
1$
#2569631
0"
#2569634
b1010 &
b1010 %
#2569638
b101 &
b101 %
#2569642
b10000 &
b10000 %
#2569646
b1000 &
b1000 %
#2569650
b100 &
b100 %
#2569654
b10 &
b10 %
#2569658
b1 &
b1 %
1#
#2569662
b0 &
0#
b0 %
0$
#4500012
