{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640513271059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640513271060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 26 18:07:50 2021 " "Processing started: Sun Dec 26 18:07:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640513271060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513271060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513271060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640513271299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640513271299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_CTRL spi_ctrl per_spi.v(39) " "Verilog HDL Declaration information at per_spi.v(39): object \"SPI_CTRL\" differs only in case from object \"spi_ctrl\" in the same scope" {  } { { "../rtl/per_spi.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_spi.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640513278578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DATA spi_data per_spi.v(40) " "Verilog HDL Declaration information at per_spi.v(40): object \"SPI_DATA\" differs only in case from object \"spi_data\" in the same scope" {  } { { "../rtl/per_spi.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_spi.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640513278579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_STATUS spi_status per_spi.v(41) " "Verilog HDL Declaration information at per_spi.v(41): object \"SPI_STATUS\" differs only in case from object \"spi_status\" in the same scope" {  } { { "../rtl/per_spi.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_spi.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640513278579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fgga_riscv/rtl/per_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fgga_riscv/rtl/per_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 per_spi " "Found entity 1: per_spi" {  } { { "../rtl/per_spi.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_spi.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640513278580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_demo " "Found entity 1: riscv_demo" {  } { { "riscv_demo.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/riscv_demo.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640513278582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fgga_riscv/rtl/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fgga_riscv/rtl/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "../rtl/soc.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/soc.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640513278583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fgga_riscv/rtl/riscv_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fgga_riscv/rtl/riscv_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_core " "Found entity 1: riscv_core" {  } { { "../rtl/riscv_core.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/riscv_core.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640513278587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fgga_riscv/rtl/per_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fgga_riscv/rtl/per_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 per_uart " "Found entity 1: per_uart" {  } { { "../rtl/per_uart.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_uart.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640513278588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fgga_riscv/rtl/per_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fgga_riscv/rtl/per_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 per_timer " "Found entity 1: per_timer" {  } { { "../rtl/per_timer.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_timer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640513278590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fgga_riscv/rtl/per_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fgga_riscv/rtl/per_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 per_gpio " "Found entity 1: per_gpio" {  } { { "../rtl/per_gpio.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_gpio.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640513278591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fgga_riscv/rtl/bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fgga_riscv/rtl/bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "../rtl/bus_mux.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/bus_mux.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640513278593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/memory.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640513278594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_demo " "Elaborating entity \"riscv_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640513278636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc soc:soc_i " "Elaborating entity \"soc\" for hierarchy \"soc:soc_i\"" {  } { { "riscv_demo.v" "soc_i" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/riscv_demo.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513278638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_core soc:soc_i\|riscv_core:core_i " "Elaborating entity \"riscv_core\" for hierarchy \"soc:soc_i\|riscv_core:core_i\"" {  } { { "../rtl/soc.v" "core_i" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/soc.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513278641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 riscv_core.v(161) " "Verilog HDL assignment warning at riscv_core.v(161): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/riscv_core.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/riscv_core.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640513278649 "|riscv_demo|soc:soc_i|riscv_core:core_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 riscv_core.v(204) " "Verilog HDL assignment warning at riscv_core.v(204): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/riscv_core.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/riscv_core.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640513278649 "|riscv_demo|soc:soc_i|riscv_core:core_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux soc:soc_i\|bus_mux:bus_mux_i " "Elaborating entity \"bus_mux\" for hierarchy \"soc:soc_i\|bus_mux:bus_mux_i\"" {  } { { "../rtl/soc.v" "bus_mux_i" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/soc.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513278650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory soc:soc_i\|memory:memory_i " "Elaborating entity \"memory\" for hierarchy \"soc:soc_i\|memory:memory_i\"" {  } { { "../rtl/soc.v" "memory_i" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/soc.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513278652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc:soc_i\|memory:memory_i\|altsyncram:altsyncram_i " "Elaborating entity \"altsyncram\" for hierarchy \"soc:soc_i\|memory:memory_i\|altsyncram:altsyncram_i\"" {  } { { "memory.v" "altsyncram_i" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/memory.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513278884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc:soc_i\|memory:memory_i\|altsyncram:altsyncram_i " "Elaborated megafunction instantiation \"soc:soc_i\|memory:memory_i\|altsyncram:altsyncram_i\"" {  } { { "memory.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/memory.v" 132 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513278887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc:soc_i\|memory:memory_i\|altsyncram:altsyncram_i " "Instantiated megafunction \"soc:soc_i\|memory:memory_i\|altsyncram:altsyncram_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../firmware/test.mif " "Parameter \"init_file\" = \"../../firmware/test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513278887 ""}  } { { "memory.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/memory.v" 132 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640513278887 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 8192 memory words in side A specified but total number of address lines is 15 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 8192 memory words in side A specified but total number of address lines is 15" {  } { { "db/altsyncram_ees2.tdf" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/db/altsyncram_ees2.tdf" 1346 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278933 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 8192 memory words in side B specified but total number of address lines is 15 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 8192 memory words in side B specified but total number of address lines is 15" {  } { { "db/altsyncram_ees2.tdf" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/db/altsyncram_ees2.tdf" 1349 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ees2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ees2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ees2 " "Found entity 1: altsyncram_ees2" {  } { { "db/altsyncram_ees2.tdf" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/db/altsyncram_ees2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640513278933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513278933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ees2 soc:soc_i\|memory:memory_i\|altsyncram:altsyncram_i\|altsyncram_ees2:auto_generated " "Elaborating entity \"altsyncram_ees2\" for hierarchy \"soc:soc_i\|memory:memory_i\|altsyncram:altsyncram_i\|altsyncram_ees2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513278933 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1349 2048 0 1 1 " "1349 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "699 2047 " "Addresses ranging from 699 to 2047 are not initialized" {  } { { "C:/Users/Administrator/Desktop/fgga_riscv/firmware/test.mif" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/firmware/test.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1640513278940 ""}  } { { "C:/Users/Administrator/Desktop/fgga_riscv/firmware/test.mif" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/firmware/test.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1640513278940 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 2048 C:/Users/Administrator/Desktop/fgga_riscv/firmware/test.mif " "Memory depth (8192) in the design file differs from memory depth (2048) in the Memory Initialization File \"C:/Users/Administrator/Desktop/fgga_riscv/firmware/test.mif\" -- setting initial value for remaining addresses to 0" {  } { { "memory.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/memory.v" 132 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1640513278940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "per_uart soc:soc_i\|per_uart:per_uart_i " "Elaborating entity \"per_uart\" for hierarchy \"soc:soc_i\|per_uart:per_uart_i\"" {  } { { "../rtl/soc.v" "per_uart_i" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/soc.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513278977 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_csr_w per_uart.v(60) " "Verilog HDL or VHDL warning at per_uart.v(60): object \"reg_csr_w\" assigned a value but never read" {  } { { "../rtl/per_uart.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_uart.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640513278978 "|riscv_demo|soc:soc_i|per_uart:per_uart_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 per_uart.v(127) " "Verilog HDL assignment warning at per_uart.v(127): truncated value with size 10 to match size of target (9)" {  } { { "../rtl/per_uart.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_uart.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640513278978 "|riscv_demo|soc:soc_i|per_uart:per_uart_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 per_uart.v(142) " "Verilog HDL assignment warning at per_uart.v(142): truncated value with size 10 to match size of target (9)" {  } { { "../rtl/per_uart.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_uart.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640513278978 "|riscv_demo|soc:soc_i|per_uart:per_uart_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "per_gpio soc:soc_i\|per_gpio:per_gpio_i " "Elaborating entity \"per_gpio\" for hierarchy \"soc:soc_i\|per_gpio:per_gpio_i\"" {  } { { "../rtl/soc.v" "per_gpio_i" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/soc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513278979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "per_timer soc:soc_i\|per_timer:per_timer_i " "Elaborating entity \"per_timer\" for hierarchy \"soc:soc_i\|per_timer:per_timer_i\"" {  } { { "../rtl/soc.v" "per_timer_i" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/soc.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513278981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "per_spi soc:soc_i\|per_spi:u_per_spi " "Elaborating entity \"per_spi\" for hierarchy \"soc:soc_i\|per_spi:u_per_spi\"" {  } { { "../rtl/soc.v" "u_per_spi" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/soc.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513278983 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "per_spi.v(146) " "Verilog HDL or VHDL warning at the per_spi.v(146): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/per_spi.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_spi.v" 146 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1640513278985 "|riscv_demo|soc:soc_i|per_spi:u_per_spi"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "per_spi.v(158) " "Verilog HDL or VHDL warning at the per_spi.v(158): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/per_spi.v" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/rtl/per_spi.v" 158 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1640513278985 "|riscv_demo|soc:soc_i|per_spi:u_per_spi"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a altsyncram_i 30 15 " "Port \"address_a\" on the entity instantiation of \"altsyncram_i\" is connected to a signal of width 30. The formal width of the signal in the module is 15.  The extra bits will be ignored." {  } { { "memory.v" "altsyncram_i" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/memory.v" 132 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1640513279080 "|riscv_demo|soc:soc_i|memory:memory_i|altsyncram:altsyncram_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b altsyncram_i 30 15 " "Port \"address_b\" on the entity instantiation of \"altsyncram_i\" is connected to a signal of width 30. The formal width of the signal in the module is 15.  The extra bits will be ignored." {  } { { "memory.v" "altsyncram_i" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/memory.v" 132 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1640513279080 "|riscv_demo|soc:soc_i|memory:memory_i|altsyncram:altsyncram_i"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "soc:soc_i\|riscv_core:core_i\|reg_r_rtl_0 " "Inferred dual-clock RAM node \"soc:soc_i\|riscv_core:core_i\|reg_r_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1640513280008 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "soc:soc_i\|riscv_core:core_i\|reg_r_rtl_1 " "Inferred dual-clock RAM node \"soc:soc_i\|riscv_core:core_i\|reg_r_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1640513280009 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc:soc_i\|riscv_core:core_i\|reg_r_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc:soc_i\|riscv_core:core_i\|reg_r_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc:soc_i\|riscv_core:core_i\|reg_r_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"soc:soc_i\|riscv_core:core_i\|reg_r_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640513281125 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640513281125 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640513281125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc:soc_i\|riscv_core:core_i\|altsyncram:reg_r_rtl_0 " "Elaborated megafunction instantiation \"soc:soc_i\|riscv_core:core_i\|altsyncram:reg_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513281143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc:soc_i\|riscv_core:core_i\|altsyncram:reg_r_rtl_0 " "Instantiated megafunction \"soc:soc_i\|riscv_core:core_i\|altsyncram:reg_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640513281143 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640513281143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4pd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4pd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4pd1 " "Found entity 1: altsyncram_4pd1" {  } { { "db/altsyncram_4pd1.tdf" "" { Text "C:/Users/Administrator/Desktop/fgga_riscv/fpga/db/altsyncram_4pd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640513281180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513281180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640513282767 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640513285018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/fgga_riscv/fpga/output_files/riscv.map.smsg " "Generated suppressed messages file C:/Users/Administrator/Desktop/fgga_riscv/fpga/output_files/riscv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513285098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640513285256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640513285256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2654 " "Implemented 2654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640513285401 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640513285401 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2541 " "Implemented 2541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640513285401 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640513285401 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640513285401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640513285417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 18:08:05 2021 " "Processing ended: Sun Dec 26 18:08:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640513285417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640513285417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640513285417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640513285417 ""}
