-- VHDL for IBM SMS ALD page 12.65.03.1
-- Title: MASTER RESET FEATURE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/18/2020 9:56:49 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_65_03_1_MASTER_RESET_FEATURE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_COMP_RST_CLOCK_START:	 in STD_LOGIC;
		PS_PWR_ON_OR_CPR_RESETS:	 in STD_LOGIC;
		MS_AUTOMATIC_COMPUTER_RESET:	 in STD_LOGIC;
		MS_DELAYED_RESET:	 in STD_LOGIC;
		MS_ONLY_PROGRAM_RESET:	 in STD_LOGIC;
		MS_COMPUTER_RESET_1:	 out STD_LOGIC;
		MS_IN_PROCESS_RESET:	 out STD_LOGIC;
		MS_ALL_POWER_ON_DOT_CPR_RESETS:	 out STD_LOGIC;
		MS_COMPUTER_RESET_2:	 out STD_LOGIC;
		MC_COMP_RESET_TO_TAPE_STAR_E_CH:	 out STD_LOGIC;
		MC_E_CH_COMP_RESET_TO_1301:	 out STD_LOGIC;
		MC_E_CH_COMP_RESET_TO_1405:	 out STD_LOGIC;
		MC_COMP_RESET_TO_TAPE_STAR_F_CH:	 out STD_LOGIC;
		MC_F_CH_COMP_RESET_TO_1301:	 out STD_LOGIC;
		MC_F_CH_COMP_RESET_TO_1405:	 out STD_LOGIC;
		MC_COMP_RESET_TO_BUFFER:	 out STD_LOGIC);
end ALD_12_65_03_1_MASTER_RESET_FEATURE_ACC;

architecture behavioral of ALD_12_65_03_1_MASTER_RESET_FEATURE_ACC is 

	signal OUT_4A_C: STD_LOGIC;
	signal OUT_1A_A: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_L: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_5D_P: STD_LOGIC;
	signal OUT_1D_A: STD_LOGIC;
	signal OUT_1E_A: STD_LOGIC;
	signal OUT_1F_A: STD_LOGIC;
	signal OUT_1G_H: STD_LOGIC;
	signal OUT_1H_E: STD_LOGIC;
	signal OUT_1I_E: STD_LOGIC;
	signal OUT_DOT_5C: STD_LOGIC;

begin

	OUT_4A_C <= NOT(OUT_5B_D AND MS_AUTOMATIC_COMPUTER_RESET );

	SMS_AEK_1A: entity SMS_AEK
	    port map (
		IN1 => OUT_2B_L,	-- Pin F
		OUT1 => OUT_1A_A,
		IN2 => OPEN );

	OUT_5B_D <= NOT(PS_PWR_ON_OR_CPR_RESETS AND MS_COMP_RST_CLOCK_START );
	OUT_3B_C <= NOT OUT_DOT_5C;
	OUT_2B_L <= OUT_4A_C;
	OUT_5C_D <= NOT(OUT_5B_D AND MS_AUTOMATIC_COMPUTER_RESET AND MS_DELAYED_RESET );
	OUT_5D_P <= NOT(MS_ONLY_PROGRAM_RESET );

	SMS_AEK_1D: entity SMS_AEK
	    port map (
		IN1 => OUT_2B_L,	-- Pin F
		OUT1 => OUT_1D_A,
		IN2 => OPEN );

	OUT_1E_A <= OUT_1A_A;
	OUT_1F_A <= OUT_1A_A;
	OUT_1G_H <= OUT_1A_A;
	OUT_1H_E <= OUT_1A_A;
	OUT_1I_E <= OUT_1A_A;
	OUT_DOT_5C <= OUT_5C_D OR OUT_5D_P;

	MS_COMPUTER_RESET_1 <= OUT_1A_A;
	MS_ALL_POWER_ON_DOT_CPR_RESETS <= OUT_5B_D;
	MS_IN_PROCESS_RESET <= OUT_3B_C;
	MS_COMPUTER_RESET_2 <= OUT_1D_A;
	MC_COMP_RESET_TO_TAPE_STAR_E_CH <= OUT_1E_A;
	MC_E_CH_COMP_RESET_TO_1301 <= OUT_1F_A;
	MC_E_CH_COMP_RESET_TO_1405 <= OUT_1F_A;
	MC_COMP_RESET_TO_TAPE_STAR_F_CH <= OUT_1G_H;
	MC_F_CH_COMP_RESET_TO_1301 <= OUT_1H_E;
	MC_F_CH_COMP_RESET_TO_1405 <= OUT_1H_E;
	MC_COMP_RESET_TO_BUFFER <= OUT_1I_E;


end;
