[1] Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee, Andrew Waterman,
Rimas Avizienis, John Wawrzynek, and Krste Asanovi¢é. 2012. Chisel: Constructing Hardware in a Scala Embedded Language. In Proceedings of the 49th
Annual Design Automation Conference (DAC ’12). ACM, New York, NY, USA,
1216-1225. DOT:https://doi.org/10.1145/2228360.2228584
[2] Doug Burger, Stephen W. Keckler, Kathryn S. McKinley, Mike Dahlin, Lizy K.
John, Calvin Lin, Charles R. Moore, James Burrill, Robert G. McDonald, William
Yoder, and the TRIPS Team. 2004. Scaling to the End of Silicon with EDGE
Architectures. Computer 37, 7 (July 2004), 44-55. DOI:https://doi.org/10.1109/
MC.2004.65
[3] Tianshi Chen, Zidong Du, Ninghui Sun, Jia Wang, Chengyong Wu, Yunji Chen,
and Olivier Temam. 2014. DianNao: A Small-footprint High-throughput Accelerator for Ubiquitous Machine-learning. In Proceedings of the 19th International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS ’14). ACM, New York, NY, USA, 269-284.
DOT-https://doi.org/10.1145/2541940,2541967
[4] Yu-Hsin Chen, Joel Emer, and Vivienne Sze. 2016. Eyeriss: A Spatial Architecture
for Energy-efficient Dataflow for Convolutional Neural Networks. In Proceedings
of the 43rd International Symposium on Computer Architecture (ISCA ’16), TEEE
Press, Piscataway, NJ, USA, 367-379. DOI:https://doi.org/10.1109/ISCA.2016.
[5] Silviu Ciricescu, Ray Essick, Brian Lucas, Phil May, Kent Moat, Jim Norris,
Michael Schuette, and Ali Saidi. 2003. The Reconfigurable Streaming Vector
Processor (RSVP). In Proceedings of the 36th Annual IEEE/ACM International
Symposium on Microarchitecture (MICRO 36). IEEE Computer Society, Washington, DC, USA, 141-. http://dl.acm.org/citation.cfm?id=956417.956540

[6] Nathan Clark, Amir Hormati, and Scott Mahlke. 2008. VEAL: Virtualized Execution Accelerator for Loops. In Proceedings of the 35th Annual International
Symposium on Computer Architecture (ISCA ’08). IEEE Computer Society, Washington, DC, USA, 389-400. DOT:https://doi.org/10.1109/ISCA.2008.33
[7] Venkatraman Govindaraju, Chen-Han Ho, Tony Nowatzki, Jatin Chhugani, Nadathur Satish, Karthikeyan Sankaralingam, and Changkyu Kim. 2012. DySER:
Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing. IEEE Micro 32, 5 (Sept. 2012), 38-51. DOI:https://doi.org/10.1109/MM.
2012.51

[8] Venkatraman Govindaraju, Tony Nowatzki, and Karthikeyan Sankaralingam. 2013.
Breaking SIMD Shackles with an Exposed Flexible Microarchitecture and the
Access Execute PDG. In Proceedings of the 22nd International Conference on
Parallel Architectures and Compilation Techniques (PACT ’ 13), IEEE Press, Piscataway, NJ, USA, 341-352. DOI:https://doi.org/10.1109/PACT.2013.6618830
[9] Rehan Hameed, Wajahat Qadeer, Megan Wachs, Omid Azizi, Alex Solomatnikov, Benjamin C. Lee, Stephen Richardson, Christos Kozyrakis, and Mark
Horowitz. 2010. Understanding Sources of Inefficiency in General-purpose
Chips. In Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA ’10). ACM, New York, NY, USA, 37-47. DOT:https:
/Aoi.org/10.1145/1815961.1815968

[10] Chen-Han Ho, Sung Jin Kim, and Karthikeyan Sankaralingam. 2015. Efficient Execution of Memory Access Phases Using Dataflow Specialization.
In Proceedings of the 42nd Annual International Symposium on Computer
Architecture (ISCA °15). ACM, New York, NY, USA, 118-130. DOThttps:
/Aoi.org/10.1145/2749469.2750390

[11] Mircea Horea Ionica and David Gregg. 2015. The Movidius Myriad Architecture’s
Potential for Scientific Computing. JEEE Micro 35, 1 (2015), 6-14. DOT:https:
//doi.org/10.1109/MM.2015.4

[12] Norman P Jouppi, Cliff Young, Nishant Patil, David Patterson, Gaurav Agrawal,
Raminder Bajwa, Sarah Bates, Suresh Bhatia, Nan Boden, Al Borchers, and
others. 2017. In-Datacenter Performance Analysis of a Tensor Processing Unit.
In ISCA 717.

[13] Brucek Khailany, William J Dally, Ujval J Kapasi, Peter Mattson, Jinyung
Namkoong, John D Owens, Brian Towles, Andrew Chang, and Scott Rixner.
2001. Imagine: Media processing with streams. IEEE micro 21, 2 (2001), 35-46.
DOF:https://doi.org/10.1109/40.918001

[14] Ji Kim, Christopher Tomg, Shreesha Srinath, Derek Lockhart, and Christopher
Batten. 2013. Microarchitectural Mechanisms to Exploit Value Structure in
SIMT Architectures. In Proceedings of the 40th Annual International Symposium
on Computer Architecture (ISCA ’13). ACM, New York, NY, USA, 130-141.
DOt-https://doi.org/10.1145/2485922.2485934

[15] Ronny Krashinsky, Christopher Batten, Mark Hampton, Steve Gerding, Brian
Pharris, Jared Casper, and Krste Asanovic. 2004. The Vector-Thread Architecture. In Proceedings of the 31st Annual International Symposium on Computer
Architecture (ISCA ’04), IEEE Computer Society, Washington, DC, USA, 52-.
DOT:https://doi.org/10.1145/1028176.1006736

[16] Yunsup Lee, Rimas Avizienis, Alex Bishara, Richard Xia, Derek Lockhart,
Christopher Batten, and Krste Asanovié. 2011. Exploring the Tradeoffs Between
Programmability and Efficiency in Data-parallel Accelerators. In Proceedings
of the 38th Annual International Symposium on Computer Architecture (ISCA
’11), ACM, New York, NY, USA, 129-140. DOI-:https://doi.org/10.1145/2000064.
2000080

[17] Shaoli Liu, Zidong Du, Jinhua Tao, Dong Han, Tao Luo, Yuan Xie, Yunji Chen,
and Tianshi Chen. 2016. Cambricon: An Instruction Set Architecture for Neural
Networks. In Proceedings of the 43rd International Symposium on Computer
Architecture (ISCA ’16), TEEE Press, Piscataway, NJ, USA, 393-405. DOI:https:
//doi.org/10.1109/ISCA.2016.42

[18] Andrew Lukefahr, Shruti Padmanabha, Reetuparna Das, Faissal M. Sleiman,
Ronald Dreslinski, Thomas F, Wenisch, and Scott Mahlke. 2012. Composite
Cores: Pushing Heterogeneity Into a Core. In Proceedings of the 2012 45th
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-45).
IEEE Computer Society, Washington, DC, USA, 317-328. DOT:https://doi.org/
10.1109/MICRO.2012.37

[19] Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P Jouppi. 2009.
CACTI 6.0: A tool to model large caches. HP Laboratories (2009), 22-31.
[20] Tony Nowatzki, Vinay Gangadhar, and Karthikeyan Sankaralingam. 2015. Exploring the Potential of Heterogeneous Von Neumann/Dataflow Execution Models. In Proceedings of the 42nd Annual International Symposium on Computer
Architecture (ISCA ’15). ACM, New York, NY, USA, 298-310. DOI:https:
/Aoi.org/10.1145/2749469.2750380

[21] Tony Nowatzki, Vinay Gangadhar, Karthikeyan Sankaralingam, and Greg Wright.
2016. Pushing the limits of accelerator efficiency while retaining programmability. In 2016 IEEE International Symposium on High Performance Computer
Architecture (HPCA). 27-39. DOI:https://doi.org/10.1109/HPCA.2016.7446051
[22] Tony Nowatzki, Michael Sartin-Tarm, Lorenzo De Carli, Karthikeyan Sankaralingam, Cristian Estan, and Behnam Robatmili. 2013. A General Constraintcentric Scheduling Framework for Spatial Architectures. In Proceedings of the
34th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI ’13). ACM, New York, NY, USA, 495-506. DOT:https:
/Aoi.org/10.1145/2491956.2462163

[23] Angshuman Parashar, Michael Pellauer, Michael Adler, Bushra Ahsan, Neal
Crago, Daniel Lustig, Vladimir Pavlov, Antonia Zhai, Mohit Gambhir, Aamer
Jaleel, Randy Allmon, Rachid Rayess, Stephen Maresh, and Joel Emer. 2013.
Triggered Instructions: A Control Paradigm for Spatially-programmed Architectures. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA ’13), ACM, New York, NY, USA, 142-153, DOT:https:
/Aoi.org/10.1145/2485922.2485935

[24] Yongjun Park, Jason Jong Kyu Park, Hyunchul Park, and Scott Mahlke. 2012.
Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic
Configurability. In Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-45). IEEE Computer Society,
Washington, DC, USA, 84-95. DOT:https://doi.org/10.1109/MICRO.2012.17
[25] Andrew Putnam, Adrian M. Caulfield, Eric 5. Chung, Derek Chiou, Kypros Constantinides, John Demme, Hadi Esmaeilzadeh, Jeremy Fowers, Gopi Prashanth
Gopal, Jan Gray, Michael Haselman, Scott Hauck, Stephen Heil, Amir Hormati,
Joo-Young Kim, Sitaram Lanka, James Larus, Eric Peterson, Simon Pope, Aaron
Smith, Jason Thong, Phillip Yi Xiao, and Doug Burger. 2014. A Reconfigurable
Fabric for Accelerating Large-scale Datacenter Services. In Proceeding of the 41st
Annual International Symposium on Computer Architecuture (ISCA ’14), TEEE
Press, Piscataway, NJ, USA, 13-24. DOT:https://doi.org/10.1109/MM.2015.42
[26] Brandon Reagen, Robert Adolf, Yakun Sophia Shao, Gu-Yeon Wei, and David
Brooks. 2014. Machsuite: Benchmarks for accelerator design and customized
architectures. In Workload Characterization (IISWC), 2014 IEEE International
Symposium on, TEEE, 110-119.

[27] Karthikeyan Sankaralingam, Stephen W. Keckler, William R. Mark, and Doug
Burger. 2003. Universal Mechanisms for Data-Parallel Architectures. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 36). IEEE Computer Society, Washington, DC, USA, 303-.
DOT:https://doi.org/10.1109/MICRO.2003.1253204

[28] Yakun Sophia Shao, Brandon Reagen, Gu-Yeon Wei, and David Brooks. 2014.
Aladdin: A Pre-RTL, Power-performance Accelerator Simulator Enabling Large
Design Space Exploration of Customized Architectures. In Proceeding of the 41st
Annual International Symposium on Computer Architecuture (ISCA ’14), TEEE
Press, Piscataway, NJ, USA, 97-108. DOLhttps://doi.org/10.1109/MM.2015.50
[29] Hartej Singh, Ming-Hau Lee, Guangming Lu, Nader Bagherzadeh, Fadi J. Kurdahi,
and Eliseu M. Chaves Filho. 2000. MorphoSys: An Integrated Reconfigurable
System for Data-Parallel and Computation-Intensive Applications. [EEE Trans.
Comput. 49, 5 (May 2000), 465-481. DOI:https://doi.org/10.1109/12.859540
[30] James E. Smith. 1982. Decoupled Access/Execute Computer Architectures. In
Proceedings of the 9th Annual Symposium on Computer Architecture (ISCA ’82).
IEEE Computer Society Press, Los Alamitos, CA, USA, 112-119. DOT:https:
/Aoi.org/10.1145/357401.357403

[31] Shreesha Srinath, Berkin Ilbeyi, Mingxing Tan, Gai Liu, Zhiru Zhang, and Christopher Batten. 2014. Architectural Specialization for Inter-Iteration Loop Dependence Patterns. In Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-47). IEEE Computer Society, Washington,
DC, USA, 583-595. DOT:https://doi.org/10.1109/MICRO.2014.31

[32] Steven Swanson, Ken Michelson, Andrew Schwerin, and Mark Oskin. 2003.
WaveScalar. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 36). IEEE Computer Society, Washington,
DC, USA, 291-. DOT:https://doi.org/10.1109/MICRO.2003. 1253203

[33] Michael Bedford Taylor, Jason Kim, Jason Miller, David Wentzlaff, Fae Ghodrat,
Ben Greenwald, Henry Hoffman, Paul Johnson, Jae-Wook Lee, Walter Lee, Albert
Ma, Arvind Saraf, Mark Seneski, Nathan Shnidman, Volker Strumpen, Matt Frank,
Saman Amarasinghe, and Anant Agarwal. 2002. The Raw Microprocessor: A
Computational Fabric for Software Circuits and General-Purpose Programs. [EEE
Micro 22, 2 (March 2002), 25-35. DOI:https://doi.org/10.1109/MM.2002.997877
[34] Dani Voitsechov and Yoav Etsion. 2014. Single-graph Multiple Flows: Energy
Efficient Design Alternative for GPGPUs. In Proceeding of the 41st Annual
International Symposium on Computer Architecuture (ISCA ’14). TEEE Press, Piscataway, NJ, USA, 205-216. DOI:https://doi.org/10.1109/ISCA.2014.6853234
[35] Matthew A Watkins, Tony Nowatzki, and Anthony Carno. 2016. Software Transparent Dynamic Binary Translation for Coarse-Grain Reconfigurable Architectures. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 138-150. DOI:https://doi.org/10.1109/HPCA.2016.7446060
Gabriel Weisz and James C Hoe. 2015. CoRAM++: Supporting data-structurespecific memory interfaces for FPGA computing. In 25th International Conference
on Field Programmable Logic and Applications (FPL). 1-8. DOI:https://doi.org/
10.1109/FPL.2015.7294017

[36] Lisa Wu, Andrea Lottarini, Timothy K. Paine, Martha A. Kim, and Kenneth A.
Ross. 2014. Q100: The Architecture and Design of a Database Processing Unit.
In Proceedings of the 19th International Conference on Architectural Support
for Programming Languages and Operating Systems (ASPLOS 714). ACM, New
York, NY, USA, 255-268. DOI:https://doi.org/10.1145/2541940,2541961