C:\Users\adambyrn\source\repos\lighterFluid\lighterFluid\outputs\module.mtpl
Test Name, Template
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_NONREP_CORE0,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""hry_list""",VoltageTargets,"""VCCIA""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""HRY""",BisrMode,"""Compressed""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_NONREP_CORE1,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""hry_list""",VoltageTargets,"""VCCIA""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""HRY""",BisrMode,"""Compressed""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_NONREP_CORE2,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""hry_list""",VoltageTargets,"""VCCIA""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""HRY""",BisrMode,"""Compressed""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_NONREP_CORE3,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""hry_list""",VoltageTargets,"""VCCIA""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""HRY""",BisrMode,"""Compressed""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_0_BHRY_CORE_ALL,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""HRY""",BisrMode,"""Compressed""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_0_BISR_CORE_ALL,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bira_bisr_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""RepShareBira""",BisrMode,"""Compressed""",FailCaptureCount,99999,
SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_0_RASTER_CORE_ALL,MbistRasterTC,BypassPort,1,CtvCapturePins,"""XXTDO""",EnableRepair,"""FALSE""",FailuresToCapturePerPattern,0,FailuresToCaptureTotal,0,LevelsTc,"""BASE::SBF_nom_lvl""",MaxFailuresPerPatternToItuff,0,MaxFailuresToItuff,0,Patlist,"""raster_list""",RasterInputFile,"""./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_1_BHRY_CORE_ALL,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""HRY""",BisrMode,"""Compressed""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_1_BISR_CORE_ALL,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bira_bisr_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""RepShareBira""",BisrMode,"""Compressed""",FailCaptureCount,99999,
SSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_1_RASTER_CORE_ALL,MbistRasterTC,BypassPort,1,CtvCapturePins,"""XXTDO""",EnableRepair,"""FALSE""",FailuresToCapturePerPattern,0,FailuresToCaptureTotal,0,LevelsTc,"""BASE::SBF_nom_lvl""",MaxFailuresPerPatternToItuff,0,MaxFailuresToItuff,0,Patlist,"""raster_list""",RasterInputFile,"""./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",
SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_PMUCS_BHRY_CORE_ALL,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCSA_HC""",StartVoltages,ARR_CORE.VCCSA,EndVoltageLimits,ARR_CORE.VCCSA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""HRY""",BisrMode,"""Compressed""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_PMUCS_BISR_CORE_ALL,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bira_bisr_list""",VoltageTargets,"""VCCSA_HC""",StartVoltages,ARR_CORE.VCCSA,EndVoltageLimits,ARR_CORE.VCCSA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""RepShareBira""",BisrMode,"""Compressed""",FailCaptureCount,99999,
SSA_CORE_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_PMUCS_RASTER_CORE_ALL,MbistRasterTC,BypassPort,1,CtvCapturePins,"""XXTDO""",EnableRepair,"""FALSE""",FailuresToCapturePerPattern,0,FailuresToCaptureTotal,0,LevelsTc,"""BASE::SBF_nom_lvl""",MaxFailuresPerPatternToItuff,0,MaxFailuresToItuff,0,Patlist,"""raster_list""",RasterInputFile,"""./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_RF_BHRY_CORE_ALL,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""HRY""",BisrMode,"""Compressed""",FailCaptureCount,99999,
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_RF_BISR_CORE_ALL,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bira_bisr_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""RepShareBira""",BisrMode,"""Compressed""",FailCaptureCount,99999,
LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_RF_RASTER_CORE_ALL,MbistRasterTC,BypassPort,1,CtvCapturePins,"""XXTDO""",EnableRepair,"""FALSE""",FailuresToCapturePerPattern,0,FailuresToCaptureTotal,0,LevelsTc,"""BASE::SBF_nom_lvl""",MaxFailuresPerPatternToItuff,0,MaxFailuresToItuff,0,Patlist,"""raster_list""",RasterInputFile,"""./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_CORE_RF_BHRY_CORE_ALL,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""HRY""",BisrMode,"""Compressed""",FailCaptureCount,99999,
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_CORE_RF_BISR_CORE_ALL,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bira_bisr_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""RepShareBira""",BisrMode,"""Compressed""",FailCaptureCount,99999,
LSA_CORE_RASTER_E_BEGIN_TITO_VCCIA_NOM_LFM_CORE_RF_RASTER_CORE_ALL,MbistRasterTC,BypassPort,1,CtvCapturePins,"""XXTDO""",EnableRepair,"""FALSE""",FailuresToCapturePerPattern,0,FailuresToCaptureTotal,0,LevelsTc,"""BASE::SBF_nom_lvl""",MaxFailuresPerPatternToItuff,0,MaxFailuresToItuff,0,Patlist,"""raster_list""",RasterInputFile,"""./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC0MLC0R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC0MLC0R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC0MLC1R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC0MLC1R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC1MLC0R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC1MLC0R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC1MLC1R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC1MLC1R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC2MLC0R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC2MLC0R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC2MLC1R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC2MLC1R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC3MLC0R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC3MLC0R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC3MLC1R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC3MLC1R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SC0PMUCR,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC0PMUCR_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SC1PMUCR,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC1PMUCR_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SC2PMUCR,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC2PMUCR_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
SSA_CORE_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SC3PMUCR,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC3PMUCR_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC0RF0R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC0RF0R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC1RF0R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC1RF0R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC2RF0R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC2RF0R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC3RF0R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC3RF0R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC0RF1R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC0RF1R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC1RF1R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC1RF1R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC2RF1R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC2RF1R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
LSA_CORE_VFDM_E_BEGIN_TITO_VCCIA_NOM_LFM_SC3RF1R,iCVFDMTest,bypass_global,"""1""",fuse_module,"""ALL""",xml_config_file_path,"""./Modules/ARR_COMMON/InputFiles/SC3RF1R_CORE0.vfdm.xml""",descriptor_operation,"""REFRESH""",descriptor_console,"""LOCAL""",descriptor_ituff,"""ENABLE""",descriptor_results,"""ENABLE""",
LSA_CORE_UF_E_BEGIN_TITO_VCCIA_NOM_LFM_VFDM_UF,iCUserFuncTest,bypass_global,"""1""",function_name,"""VFDM_UF!ProcessVFDMOutputs""",function_parameter,"""hcs_size=ARR_COMMON.I.HCS_SIZE,fds_size=ARR_COMMON.I.FDS_SIZE,WA=disable""",
LSA_CORE_FUSECONFIG_E_BEGIN_TITO_VCCIA_NOM_LFM_REPAIR,PrimePatConfigTestMethod,BypassPort,1,ConfigurationFile,"""./Modules/ARR_CORE/InputFiles/PatConfig_MbistRepair.setpoints.json""",SetPoint,"""DF_io_from_BISR_SharedStorage""",
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_0_POSTHRY_CORE0,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_0_POSTHRY_CORE1,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_0_POSTHRY_CORE2,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_0_POSTHRY_CORE3,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_1_POSTHRY_CORE0,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_1_POSTHRY_CORE1,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_1_POSTHRY_CORE2,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_1_POSTHRY_CORE3,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_PMUCS_POSTHRY_CORE0,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCSA_HC""",StartVoltages,ARR_CORE.VCCSA,EndVoltageLimits,ARR_CORE.VCCSA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_PMUCS_POSTHRY_CORE1,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCSA_HC""",StartVoltages,ARR_CORE.VCCSA,EndVoltageLimits,ARR_CORE.VCCSA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_PMUCS_POSTHRY_CORE2,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCSA_HC""",StartVoltages,ARR_CORE.VCCSA,EndVoltageLimits,ARR_CORE.VCCSA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_PMUCS_POSTHRY_CORE3,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCSA_HC""",StartVoltages,ARR_CORE.VCCSA,EndVoltageLimits,ARR_CORE.VCCSA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_RF_POSTHRY_CORE0,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_RF_POSTHRY_CORE1,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_RF_POSTHRY_CORE2,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_RF_POSTHRY_CORE3,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_CORE_RF_POSTHRY_CORE0,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_CORE_RF_POSTHRY_CORE1,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_CORE_RF_POSTHRY_CORE2,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
LSA_CORE_HRY_E_BEGIN_TITO_VCCIA_NOM_LFM_CORE_RF_POSTHRY_CORE3,PrimeMbistVminSearchTestMethod,BypassPort,1,FeatureSwitchSettings,"""recovery_mask_off,func_mode_on""",LevelsTc,"""BASE::SBF_nom_lvl""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",Patlist,"""bhry_list""",VoltageTargets,"""VCCIA_HC""",StartVoltages,ARR_CORE.VCCIA,EndVoltageLimits,ARR_CORE.VCCIA,StepSize,0.02,PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardEdgeTicks,0,MaxRepetitionCount,0,CtvPins,"""XXTDO""",TestMode,"""Scoreboard""",LookupTableConfigurationFile,"""./Modules/ARR_CORE/InputFiles/MBIST_HRY.json""",MappingConfig,"""./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json""",MbistTestMode,"""PostRepair""",BisrMode,"""Off""",FailCaptureCount,99999,
SSA_CORE_AUX_E_BEGIN_TITO_VCCIA_NOM_LFM_MLC_SRAM_SAMPLER_FAIL,AuxiliaryTC,BypassPort,1,Expression,"""1""",ResultToken,"""G.U.S.DEFECTREPAIR_CCF_CORE""",
XSA_CORE_VMIN_K_PREHVQK_TITO_VCCIA_NOM_LFM_CORE_ALL,PrimeVminSearchTestMethod,BypassPort,1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_prepost_tico_xsa_mclk_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2300""",
SSA_CORE_VMIN_K_PREHVQK_TITO_VCCIA_NOM_LFM_MLC_SRAM,PrimeVminSearchTestMethod,BypassPort,1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_prepost_tico_ssa_all_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2301""",
LSA_CORE_VMIN_K_PREHVQK_TITO_VCCIA_NOM_LFM_RF_ALL,PrimeVminSearchTestMethod,BypassPort,1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_prepost_tico_lsa_all_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2302""",
ROM_CORE_VMIN_K_PREHVQK_TITO_VCCIA_NOM_LFM_ROM,PrimeVminSearchTestMethod,BypassPort,1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_prepost_tico_rom_sbclk_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2303""",
SSA_CORE_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_PMUCS,PrimeVminSearchTestMethod,BypassPort,1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arr_san_sort_lfm_prepost_ssa_pm_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCSA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2304""",
XSA_CORE_HVQK_K_STRESS_TITO_VCCIA_NOM_LFM_MCLK,PrimeHvqkTestMethod,BypassPort,1,LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_hvqk_tico_xsa_mclk_list""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageStepConfigFile,"""./Modules/ARR_CORE/InputFiles/hvqkConfig.xml""",
ROM_CORE_HVQK_K_STRESS_TITO_VCCIA_NOM_LFM_SBCLK,PrimeHvqkTestMethod,BypassPort,1,LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_hvqk_tico_rom_sbclk_list""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageStepConfigFile,"""./Modules/ARR_CORE/InputFiles/hvqkConfig.xml""",
SSA_CORE_HVQK_K_STRESS_TITO_VCCSA_NOM_LFM_PMUCS_SBCLK,PrimeHvqkTestMethod,BypassPort,1,LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arr_san_sort_lfm_hvqk_ssa_pm_list""",TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageStepConfigFile,"""./Modules/ARR_CORE/InputFiles/hvqkConfig.xml""",
XSA_CORE_VMIN_K_POSTHVQK_TITO_VCCIA_NOM_LFM_CORE_ALL,PrimeVminSearchTestMethod,BypassPort,1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_prepost_tico_xsa_mclk_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2305""",
SSA_CORE_VMIN_K_POSTHVQK_TITO_VCCIA_NOM_LFM_MLC_SRAM,PrimeVminSearchTestMethod,BypassPort,1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_prepost_tico_ssa_all_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2306""",
LSA_CORE_VMIN_K_POSTHVQK_TITO_VCCIA_NOM_LFM_RF_ALL,PrimeVminSearchTestMethod,BypassPort,1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_prepost_tico_lsa_all_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2307""",
ROM_CORE_VMIN_K_POSTHVQK_TITO_VCCIA_NOM_LFM_ROM,PrimeVminSearchTestMethod,BypassPort,1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_prepost_tico_rom_sbclk_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2308""",
SSA_CORE_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_PMUCS,PrimeVminSearchTestMethod,BypassPort,1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arr_san_sort_lfm_prepost_ssa_pm_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCSA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2309""",
SSA_CORE_KS_K_END_TITO_VCCIA_NOM_LFM_MLC_SRAM,PrimeVminSearchTestMethod,BypassPort,-1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""marr_mbist_core_ssa_ks_sort_tico_pm_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2310""",
LSA_CORE_KS_K_END_TITO_VCCIA_NOM_LFM_RF_ALL,PrimeVminSearchTestMethod,BypassPort,-1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""marr_mbist_core_lsa_ks_sort_tico_all_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2312""",
ROM_CORE_KS_K_END_TITO_VCCIA_NOM_LFM_ROM,PrimeVminSearchTestMethod,BypassPort,-1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""marr_mbist_core_rom_ks_sort_tico_fit_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2313""",
SSA_CORE_KS_K_END_TITO_VCCSA_NOM_LFM_PMUCS,PrimeVminSearchTestMethod,BypassPort,-1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arr_san_sort_lfm_ks_pmucs_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCSA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2314""",
XSA_CORE_HVQK_K_END_TITO_VCCIA_NOM_LFM_MCLK,PrimeVminSearchTestMethod,BypassPort,-1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_hvqk_tico_xsa_mclk_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2315""",
ROM_CORE_HVQK_K_END_TITO_VCCIA_NOM_LFM_SBCLK,PrimeVminSearchTestMethod,BypassPort,-1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arria_core_sort_lfm_hvqk_tico_rom_sbclk_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2316""",
SSA_CORE_HVQK_K_END_TITO_VCCSA_NOM_LFM_PMUCS_SBCLK,PrimeVminSearchTestMethod,BypassPort,-1,EndVoltageLimits,"""1.0""",LevelsTc,"""BASE::SBF_nom_lvl""",Patlist,"""arr_san_sort_lfm_hvqk_ssa_pm_list""",StartVoltages,"""0.4""",StepSize,0.02,TimingsTc,"""BASE::cpu_ctf_timing_tclk100_cclk200_bclk400""",VoltageTargets,"""VCCIA_HC""",PatternNameMap,"""9,10,11,12,13,14,15""",ScoreboardBaseNumber,"""2317""",
