Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : gpio_n8
Version: E-2010.12-SP5-3
Date   : Thu Apr 30 22:01:02 2015
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht_pg
Wire Load Model Mode: top

  Startpoint: configReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  configReg/output_reg[0]/CLK (DFFARX1)                   0.00       0.40 r
  configReg/output_reg[0]/Q (DFFARX1)                     0.42       0.82 f
  configReg/U2/Q (AO22X1)                                 0.18       1.00 f
  configReg/output_reg[0]/D (DFFARX1)                     0.02       1.03 f
  data arrival time                                                  1.03

  clock internal_clock (rise edge)                       10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.30      10.10
  configReg/output_reg[0]/CLK (DFFARX1)                   0.00      10.10 r
  library setup time                                     -0.12       9.98
  data required time                                                 9.98
  --------------------------------------------------------------------------
  data required time                                                 9.98
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        8.96


  Startpoint: RW (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)         0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     1.50       1.90 f
  RW (in)                                  0.00       1.90 f
  U41/QN (NOR4X0)                          0.21       2.11 r
  U40/QN (NAND2X0)                         0.14       2.25 f
  U26/QN (NOR3X0)                          0.24       2.50 r
  configReg/E (ndff_n8_0)                  0.00       2.50 r
  configReg/U11/QN (INVX0)                 0.19       2.69 f
  configReg/U2/Q (AO22X1)                  0.22       2.91 f
  configReg/output_reg[0]/D (DFFARX1)      0.02       2.94 f
  data arrival time                                   2.94

  clock internal_clock (rise edge)        10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.30      10.10
  configReg/output_reg[0]/CLK (DFFARX1)
                                           0.00      10.10 r
  library setup time                      -0.12       9.98
  data required time                                  9.98
  -----------------------------------------------------------
  data required time                                  9.98
  data arrival time                                  -2.94
  -----------------------------------------------------------
  slack (MET)                                         7.04


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)         0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     1.50       1.90 r
  E (in)                                   0.00       1.90 r
  U29/Q (AND2X1)                           0.22       2.12 r
  U22/Q (AND2X1)                           0.19       2.31 r
  dataTsbPin0/E (tsb_bit_1_8)              0.00       2.31 r
  dataTsbPin0/Output_tri/Z (TNBUFFX1)      0.22       2.52 f
  dataTsbPin0/Output (tsb_bit_1_8)         0.00       2.52 f
  dataBus[0] (inout)                       0.58       3.10 f
  data arrival time                                   3.10

  clock internal_clock (rise edge)        10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.30      10.10
  output external delay                   -1.00       9.10
  data required time                                  9.10
  -----------------------------------------------------------
  data required time                                  9.10
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (MET)                                         6.00


1
