// Seed: 2993112024
module module_0 (
    output wire id_0,
    input  wire id_1,
    output wand id_2,
    input  tri1 id_3
);
  always @(negedge (id_3)) begin : LABEL_0
    force id_2 = 1;
  end
  logic id_5;
  logic id_6;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd33
) (
    input  wor   _id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output uwire id_3,
    output wand  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_3,
      id_1
  );
  logic [1 : id_0] id_7 = id_1;
  logic id_8[-1 'b0 : 1];
  ;
endmodule
