=====
SETUP
-0.884
6.261
5.377
clk_27m_ibuf
0.000
0.683
u_pll/u_pll_init/rLockOut_s0
4.879
5.262
rst_sync_0_s0
6.261
=====
SETUP
6.002
9.492
15.494
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
2.090
2.457
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5
3.128
3.589
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4
3.746
4.161
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16
4.324
4.850
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2
5.012
5.529
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16
5.691
6.152
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5
6.842
7.335
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4
7.335
7.631
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s6
7.959
8.420
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s3
8.422
8.920
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1
9.077
9.492
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0
9.492
=====
SETUP
6.340
9.173
15.513
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
2.099
2.482
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22
2.839
3.366
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20
3.506
4.022
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17
4.379
4.896
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15
5.248
5.769
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5
6.452
6.944
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4
6.944
7.241
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s6
7.378
7.839
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s3
8.212
8.673
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s1
8.676
9.173
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0
9.173
=====
SETUP
6.772
8.731
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
2.090
2.457
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5
3.128
3.589
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4
3.746
4.161
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16
4.324
4.850
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2
5.012
5.529
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16
5.691
6.152
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n559_s0
6.894
7.464
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n604_s2
7.814
8.311
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n604_s1
8.469
8.731
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0
8.731
=====
SETUP
6.872
8.641
15.513
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
2.099
2.467
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15
3.312
3.773
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16
4.103
4.624
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20
4.767
5.283
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5
5.991
6.483
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5
6.483
6.533
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n236_s4
6.533
6.829
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s6
6.967
7.428
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s3
7.586
8.112
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s1
8.114
8.641
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0
8.641
=====
SETUP
6.937
8.567
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
2.099
2.482
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22
2.839
3.366
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20
3.506
4.022
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17
4.379
4.896
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15
5.248
5.769
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n133_s
6.722
7.292
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n604_s3
7.452
7.913
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n604_s1
8.051
8.567
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0
8.567
=====
SETUP
7.064
8.439
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
2.099
2.467
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15
3.312
3.773
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16
4.103
4.624
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20
4.767
5.283
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5
5.991
6.483
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5
6.483
6.727
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n604_s3
7.057
7.554
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n604_s1
7.913
8.439
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0
8.439
=====
SETUP
7.188
8.306
15.494
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
2.109
2.476
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n688_s1
2.894
3.391
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17
3.534
4.050
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18
4.410
4.871
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s15
5.034
5.495
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n630_s0
5.825
6.351
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n682_s1
6.934
7.450
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n688_s0
7.780
8.306
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0
8.306
=====
SETUP
7.190
8.323
15.513
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
2.099
2.482
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22
2.839
3.366
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20
3.506
4.022
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17
4.379
4.896
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15
5.248
5.769
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0
5.777
6.303
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3
6.853
7.314
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n687_s1
7.807
8.323
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0
8.323
=====
SETUP
7.193
8.301
15.494
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
2.109
2.476
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n688_s1
2.894
3.391
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17
3.534
4.050
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18
4.410
4.871
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s15
5.034
5.495
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n630_s0
5.825
6.351
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n682_s1
6.934
7.450
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n682_s0
7.780
8.301
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0
8.301
=====
SETUP
7.287
8.217
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
2.099
2.467
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15
3.312
3.773
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16
4.103
4.624
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3
4.789
5.306
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1
5.501
5.962
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0
5.964
6.426
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1
6.626
7.152
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s0
7.701
8.217
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0
8.217
=====
SETUP
7.382
8.112
15.494
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
2.099
2.467
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15
3.312
3.773
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16
4.103
4.624
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3
4.789
5.306
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1
5.501
5.962
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0
5.964
6.426
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1
6.626
7.152
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n685_s1
7.697
8.112
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0
8.112
=====
SETUP
7.382
8.131
15.513
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
2.099
2.482
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22
2.839
3.366
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20
3.506
4.022
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17
4.379
4.896
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15
5.248
5.769
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0
5.777
6.303
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s1
6.988
7.509
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n688_s0
7.669
8.131
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0
8.131
=====
SETUP
7.455
8.048
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
2.099
2.467
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15
3.312
3.773
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16
4.103
4.624
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3
4.789
5.306
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1
5.501
5.962
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0
5.964
6.426
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n679_s1
6.761
7.258
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n679_s0
7.258
7.394
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n689_s0
7.587
8.048
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0
8.048
=====
SETUP
7.461
8.043
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
2.090
2.457
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5
3.128
3.589
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4
3.746
4.161
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16
4.324
4.850
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2
5.012
5.529
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n653_s0
5.691
6.207
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n596_s0
6.988
7.514
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n606_s2
7.516
8.043
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0
8.043
=====
SETUP
7.472
8.041
15.513
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
2.099
2.482
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22
2.839
3.366
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20
3.506
4.022
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17
4.379
4.896
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15
5.248
5.769
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0
5.777
6.303
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s1
6.988
7.509
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s0
7.514
8.041
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0
8.041
=====
SETUP
7.508
7.996
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
2.099
2.482
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22
2.839
3.366
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20
3.506
4.022
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17
4.379
4.896
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15
5.248
5.769
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0
5.777
6.303
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3
6.853
7.314
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n685_s1
7.479
7.996
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0
7.996
=====
SETUP
7.521
7.983
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
2.099
2.482
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22
2.839
3.366
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20
3.506
4.022
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17
4.379
4.896
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s1
5.056
5.577
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0
5.772
6.293
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n679_s1
6.651
7.177
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n679_s0
7.177
7.313
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n689_s0
7.721
7.983
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0
7.983
=====
SETUP
7.555
7.949
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
2.090
2.457
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5
3.128
3.589
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4
3.746
4.161
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16
4.324
4.850
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2
5.012
5.529
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n653_s0
5.691
6.207
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s2
6.988
7.485
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s1
7.488
7.949
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0
7.949
=====
SETUP
7.570
7.943
15.513
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
2.099
2.482
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22
2.839
3.366
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20
3.506
4.022
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17
4.379
4.896
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15
5.248
5.769
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0
5.777
6.303
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3
6.853
7.314
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s1
7.482
7.943
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0
7.943
=====
SETUP
7.573
7.931
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
2.099
2.467
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15
3.312
3.773
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16
4.103
4.624
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3
4.789
5.306
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1
5.501
5.962
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0
5.964
6.426
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s2
6.601
7.122
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1
7.469
7.931
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0
7.931
=====
SETUP
7.618
7.886
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
2.099
2.482
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22
2.839
3.366
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20
3.506
4.022
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17
4.379
4.896
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s1
5.056
5.577
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0
5.772
6.293
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2
6.762
7.288
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s1
7.471
7.886
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0
7.886
=====
SETUP
7.653
7.851
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
2.099
2.467
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15
3.312
3.773
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16
4.103
4.624
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3
4.789
5.306
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1
5.501
5.962
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0
5.964
6.426
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n596_s0
6.736
7.197
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n606_s2
7.389
7.851
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0
7.851
=====
SETUP
7.661
7.833
15.494
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
2.099
2.482
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22
2.839
3.366
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20
3.506
4.022
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17
4.379
4.896
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s1
5.056
5.577
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0
5.772
6.293
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n596_s0
6.627
7.148
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n606_s2
7.317
7.833
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0
7.833
=====
SETUP
7.718
7.786
15.504
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
2.099
2.482
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22
2.839
3.366
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20
3.506
4.022
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17
4.379
4.896
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15
5.248
5.769
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0
5.777
6.303
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3
6.853
7.314
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n686_s0
7.324
7.786
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0
7.786
=====
HOLD
0.275
2.625
2.349
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rWaitCnt_10_s6
2.324
2.465
u_pll/u_pll_init/rWaitCnt_10_s9
2.471
2.624
u_pll/u_pll_init/rWaitCnt_10_s6
2.624
=====
HOLD
0.275
2.625
2.349
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rRomAddr_4_s1
2.324
2.465
u_pll/u_pll_init/n3945_s0
2.471
2.624
u_pll/u_pll_init/rRomAddr_4_s1
2.624
=====
HOLD
0.275
2.629
2.354
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rMdAddr_4_s0
2.329
2.470
u_pll/u_pll_init/wMdAddrNext_4_s3
2.476
2.628
u_pll/u_pll_init/rMdAddr_4_s0
2.628
=====
HOLD
0.275
2.625
2.349
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rWaitCnt_9_s0
2.324
2.465
u_pll/u_pll_init/n4096_s1
2.471
2.624
u_pll/u_pll_init/rWaitCnt_9_s0
2.624
=====
HOLD
0.275
2.629
2.354
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rLoopCnt_2_s0
2.329
2.470
u_pll/u_pll_init/n3987_s0
2.476
2.628
u_pll/u_pll_init/rLoopCnt_2_s0
2.628
=====
HOLD
0.275
2.629
2.354
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rReqCnt_0_s0
2.329
2.470
u_pll/u_pll_init/n3973_s2
2.476
2.628
u_pll/u_pll_init/rReqCnt_0_s0
2.628
=====
HOLD
0.275
0.977
0.702
u_tmg/hcnt_11_s0
0.677
0.818
u_tmg/n60_s2
0.824
0.977
u_tmg/hcnt_11_s0
0.977
=====
HOLD
0.275
2.621
2.345
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rLockCnt_0_s0
2.320
2.461
u_pll/u_pll_init/n4020_s2
2.467
2.621
u_pll/u_pll_init/rLockCnt_0_s0
2.621
=====
HOLD
0.278
0.972
0.694
u_tmg/vcnt_4_s0
0.669
0.810
u_tmg/n42_s2
0.819
0.972
u_tmg/vcnt_4_s0
0.972
=====
HOLD
0.278
0.972
0.694
u_tmg/vcnt_8_s0
0.669
0.810
u_tmg/n38_s2
0.819
0.972
u_tmg/vcnt_8_s0
0.972
=====
HOLD
0.278
0.972
0.694
u_tmg/vcnt_9_s0
0.669
0.810
u_tmg/n37_s2
0.819
0.972
u_tmg/vcnt_9_s0
0.972
=====
HOLD
0.281
2.631
2.349
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rLoopCnt_0_s0
2.324
2.465
u_pll/u_pll_init/n3989_s2
2.477
2.630
u_pll/u_pll_init/rLoopCnt_0_s0
2.630
=====
HOLD
0.281
0.983
0.702
u_tmg/hcnt_4_s0
0.677
0.818
u_tmg/n67_s2
0.830
0.983
u_tmg/hcnt_4_s0
0.983
=====
HOLD
0.281
0.983
0.702
u_tmg/hcnt_5_s0
0.677
0.818
u_tmg/n66_s2
0.830
0.983
u_tmg/hcnt_5_s0
0.983
=====
HOLD
0.281
0.979
0.698
u_tmg/hcnt_6_s0
0.673
0.814
u_tmg/n65_s2
0.826
0.979
u_tmg/hcnt_6_s0
0.979
=====
HOLD
0.281
0.983
0.702
u_tmg/hcnt_8_s0
0.677
0.818
u_tmg/n63_s2
0.830
0.983
u_tmg/hcnt_8_s0
0.983
=====
HOLD
0.287
2.633
2.345
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rInitFsmC_2_s0
2.320
2.464
u_pll/u_pll_init/n4317_s22
2.480
2.633
u_pll/u_pll_init/rInitFsmC_2_s0
2.633
=====
HOLD
0.303
2.558
2.255
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rMdInc_s0
2.324
2.468
u_pll/u_pll_init/rMdAddr_3_s0
2.558
=====
HOLD
0.322
2.553
2.230
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rEnable_1_s0
2.324
2.468
u_pll/u_pll_init/rRomDReg_0_s2
2.552
=====
HOLD
0.328
2.674
2.345
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rWaitCnt_1_s6
2.320
2.461
u_pll/u_pll_init/rWaitCnt_1_s11
2.467
2.674
u_pll/u_pll_init/rWaitCnt_1_s6
2.674
=====
HOLD
0.331
1.025
0.694
u_tmg/vcnt_0_s0
0.669
0.810
u_tmg/n46_s4
0.819
1.025
u_tmg/vcnt_0_s0
1.025
=====
HOLD
0.338
1.032
0.694
u_tmg/vcnt_11_s0
0.669
0.810
u_tmg/n35_s2
0.879
1.032
u_tmg/vcnt_11_s0
1.032
=====
HOLD
0.338
2.688
2.349
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rWaitCnt_4_s6
2.324
2.465
u_pll/u_pll_init/rWaitCnt_4_s9
2.534
2.688
u_pll/u_pll_init/rWaitCnt_4_s6
2.688
=====
HOLD
0.338
2.692
2.354
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rReqCnt_1_s0
2.329
2.470
u_pll/u_pll_init/n3972_s0
2.539
2.692
u_pll/u_pll_init/rReqCnt_1_s0
2.692
=====
HOLD
0.338
2.692
2.354
clk_27m_ibuf
0.000
0.675
u_pll/u_pll_init/rReqCnt_1_s0
2.329
2.470
u_pll/u_pll_init/n3971_s0
2.539
2.692
u_pll/u_pll_init/rReqCnt_2_s0
2.692
