Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jul 11 12:23:41 2024
| Host         : amd-training-12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     36          
TIMING-20  Warning           Non-clocked latch               6           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BT0 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BT1 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BT2 (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RgOP/do_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RgOP/do_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RgOP/do_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   85          inf        0.000                      0                   85           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.467ns  (logic 4.362ns (46.073%)  route 5.105ns (53.927%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE                         0.000     0.000 r  cnt/out_reg[1]/C
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt/out_reg[1]/Q
                         net (fo=11, routed)          1.631     2.149    cnt/Q[1]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.273 f  cnt/a_OBUF_inst_i_7/O
                         net (fo=7, routed)           1.138     3.411    becbt/g
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.535 r  becbt/e_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.336     5.871    e_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596     9.467 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     9.467    e
    M17                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.280ns  (logic 4.287ns (46.197%)  route 4.993ns (53.803%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE                         0.000     0.000 r  cnt/out_reg[0]/C
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cnt/out_reg[0]/Q
                         net (fo=12, routed)          1.664     2.182    becbt/Q[0]
    SLICE_X42Y61         LUT5 (Prop_lut5_I1_O)        0.124     2.306 f  becbt/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.220     3.526    becbt/a_OBUF_inst_i_5_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.650 r  becbt/f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.109     5.759    f_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521     9.280 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     9.280    f
    J16                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.177ns  (logic 4.296ns (46.815%)  route 4.881ns (53.185%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE                         0.000     0.000 r  cnt/out_reg[1]/C
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt/out_reg[1]/Q
                         net (fo=11, routed)          1.699     2.217    RgOP/e_OBUF_inst_i_1[1]
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.341 r  RgOP/a_OBUF_inst_i_6/O
                         net (fo=7, routed)           1.274     3.615    becbt/g_1
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.124     3.739 r  becbt/g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.908     5.647    g_OBUF
    H18                  OBUF (Prop_obuf_I_O)         3.530     9.177 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     9.177    g
    H18                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.102ns  (logic 4.300ns (47.238%)  route 4.802ns (52.762%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE                         0.000     0.000 r  cnt/out_reg[1]/C
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt/out_reg[1]/Q
                         net (fo=11, routed)          1.901     2.419    RgOP/e_OBUF_inst_i_1[1]
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124     2.543 f  RgOP/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.992     3.535    becbt/g_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.659 r  becbt/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.909     5.568    c_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534     9.102 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     9.102    c
    J18                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.078ns  (logic 4.279ns (47.139%)  route 4.798ns (52.861%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE                         0.000     0.000 r  cnt/out_reg[0]/C
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt/out_reg[0]/Q
                         net (fo=12, routed)          1.664     2.182    becbt/Q[0]
    SLICE_X42Y61         LUT5 (Prop_lut5_I1_O)        0.124     2.306 r  becbt/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.215     3.521    becbt/a_OBUF_inst_i_5_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124     3.645 r  becbt/d_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.919     5.564    d_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.513     9.078 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     9.078    d
    J15                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.718ns  (logic 4.327ns (49.630%)  route 4.391ns (50.370%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE                         0.000     0.000 r  cnt/out_reg[0]/C
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt/out_reg[0]/Q
                         net (fo=12, routed)          1.664     2.182    becbt/Q[0]
    SLICE_X42Y61         LUT5 (Prop_lut5_I1_O)        0.124     2.306 r  becbt/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.202     3.508    becbt/a_OBUF_inst_i_5_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.124     3.632 r  becbt/a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.525     5.157    a_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.561     8.718 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     8.718    a
    K14                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.693ns  (logic 4.282ns (49.255%)  route 4.411ns (50.745%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE                         0.000     0.000 r  cnt/out_reg[1]/C
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt/out_reg[1]/Q
                         net (fo=11, routed)          1.901     2.419    RgOP/e_OBUF_inst_i_1[1]
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124     2.543 f  RgOP/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.847     3.391    becbt/g_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.124     3.515 r  becbt/b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     5.177    b_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.516     8.693 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     8.693    b
    H15                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 4.421ns (61.670%)  route 2.748ns (38.330%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE                         0.000     0.000 r  cnt/out_reg[0]/C
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt/out_reg[0]/Q
                         net (fo=12, routed)          0.833     1.351    cnt/Q[0]
    SLICE_X42Y73         LUT2 (Prop_lut2_I0_O)        0.153     1.504 r  cnt/A_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     3.419    A_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.750     7.169 r  A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.169    A[0]
    K19                                                               r  A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.110ns  (logic 4.457ns (62.695%)  route 2.652ns (37.305%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE                         0.000     0.000 r  cnt/out_reg[1]/C
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cnt/out_reg[1]/Q
                         net (fo=11, routed)          0.697     1.215    cnt/Q[1]
    SLICE_X42Y73         LUT2 (Prop_lut2_I1_O)        0.146     1.361 r  cnt/A_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.955     3.316    A_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.793     7.110 r  A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.110    A[2]
    M18                                                               r  A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.628ns  (logic 4.188ns (63.190%)  route 2.440ns (36.810%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE                         0.000     0.000 r  cnt/out_reg[1]/C
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cnt/out_reg[1]/Q
                         net (fo=11, routed)          0.689     1.207    cnt/Q[1]
    SLICE_X42Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.331 r  cnt/A_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.750     3.082    A_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546     6.628 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.628    A[3]
    L16                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom/out_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RgOP/do_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE                         0.000     0.000 r  rom/out_reg[25]/C
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom/out_reg[25]/Q
                         net (fo=2, routed)           0.113     0.254    RgOP/do_reg[2]_2[1]
    SLICE_X42Y61         FDRE                                         r  RgOP/do_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  rom/addr_reg[4]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rom/addr_reg[4]/Q
                         net (fo=4, routed)           0.068     0.196    rom/addr_reg__0[4]
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.099     0.295 r  rom/addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.295    rom/p_0_in[5]
    SLICE_X43Y59         FDRE                                         r  rom/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  rom/addr_reg[0]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rom/addr_reg[0]/Q
                         net (fo=8, routed)           0.116     0.280    rom/addr_reg[0]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.325 r  rom/addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    rom/p_0_in[3]
    SLICE_X43Y59         FDRE                                         r  rom/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  rom/addr_reg[0]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rom/addr_reg[0]/Q
                         net (fo=8, routed)           0.116     0.280    rom/addr_reg[0]
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.048     0.328 r  rom/addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.328    rom/p_0_in[4]
    SLICE_X43Y59         FDRE                                         r  rom/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/out_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RgOP/do_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE                         0.000     0.000 r  rom/out_reg[26]/C
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom/out_reg[26]/Q
                         net (fo=2, routed)           0.188     0.329    RgOP/do_reg[2]_2[2]
    SLICE_X42Y61         FDRE                                         r  RgOP/do_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op/cs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/out_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE                         0.000     0.000 r  op/cs_reg[1]/C
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  op/cs_reg[1]/Q
                         net (fo=7, routed)           0.114     0.242    rom/Q[1]
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.099     0.341 r  rom/out[26]_i_1/O
                         net (fo=1, routed)           0.000     0.341    rom/out[26]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  rom/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  rom/addr_reg[3]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom/addr_reg[3]/Q
                         net (fo=5, routed)           0.163     0.304    rom/addr_reg__0[3]
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.045     0.349 r  rom/addr[6]_i_3/O
                         net (fo=1, routed)           0.000     0.349    rom/p_0_in[6]
    SLICE_X43Y59         FDRE                                         r  rom/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/out_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/out_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE                         0.000     0.000 r  rom/out_reg[25]/C
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom/out_reg[25]/Q
                         net (fo=2, routed)           0.168     0.309    rom/out_reg[26]_0[1]
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  rom/out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.354    rom/out[25]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  rom/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE                         0.000     0.000 r  inst/counter_reg[9]/C
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.062     0.203    inst/counter_reg[9]
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.248 r  inst/counter[0]_i_5/O
                         net (fo=2, routed)           0.063     0.310    inst/counter[0]_i_5_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.355    inst/clk_out_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op/cs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/out_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.454%)  route 0.183ns (49.546%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE                         0.000     0.000 r  op/cs_reg[0]/C
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  op/cs_reg[0]/Q
                         net (fo=7, routed)           0.183     0.324    rom/Q[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.045     0.369 r  rom/out[24]_i_1/O
                         net (fo=1, routed)           0.000     0.369    rom/out[24]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  rom/out_reg[24]/D
  -------------------------------------------------------------------    -------------------





