# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../shell_imp.srcs/sources_1/new/CTRL_UNIT.vhd" \
"../../../../shell_imp.srcs/sources_1/new/reg_file.vhd" \
"../../../../shell_imp.srcs/sources_1/new/ALU.vhd" \
"../../../../shell_imp.srcs/sources_1/new/prog_mem.vhd" \
"../../../../shell_imp.srcs/sources_1/new/prog_cnt_reg.vhd" \
"../../../../shell_imp.srcs/sources_1/new/data_mem.vhd" \
"../../../../shell_imp.srcs/sources_1/new/ALU_CTRL.vhd" \
"../../../../shell_imp.srcs/sources_1/new/reg_file_input_mux.vhd" \
"../../../../shell_imp.srcs/sources_1/new/cmp_status_reg.vhd" \
"../../../../shell_imp.srcs/sources_1/new/ri_imm_ext.vhd" \
"../../../../shell_imp.srcs/sources_1/new/alu_input_mux.vhd" \
"../../../../shell_imp.srcs/sources_1/new/imm_ext.vhd" \
"../../../../shell_imp.srcs/sources_1/new/pc_load_mux.vhd" \
"../../../../shell_imp.srcs/sources_1/new/adder.vhd" \
"../../../../shell_imp.srcs/sources_1/new/stack_ptr_reg.vhd" \
"../../../../shell_imp.srcs/sources_1/new/ri_imm_upper_concat.vhd" \
"../../../../shell_imp.srcs/sources_1/new/ri_imm_format_mux.vhd" \
"../../../../shell_imp.srcs/sources_1/new/and_gate.vhd" \
"../../../../shell_imp.srcs/sources_1/new/sync_extern.vhd" \
"../../../../shell_imp.srcs/sources_1/new/sync_word.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_CTRL_UNIT_0_0/sim/design_1_CTRL_UNIT_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_reg_file_0_0/sim/design_1_reg_file_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_prog_mem_0_0/sim/design_1_prog_mem_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_prog_cnt_reg_0_0/sim/design_1_prog_cnt_reg_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_data_mem_0_0/sim/design_1_data_mem_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_ALU_CTRL_0_0/sim/design_1_ALU_CTRL_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_reg_file_input_mux_0_0/sim/design_1_reg_file_input_mux_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_cmp_status_reg_0_0/sim/design_1_cmp_status_reg_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_ri_imm_ext_0_0/sim/design_1_ri_imm_ext_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_alu_input_mux_0_0/sim/design_1_alu_input_mux_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_imm_ext_0_0/sim/design_1_imm_ext_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_pc_load_mux_0_0/sim/design_1_pc_load_mux_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_adder_0_0/sim/design_1_adder_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_adder_1_0/sim/design_1_adder_1_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_stack_ptr_reg_0_0/sim/design_1_stack_ptr_reg_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_ri_imm_upper_concat_0_0/sim/design_1_ri_imm_upper_concat_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_ri_imm_format_mux_0_0/sim/design_1_ri_imm_format_mux_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_programmer_0_0/sim/design_1_programmer_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_uart_0_2/sim/design_1_uart_0_2.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_and_gate_0_0/sim/design_1_and_gate_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_0_0/sim/design_1_sync_extern_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_word_0_0/sim/design_1_sync_word_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_word_1_0/sim/design_1_sync_word_1_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_0_1/sim/design_1_sync_extern_0_1.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_1_0/sim/design_1_sync_extern_1_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_0_2/sim/design_1_sync_extern_0_2.vhd" \
"../../../../shell_imp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../shell_imp.srcs/sim_1/new/CPU_sim_tb.vhd" \

# Do not sort compile order
nosort
