<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Paparazzi UAS: sw/airborne/boards/tmotor/aiof7/v1/mcuconf_board.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  <td id="projectalign">
   <div id="projectname">Paparazzi UAS<span id="projectnumber">&#160;v7.0_unstable</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('tmotor_2aiof7_2v1_2mcuconf__board_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">mcuconf_board.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a06ca1a72f6a4d636477b4bcfba7ca07e" id="r_a06ca1a72f6a4d636477b4bcfba7ca07e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a06ca1a72f6a4d636477b4bcfba7ca07e">STM32F7xx_MCUCONF</a></td></tr>
<tr class="separator:a06ca1a72f6a4d636477b4bcfba7ca07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23231ac10c4ceeb7c91b581665807226" id="r_a23231ac10c4ceeb7c91b581665807226"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a23231ac10c4ceeb7c91b581665807226">STM32F722_MCUCONF</a></td></tr>
<tr class="separator:a23231ac10c4ceeb7c91b581665807226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b2f952186b1db7fb4353562c88e29f" id="r_ac7b2f952186b1db7fb4353562c88e29f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ac7b2f952186b1db7fb4353562c88e29f">STM32F732_MCUCONF</a></td></tr>
<tr class="separator:ac7b2f952186b1db7fb4353562c88e29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326c88bb3a7bd989b03289255c364a89" id="r_a326c88bb3a7bd989b03289255c364a89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a326c88bb3a7bd989b03289255c364a89">STM32F723_MCUCONF</a></td></tr>
<tr class="separator:a326c88bb3a7bd989b03289255c364a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ea36adb7dca314cb739ac94e9d74f6" id="r_ad7ea36adb7dca314cb739ac94e9d74f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad7ea36adb7dca314cb739ac94e9d74f6">STM32F733_MCUCONF</a></td></tr>
<tr class="separator:ad7ea36adb7dca314cb739ac94e9d74f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb519ca907542b6bff9104700c0009d" id="r_affb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#affb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:affb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70d9b5c3764aac6282d594d8f6a88ec" id="r_ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4f9c19c6b1a1c3694278a542e3c60d" id="r_a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_PLS_LEV0</a></td></tr>
<tr class="separator:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc47be2589d2a861f2a7e94048d7035" id="r_a2fc47be2589d2a861f2a7e94048d7035"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2fc47be2589d2a861f2a7e94048d7035">STM32_BKPRAM_ENABLE</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2fc47be2589d2a861f2a7e94048d7035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2044f0288f2c20b27d6eee1e1a1e6256" id="r_a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b4e3e6222baab7ee448cbbb2273370" id="r_a02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94c4a0da6c8c7a3d0b800fdc0dbebfa" id="r_ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b49e91f478558d33b2b862718758fa" id="r_a05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61440cd331858b31458b3ce72abf906" id="r_ab61440cd331858b31458b3ce72abf906"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ab61440cd331858b31458b3ce72abf906">STM32_CLOCK48_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ab61440cd331858b31458b3ce72abf906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29204b81c265dd6e124fbcf12a2c8d6f" id="r_a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_SW_PLL</a></td></tr>
<tr class="separator:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811cfbd049f0ab00976def9593849d32" id="r_a811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_PLLSRC_HSE</a></td></tr>
<tr class="separator:a811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba56aaa8c0bd717ad217771ee8300c2" id="r_acba56aaa8c0bd717ad217771ee8300c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#acba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:acba56aaa8c0bd717ad217771ee8300c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a8bb439be9c6c643c7ab48f02ee662" id="r_a42a8bb439be9c6c643c7ab48f02ee662"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>&#160;&#160;&#160;432</td></tr>
<tr class="separator:a42a8bb439be9c6c643c7ab48f02ee662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2a10496ad437bb1bf6bf23892148e4" id="r_a0a2a10496ad437bb1bf6bf23892148e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a0a2a10496ad437bb1bf6bf23892148e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc27d1e2fcdedcb56fc15a41e5f43d91" id="r_adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#adc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035ea0d8259c0f89306c6a7d344705f2" id="r_a035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_HPRE_DIV1</a></td></tr>
<tr class="separator:a035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9c3734d5d06c9ccd5214af5c78c4f8" id="r_a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_PPRE1_DIV4</a></td></tr>
<tr class="separator:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3670f3886d02bb3010016bbf0db0db83" id="r_a3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_PPRE2_DIV2</a></td></tr>
<tr class="separator:a3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945eb1f70822303bd0191ef633e5eaca" id="r_a945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_RTCSEL_NOCLOCK</a></td></tr>
<tr class="separator:a945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea50a21db71009ebc7951180dc0d29ea" id="r_aea50a21db71009ebc7951180dc0d29ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aea50a21db71009ebc7951180dc0d29ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f4dea2ca69a6afdc2a05593ddb4999" id="r_a66f4dea2ca69a6afdc2a05593ddb4999"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a66f4dea2ca69a6afdc2a05593ddb4999">STM32_MCO1SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_MCO1SEL_HSI</a></td></tr>
<tr class="separator:a66f4dea2ca69a6afdc2a05593ddb4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeadb80a063dd3d4975ca3947a18ff995" id="r_aeadb80a063dd3d4975ca3947a18ff995"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aeadb80a063dd3d4975ca3947a18ff995">STM32_MCO1PRE</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_MCO1PRE_DIV1</a></td></tr>
<tr class="separator:aeadb80a063dd3d4975ca3947a18ff995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1164056ea271b26c923140f69ace87" id="r_ada1164056ea271b26c923140f69ace87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ada1164056ea271b26c923140f69ace87">STM32_MCO2SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_MCO2SEL_SYSCLK</a></td></tr>
<tr class="separator:ada1164056ea271b26c923140f69ace87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7625378f7bf7e1a50a58739742839619" id="r_a7625378f7bf7e1a50a58739742839619"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a7625378f7bf7e1a50a58739742839619">STM32_MCO2PRE</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_MCO2PRE_DIV1</a></td></tr>
<tr class="separator:a7625378f7bf7e1a50a58739742839619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d0e9ccef7e158022e3a468e0c5b2ad" id="r_aa4d0e9ccef7e158022e3a468e0c5b2ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aa4d0e9ccef7e158022e3a468e0c5b2ad">STM32_TIMPRE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aa4d0e9ccef7e158022e3a468e0c5b2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54203015c2973969adee1dd719010d3a" id="r_a54203015c2973969adee1dd719010d3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a54203015c2973969adee1dd719010d3a">STM32_I2SSRC</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_I2SSRC_OFF</a></td></tr>
<tr class="separator:a54203015c2973969adee1dd719010d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2179285dbf70d5d5a370c3353737813" id="r_aa2179285dbf70d5d5a370c3353737813"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>&#160;&#160;&#160;192</td></tr>
<tr class="separator:aa2179285dbf70d5d5a370c3353737813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6200cd60fa224e90d495714e3b8fef" id="r_a7b6200cd60fa224e90d495714e3b8fef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a7b6200cd60fa224e90d495714e3b8fef">STM32_PLLI2SP_VALUE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a7b6200cd60fa224e90d495714e3b8fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef65938285beae9672cebaafe1fc00a" id="r_adef65938285beae9672cebaafe1fc00a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#adef65938285beae9672cebaafe1fc00a">STM32_PLLI2SQ_VALUE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:adef65938285beae9672cebaafe1fc00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6385bafac509e5ef0926a722fc54adb" id="r_aa6385bafac509e5ef0926a722fc54adb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aa6385bafac509e5ef0926a722fc54adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabfa36b9db553bd0fec3aecc3cc9a54a" id="r_aabfa36b9db553bd0fec3aecc3cc9a54a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aabfa36b9db553bd0fec3aecc3cc9a54a">STM32_PLLI2SDIVQ_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aabfa36b9db553bd0fec3aecc3cc9a54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad1367e1eb26c3a6df6a358f44ce98e" id="r_adad1367e1eb26c3a6df6a358f44ce98e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#adad1367e1eb26c3a6df6a358f44ce98e">STM32_PLLSAIN_VALUE</a>&#160;&#160;&#160;192</td></tr>
<tr class="separator:adad1367e1eb26c3a6df6a358f44ce98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacacec5795cca34be3ff692ffb8f1a13" id="r_aacacec5795cca34be3ff692ffb8f1a13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aacacec5795cca34be3ff692ffb8f1a13">STM32_PLLSAIP_VALUE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aacacec5795cca34be3ff692ffb8f1a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33922bdd7e2781286b82d9e778c98b3f" id="r_a33922bdd7e2781286b82d9e778c98b3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a33922bdd7e2781286b82d9e778c98b3f">STM32_PLLSAIQ_VALUE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a33922bdd7e2781286b82d9e778c98b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af6595a246fb86838a9c212d2451f23" id="r_a0af6595a246fb86838a9c212d2451f23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a0af6595a246fb86838a9c212d2451f23">STM32_PLLSAIR_VALUE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a0af6595a246fb86838a9c212d2451f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ca237e2d8b40cf029e4cfc5156539d" id="r_ae2ca237e2d8b40cf029e4cfc5156539d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ae2ca237e2d8b40cf029e4cfc5156539d">STM32_PLLSAIDIVQ_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae2ca237e2d8b40cf029e4cfc5156539d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd8243c565cf0d8128ca9cc00bc1a4d" id="r_a9bd8243c565cf0d8128ca9cc00bc1a4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a9bd8243c565cf0d8128ca9cc00bc1a4d">STM32_PLLSAIDIVR_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a9bd8243c565cf0d8128ca9cc00bc1a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fafd3288056818d61ea1f1bcade3e76" id="r_a7fafd3288056818d61ea1f1bcade3e76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a7fafd3288056818d61ea1f1bcade3e76">STM32_SAI1SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_SAI1SEL_OFF</a></td></tr>
<tr class="separator:a7fafd3288056818d61ea1f1bcade3e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d927f3ec9e1302137fafe388a83d93a" id="r_a6d927f3ec9e1302137fafe388a83d93a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6d927f3ec9e1302137fafe388a83d93a">STM32_SAI2SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_SAI2SEL_OFF</a></td></tr>
<tr class="separator:a6d927f3ec9e1302137fafe388a83d93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9959597acb4c16ff17df3e7529020f" id="r_a6f9959597acb4c16ff17df3e7529020f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6f9959597acb4c16ff17df3e7529020f">STM32_LCDTFT_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6f9959597acb4c16ff17df3e7529020f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ed161000188baad76db684cf751f17" id="r_a88ed161000188baad76db684cf751f17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a88ed161000188baad76db684cf751f17">STM32_USART1SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_USART1SEL_PCLK2</a></td></tr>
<tr class="separator:a88ed161000188baad76db684cf751f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61edaa8b7ad1604d18591de6c66a744" id="r_ac61edaa8b7ad1604d18591de6c66a744"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ac61edaa8b7ad1604d18591de6c66a744">STM32_USART2SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_USART2SEL_PCLK1</a></td></tr>
<tr class="separator:ac61edaa8b7ad1604d18591de6c66a744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b7db6a710541cd0e38fca6537b1546" id="r_a42b7db6a710541cd0e38fca6537b1546"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a42b7db6a710541cd0e38fca6537b1546">STM32_USART3SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_USART3SEL_PCLK1</a></td></tr>
<tr class="separator:a42b7db6a710541cd0e38fca6537b1546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c796c55e8372456e4079f57656ee22c" id="r_a6c796c55e8372456e4079f57656ee22c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6c796c55e8372456e4079f57656ee22c">STM32_UART4SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_UART4SEL_PCLK1</a></td></tr>
<tr class="separator:a6c796c55e8372456e4079f57656ee22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc72655b1e7f66b9e8e4b830724f935" id="r_a5dc72655b1e7f66b9e8e4b830724f935"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a5dc72655b1e7f66b9e8e4b830724f935">STM32_UART5SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_UART5SEL_PCLK1</a></td></tr>
<tr class="separator:a5dc72655b1e7f66b9e8e4b830724f935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac264f36c9e98409724821a0c7d93151d" id="r_ac264f36c9e98409724821a0c7d93151d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ac264f36c9e98409724821a0c7d93151d">STM32_USART6SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_USART6SEL_PCLK2</a></td></tr>
<tr class="separator:ac264f36c9e98409724821a0c7d93151d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c9741fced167f2693ce50699d8e170" id="r_a58c9741fced167f2693ce50699d8e170"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a58c9741fced167f2693ce50699d8e170">STM32_UART7SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_UART7SEL_PCLK1</a></td></tr>
<tr class="separator:a58c9741fced167f2693ce50699d8e170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a624c2f45087a89671d281a4a6a97f0b5" id="r_a624c2f45087a89671d281a4a6a97f0b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a624c2f45087a89671d281a4a6a97f0b5">STM32_UART8SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_UART8SEL_PCLK1</a></td></tr>
<tr class="separator:a624c2f45087a89671d281a4a6a97f0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65a4622a3bf2b4807b3fcd5c06d3c51" id="r_ae65a4622a3bf2b4807b3fcd5c06d3c51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ae65a4622a3bf2b4807b3fcd5c06d3c51">STM32_I2C1SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_I2C1SEL_PCLK1</a></td></tr>
<tr class="separator:ae65a4622a3bf2b4807b3fcd5c06d3c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095a0989bba660c1719a339b9c09e25e" id="r_a095a0989bba660c1719a339b9c09e25e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a095a0989bba660c1719a339b9c09e25e">STM32_I2C2SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_I2C2SEL_PCLK1</a></td></tr>
<tr class="separator:a095a0989bba660c1719a339b9c09e25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8949d18b87dbd8844bbe634ade2fc48d" id="r_a8949d18b87dbd8844bbe634ade2fc48d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a8949d18b87dbd8844bbe634ade2fc48d">STM32_I2C3SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_I2C3SEL_PCLK1</a></td></tr>
<tr class="separator:a8949d18b87dbd8844bbe634ade2fc48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f813225df0ad5553219db6d5d9694da" id="r_a4f813225df0ad5553219db6d5d9694da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a4f813225df0ad5553219db6d5d9694da">STM32_LPTIM1SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_LPTIM1SEL_PCLK1</a></td></tr>
<tr class="separator:a4f813225df0ad5553219db6d5d9694da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c6aa95fe5c9d31021a454c0ceeb1e7" id="r_a46c6aa95fe5c9d31021a454c0ceeb1e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a46c6aa95fe5c9d31021a454c0ceeb1e7">STM32_CECSEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_CECSEL_LSE</a></td></tr>
<tr class="separator:a46c6aa95fe5c9d31021a454c0ceeb1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a20a773e7abb09096b89faa85e8897" id="r_a37a20a773e7abb09096b89faa85e8897"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a37a20a773e7abb09096b89faa85e8897">STM32_CK48MSEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_CK48MSEL_PLL</a></td></tr>
<tr class="separator:a37a20a773e7abb09096b89faa85e8897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cd4ff363c42b2b7398bdc0e4309ffd" id="r_a08cd4ff363c42b2b7398bdc0e4309ffd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a08cd4ff363c42b2b7398bdc0e4309ffd">STM32_SDMMC1SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_SDMMC1SEL_PLL48CLK</a></td></tr>
<tr class="separator:a08cd4ff363c42b2b7398bdc0e4309ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b03312203b934df769cffd02f33f63" id="r_a43b03312203b934df769cffd02f33f63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a43b03312203b934df769cffd02f33f63">STM32_SDMMC2SEL</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_SDMMC2SEL_PLL48CLK</a></td></tr>
<tr class="separator:a43b03312203b934df769cffd02f33f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41936b81e5fd08241408ac46193ae51a" id="r_a41936b81e5fd08241408ac46193ae51a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a41936b81e5fd08241408ac46193ae51a">STM32_SRAM2_NOCACHE</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a41936b81e5fd08241408ac46193ae51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41843060367f2e2b20468f1a5769948b" id="r_a41843060367f2e2b20468f1a5769948b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a41843060367f2e2b20468f1a5769948b">STM32_IRQ_EXTI0_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a41843060367f2e2b20468f1a5769948b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5e4469d6bb2263c760f685f9ce86ef" id="r_a6f5e4469d6bb2263c760f685f9ce86ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6f5e4469d6bb2263c760f685f9ce86ef">STM32_IRQ_EXTI1_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a6f5e4469d6bb2263c760f685f9ce86ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ffb9c3ba8d88b6367b675054e3c710" id="r_ae4ffb9c3ba8d88b6367b675054e3c710"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ae4ffb9c3ba8d88b6367b675054e3c710">STM32_IRQ_EXTI2_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ae4ffb9c3ba8d88b6367b675054e3c710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fe6fb696c105d6e048bde844db0224" id="r_a38fe6fb696c105d6e048bde844db0224"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a38fe6fb696c105d6e048bde844db0224">STM32_IRQ_EXTI3_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a38fe6fb696c105d6e048bde844db0224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366b4f70dd30f409ad8c14e609e4bbaa" id="r_a366b4f70dd30f409ad8c14e609e4bbaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a366b4f70dd30f409ad8c14e609e4bbaa">STM32_IRQ_EXTI4_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a366b4f70dd30f409ad8c14e609e4bbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129d06108ea8829ba174e33ff73e7e67" id="r_a129d06108ea8829ba174e33ff73e7e67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a129d06108ea8829ba174e33ff73e7e67">STM32_IRQ_EXTI5_9_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a129d06108ea8829ba174e33ff73e7e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f21ba8c5368006a26a3e5e1d7e60fdb" id="r_a2f21ba8c5368006a26a3e5e1d7e60fdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2f21ba8c5368006a26a3e5e1d7e60fdb">STM32_IRQ_EXTI10_15_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2f21ba8c5368006a26a3e5e1d7e60fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7f425a6497d9bc92b54a3c420731fe" id="r_a0a7f425a6497d9bc92b54a3c420731fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a0a7f425a6497d9bc92b54a3c420731fe">STM32_IRQ_EXTI16_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a0a7f425a6497d9bc92b54a3c420731fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2286ff5fc5fdf03b469795a704619e" id="r_a9d2286ff5fc5fdf03b469795a704619e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a9d2286ff5fc5fdf03b469795a704619e">STM32_IRQ_EXTI17_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a9d2286ff5fc5fdf03b469795a704619e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b7522f34798df184f9e8d5024881df" id="r_a15b7522f34798df184f9e8d5024881df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a15b7522f34798df184f9e8d5024881df">STM32_IRQ_EXTI18_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a15b7522f34798df184f9e8d5024881df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c23ca2f86fdf0dee176c1f762d2b2dc" id="r_a2c23ca2f86fdf0dee176c1f762d2b2dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2c23ca2f86fdf0dee176c1f762d2b2dc">STM32_IRQ_EXTI19_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2c23ca2f86fdf0dee176c1f762d2b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d47540519839760fa98c1b07e38a15e" id="r_a3d47540519839760fa98c1b07e38a15e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a3d47540519839760fa98c1b07e38a15e">STM32_IRQ_EXTI20_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a3d47540519839760fa98c1b07e38a15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71fda7273ead6331f250642d18e55b25" id="r_a71fda7273ead6331f250642d18e55b25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a71fda7273ead6331f250642d18e55b25">STM32_IRQ_EXTI21_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a71fda7273ead6331f250642d18e55b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4331268b38458a2ad2cb4ff49021e371" id="r_a4331268b38458a2ad2cb4ff49021e371"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a4331268b38458a2ad2cb4ff49021e371">STM32_IRQ_EXTI22_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a4331268b38458a2ad2cb4ff49021e371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2018d4443daebf55eef159fcc95fc0dd" id="r_a2018d4443daebf55eef159fcc95fc0dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2018d4443daebf55eef159fcc95fc0dd">STM32_IRQ_EXTI23_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2018d4443daebf55eef159fcc95fc0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b831d797ee0373adbd64ecb8fea802" id="r_a75b831d797ee0373adbd64ecb8fea802"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a75b831d797ee0373adbd64ecb8fea802">STM32_IRQ_TIM1_BRK_TIM9_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a75b831d797ee0373adbd64ecb8fea802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e86e72cf894d2541c7281dba08d54df" id="r_a0e86e72cf894d2541c7281dba08d54df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a0e86e72cf894d2541c7281dba08d54df">STM32_IRQ_TIM1_UP_TIM10_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a0e86e72cf894d2541c7281dba08d54df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6180f96ab7e469c2640208eaaf092c6" id="r_ac6180f96ab7e469c2640208eaaf092c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ac6180f96ab7e469c2640208eaaf092c6">STM32_IRQ_TIM1_TRGCO_TIM11_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ac6180f96ab7e469c2640208eaaf092c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdd029a5a6ccdf27dbb44496687794a" id="r_adfdd029a5a6ccdf27dbb44496687794a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#adfdd029a5a6ccdf27dbb44496687794a">STM32_IRQ_TIM1_CC_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:adfdd029a5a6ccdf27dbb44496687794a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a198b443047d1c7f0c8a63814f10b4" id="r_a73a198b443047d1c7f0c8a63814f10b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a73a198b443047d1c7f0c8a63814f10b4">STM32_IRQ_TIM2_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a73a198b443047d1c7f0c8a63814f10b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f843d7cc191d089060ce8c9cf2a36b" id="r_a82f843d7cc191d089060ce8c9cf2a36b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a82f843d7cc191d089060ce8c9cf2a36b">STM32_IRQ_TIM3_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a82f843d7cc191d089060ce8c9cf2a36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa7622cf407262b87afcc9b100945d1" id="r_a7aa7622cf407262b87afcc9b100945d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a7aa7622cf407262b87afcc9b100945d1">STM32_IRQ_TIM4_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7aa7622cf407262b87afcc9b100945d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ba904a80d78b89d77e6b637018dd43" id="r_a22ba904a80d78b89d77e6b637018dd43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a22ba904a80d78b89d77e6b637018dd43">STM32_IRQ_TIM5_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a22ba904a80d78b89d77e6b637018dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82292d66a44fde79e42fa1415e8970d8" id="r_a82292d66a44fde79e42fa1415e8970d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a82292d66a44fde79e42fa1415e8970d8">STM32_IRQ_TIM6_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a82292d66a44fde79e42fa1415e8970d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7830a1ded607a7eca54d6d83e544bd0" id="r_ac7830a1ded607a7eca54d6d83e544bd0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ac7830a1ded607a7eca54d6d83e544bd0">STM32_IRQ_TIM7_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ac7830a1ded607a7eca54d6d83e544bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f31c7a5818aefe570bdc913d6d034b" id="r_a52f31c7a5818aefe570bdc913d6d034b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a52f31c7a5818aefe570bdc913d6d034b">STM32_IRQ_TIM8_BRK_TIM12_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a52f31c7a5818aefe570bdc913d6d034b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6162f13f4495fe981d3ccd86de2b2c5a" id="r_a6162f13f4495fe981d3ccd86de2b2c5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6162f13f4495fe981d3ccd86de2b2c5a">STM32_IRQ_TIM8_UP_TIM13_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a6162f13f4495fe981d3ccd86de2b2c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc9c80de52b455ce5716ccb0c00e055" id="r_a8bc9c80de52b455ce5716ccb0c00e055"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a8bc9c80de52b455ce5716ccb0c00e055">STM32_IRQ_TIM8_TRGCO_TIM14_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a8bc9c80de52b455ce5716ccb0c00e055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ebeaa7aa7da2abc838900d137f12f0" id="r_af1ebeaa7aa7da2abc838900d137f12f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#af1ebeaa7aa7da2abc838900d137f12f0">STM32_IRQ_TIM8_CC_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:af1ebeaa7aa7da2abc838900d137f12f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d2dbb7435d0de2baadcd664c05f831" id="r_af3d2dbb7435d0de2baadcd664c05f831"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#af3d2dbb7435d0de2baadcd664c05f831">STM32_IRQ_USART1_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:af3d2dbb7435d0de2baadcd664c05f831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf63803378ecbffbc065ca679d14241" id="r_a1cf63803378ecbffbc065ca679d14241"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a1cf63803378ecbffbc065ca679d14241">STM32_IRQ_USART2_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a1cf63803378ecbffbc065ca679d14241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e86000358460638b91377b49baf2a58" id="r_a2e86000358460638b91377b49baf2a58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2e86000358460638b91377b49baf2a58">STM32_IRQ_USART3_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a2e86000358460638b91377b49baf2a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605afb3e9eeac151150a9ebcab9400e6" id="r_a605afb3e9eeac151150a9ebcab9400e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a605afb3e9eeac151150a9ebcab9400e6">STM32_IRQ_UART4_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a605afb3e9eeac151150a9ebcab9400e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7822898d25e5d7f57e19db582c2291e" id="r_ac7822898d25e5d7f57e19db582c2291e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ac7822898d25e5d7f57e19db582c2291e">STM32_IRQ_UART5_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ac7822898d25e5d7f57e19db582c2291e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7589580542df9ac572fdc7aaa61ae94" id="r_ae7589580542df9ac572fdc7aaa61ae94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ae7589580542df9ac572fdc7aaa61ae94">STM32_IRQ_USART6_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ae7589580542df9ac572fdc7aaa61ae94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079e8e67010e2647c92f41d6d998e2a5" id="r_a079e8e67010e2647c92f41d6d998e2a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a079e8e67010e2647c92f41d6d998e2a5">STM32_IRQ_UART7_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a079e8e67010e2647c92f41d6d998e2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151428943f4afa5f8f2bff3e16995dff" id="r_a151428943f4afa5f8f2bff3e16995dff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a151428943f4afa5f8f2bff3e16995dff">STM32_IRQ_UART8_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a151428943f4afa5f8f2bff3e16995dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f41637b35e1b3176029cd1ea95e481" id="r_a47f41637b35e1b3176029cd1ea95e481"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a47f41637b35e1b3176029cd1ea95e481">STM32_ADC_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">ADC_CCR_ADCPRE_DIV8</a></td></tr>
<tr class="separator:a47f41637b35e1b3176029cd1ea95e481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7256aa7c13b88f877cfb8d4913dcec0a" id="r_a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a7256aa7c13b88f877cfb8d4913dcec0a">STM32_ADC_USE_ADC1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0324f80d5775896053a81432c0475ac3" id="r_a0324f80d5775896053a81432c0475ac3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a0324f80d5775896053a81432c0475ac3">STM32_ADC_USE_ADC2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a0324f80d5775896053a81432c0475ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbb6a582b057e5065023d7b0fb27821" id="r_abdbb6a582b057e5065023d7b0fb27821"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#abdbb6a582b057e5065023d7b0fb27821">STM32_ADC_USE_ADC3</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:abdbb6a582b057e5065023d7b0fb27821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1f7bc818507d43f4d6592bff2ad486" id="r_a5a1f7bc818507d43f4d6592bff2ad486"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a5a1f7bc818507d43f4d6592bff2ad486">STM32_ADC_ADC1_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 4)</td></tr>
<tr class="separator:a5a1f7bc818507d43f4d6592bff2ad486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14406df3e82b63f96a67959b5dbff667" id="r_a14406df3e82b63f96a67959b5dbff667"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a14406df3e82b63f96a67959b5dbff667">STM32_ADC_ADC2_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 2)</td></tr>
<tr class="separator:a14406df3e82b63f96a67959b5dbff667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34182c029cd8f6e924f1b449e3bae0e" id="r_ab34182c029cd8f6e924f1b449e3bae0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ab34182c029cd8f6e924f1b449e3bae0e">STM32_ADC_ADC3_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 1)</td></tr>
<tr class="separator:ab34182c029cd8f6e924f1b449e3bae0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19de93466026d8b03a895cae792bce9" id="r_ad19de93466026d8b03a895cae792bce9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad19de93466026d8b03a895cae792bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65cadd46c1d4b5739f1ef3a623faf196" id="r_a65cadd46c1d4b5739f1ef3a623faf196"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a65cadd46c1d4b5739f1ef3a623faf196">STM32_ADC_ADC2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a65cadd46c1d4b5739f1ef3a623faf196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba49d4d898766a690874ccc9e072e4e4" id="r_aba49d4d898766a690874ccc9e072e4e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aba49d4d898766a690874ccc9e072e4e4">STM32_ADC_ADC3_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aba49d4d898766a690874ccc9e072e4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e21948e78c6cf50c04e64363637dd4" id="r_a58e21948e78c6cf50c04e64363637dd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a58e21948e78c6cf50c04e64363637dd4">STM32_ADC_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a58e21948e78c6cf50c04e64363637dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19080c8c395ae24df995fa57a2291465" id="r_a19080c8c395ae24df995fa57a2291465"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a19080c8c395ae24df995fa57a2291465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5f6197c12d2a74a041b54d6e1b80a2" id="r_a6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6d5f6197c12d2a74a041b54d6e1b80a2">STM32_ADC_ADC2_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45424a47f5a33df11692d9763b72aa48" id="r_a45424a47f5a33df11692d9763b72aa48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a45424a47f5a33df11692d9763b72aa48">STM32_ADC_ADC3_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a45424a47f5a33df11692d9763b72aa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f37b0b924eaabb6185f95446eed1dd" id="r_a89f37b0b924eaabb6185f95446eed1dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a89f37b0b924eaabb6185f95446eed1dd">STM32_CAN_USE_CAN1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a89f37b0b924eaabb6185f95446eed1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8dc2c331e59b626884d0b40433bfab" id="r_abe8dc2c331e59b626884d0b40433bfab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#abe8dc2c331e59b626884d0b40433bfab">STM32_CAN_CAN1_IRQ_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:abe8dc2c331e59b626884d0b40433bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede2afbb11fd84b6db4e101664b4b722" id="r_aede2afbb11fd84b6db4e101664b4b722"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aede2afbb11fd84b6db4e101664b4b722">STM32_DAC_DUAL_MODE</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aede2afbb11fd84b6db4e101664b4b722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a9902eb911602a3e113a64907cc051" id="r_a44a9902eb911602a3e113a64907cc051"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a44a9902eb911602a3e113a64907cc051">STM32_DAC_USE_DAC1_CH1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44a9902eb911602a3e113a64907cc051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50529a6ef0b6920d19203b8dd5473aa9" id="r_a50529a6ef0b6920d19203b8dd5473aa9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a50529a6ef0b6920d19203b8dd5473aa9">STM32_DAC_USE_DAC1_CH2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4f7b6d6f81c3776c89d829bf32f318" id="r_a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a0f4f7b6d6f81c3776c89d829bf32f318">STM32_DAC_DAC1_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f70df5cf087cd6960d96a88fa9a8dc" id="r_aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aa2f70df5cf087cd6960d96a88fa9a8dc">STM32_DAC_DAC1_CH2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e3b10a8ba64b330697293890ae9dfe" id="r_a97e3b10a8ba64b330697293890ae9dfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a97e3b10a8ba64b330697293890ae9dfe">STM32_DAC_DAC1_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a97e3b10a8ba64b330697293890ae9dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e7dd5c5bd6b91423c84da0f38b7821" id="r_af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#af5e7dd5c5bd6b91423c84da0f38b7821">STM32_DAC_DAC1_CH2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d984652edc3d0045750f20e2094fe15" id="r_a1d984652edc3d0045750f20e2094fe15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a1d984652edc3d0045750f20e2094fe15">STM32_DAC_DAC1_CH1_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 5)</td></tr>
<tr class="separator:a1d984652edc3d0045750f20e2094fe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730e1cfbd99b7f3a0e6cdf03b224c9f4" id="r_a730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a730e1cfbd99b7f3a0e6cdf03b224c9f4">STM32_DAC_DAC1_CH2_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 6)</td></tr>
<tr class="separator:a730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c0e5a4a20e05dbb598a408cf1ebee7" id="r_a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a44c0e5a4a20e05dbb598a408cf1ebee7">STM32_GPT_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87dac50603730367a564c5ba63c6e9a1" id="r_a87dac50603730367a564c5ba63c6e9a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a87dac50603730367a564c5ba63c6e9a1">STM32_GPT_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a87dac50603730367a564c5ba63c6e9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e83c85f2c204e9302199f07dfc982e" id="r_a13e83c85f2c204e9302199f07dfc982e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a13e83c85f2c204e9302199f07dfc982e">STM32_GPT_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a13e83c85f2c204e9302199f07dfc982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8433ca3b26de12e90ad85d24ddc146ae" id="r_a8433ca3b26de12e90ad85d24ddc146ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a8433ca3b26de12e90ad85d24ddc146ae">STM32_GPT_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a8433ca3b26de12e90ad85d24ddc146ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742ec02fd96ff66ed1de33aef54f0707" id="r_a742ec02fd96ff66ed1de33aef54f0707"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a742ec02fd96ff66ed1de33aef54f0707">STM32_GPT_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a742ec02fd96ff66ed1de33aef54f0707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9d5547752dc673dc08c01b257bbc5e" id="r_aab9d5547752dc673dc08c01b257bbc5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aab9d5547752dc673dc08c01b257bbc5e">STM32_GPT_USE_TIM6</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aab9d5547752dc673dc08c01b257bbc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841def6dae41ef14c28273dc71c917df" id="r_a841def6dae41ef14c28273dc71c917df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a841def6dae41ef14c28273dc71c917df">STM32_GPT_USE_TIM7</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a841def6dae41ef14c28273dc71c917df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1fc49ad496637c0d24c274c6c17c01" id="r_a1b1fc49ad496637c0d24c274c6c17c01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a1b1fc49ad496637c0d24c274c6c17c01">STM32_GPT_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a1b1fc49ad496637c0d24c274c6c17c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae899fce9dc050c533cf90d97599d27" id="r_a2ae899fce9dc050c533cf90d97599d27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2ae899fce9dc050c533cf90d97599d27">STM32_GPT_USE_TIM9</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2ae899fce9dc050c533cf90d97599d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22579ca1cdb2ad9af4e8d493c22c03ae" id="r_a22579ca1cdb2ad9af4e8d493c22c03ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a22579ca1cdb2ad9af4e8d493c22c03ae">STM32_GPT_USE_TIM10</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a22579ca1cdb2ad9af4e8d493c22c03ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b58d4e2c9e019ecd077794231a0a17" id="r_aa2b58d4e2c9e019ecd077794231a0a17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aa2b58d4e2c9e019ecd077794231a0a17">STM32_GPT_USE_TIM11</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aa2b58d4e2c9e019ecd077794231a0a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cad374b91eaa3e5ff2a68319d1721a" id="r_ad9cad374b91eaa3e5ff2a68319d1721a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad9cad374b91eaa3e5ff2a68319d1721a">STM32_GPT_USE_TIM12</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad9cad374b91eaa3e5ff2a68319d1721a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abebafb129c3becefecb5add3c7d3ee6a" id="r_abebafb129c3becefecb5add3c7d3ee6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#abebafb129c3becefecb5add3c7d3ee6a">STM32_GPT_USE_TIM13</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:abebafb129c3becefecb5add3c7d3ee6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690972d52bfd04ed8051b61a661f2f53" id="r_a690972d52bfd04ed8051b61a661f2f53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a690972d52bfd04ed8051b61a661f2f53">STM32_GPT_USE_TIM14</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a690972d52bfd04ed8051b61a661f2f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73fb3ae5b2aca05e0f5155cff7a8b2d" id="r_ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad73fb3ae5b2aca05e0f5155cff7a8b2d">STM32_I2C_USE_I2C1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58845293676556a52d2046a00bcfbf9c" id="r_a58845293676556a52d2046a00bcfbf9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a58845293676556a52d2046a00bcfbf9c">STM32_I2C_USE_I2C2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a58845293676556a52d2046a00bcfbf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086d8965c7249503bdce6f9b4a7352cb" id="r_a086d8965c7249503bdce6f9b4a7352cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a086d8965c7249503bdce6f9b4a7352cb">STM32_I2C_USE_I2C3</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a086d8965c7249503bdce6f9b4a7352cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84197e5ed8ac37628137ae10b1e55a80" id="r_a84197e5ed8ac37628137ae10b1e55a80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a84197e5ed8ac37628137ae10b1e55a80">STM32_I2C_BUSY_TIMEOUT</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:a84197e5ed8ac37628137ae10b1e55a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae68423fc725ae1da125e4929e6de73" id="r_adae68423fc725ae1da125e4929e6de73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#adae68423fc725ae1da125e4929e6de73">STM32_I2C_I2C1_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 0)</td></tr>
<tr class="separator:adae68423fc725ae1da125e4929e6de73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad3d45e3630b5efb746260aedba2bd2" id="r_aaad3d45e3630b5efb746260aedba2bd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aaad3d45e3630b5efb746260aedba2bd2">STM32_I2C_I2C1_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 7)</td></tr>
<tr class="separator:aaad3d45e3630b5efb746260aedba2bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4cea50a1c9434b330a6a6f13432e00" id="r_a2b4cea50a1c9434b330a6a6f13432e00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2b4cea50a1c9434b330a6a6f13432e00">STM32_I2C_I2C2_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 3)</td></tr>
<tr class="separator:a2b4cea50a1c9434b330a6a6f13432e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3170ef2ff695720e55d0957eb1951a99" id="r_a3170ef2ff695720e55d0957eb1951a99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a3170ef2ff695720e55d0957eb1951a99">STM32_I2C_I2C2_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 7)</td></tr>
<tr class="separator:a3170ef2ff695720e55d0957eb1951a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39873d5a932294ccab14f1bdd766fffb" id="r_a39873d5a932294ccab14f1bdd766fffb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a39873d5a932294ccab14f1bdd766fffb">STM32_I2C_I2C3_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 2)</td></tr>
<tr class="separator:a39873d5a932294ccab14f1bdd766fffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac12a927168fe9a90122b0a54110e24" id="r_a9ac12a927168fe9a90122b0a54110e24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a9ac12a927168fe9a90122b0a54110e24">STM32_I2C_I2C3_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 4)</td></tr>
<tr class="separator:a9ac12a927168fe9a90122b0a54110e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904706fc1fb970ddb6dc919a651cbc48" id="r_a904706fc1fb970ddb6dc919a651cbc48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a904706fc1fb970ddb6dc919a651cbc48">STM32_I2C_I2C1_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a904706fc1fb970ddb6dc919a651cbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace43c4d497b0be3dbe8c28836fafd0a5" id="r_ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ace43c4d497b0be3dbe8c28836fafd0a5">STM32_I2C_I2C2_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978ffaebe063c8a9f64525ed2f13bd09" id="r_a978ffaebe063c8a9f64525ed2f13bd09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a978ffaebe063c8a9f64525ed2f13bd09">STM32_I2C_I2C3_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a978ffaebe063c8a9f64525ed2f13bd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd104f0cde2014ea9788f9e3f71de00a" id="r_afd104f0cde2014ea9788f9e3f71de00a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#afd104f0cde2014ea9788f9e3f71de00a">STM32_I2C_I2C1_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:afd104f0cde2014ea9788f9e3f71de00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4a662792401dae73ae072183bd8e02" id="r_a6b4a662792401dae73ae072183bd8e02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6b4a662792401dae73ae072183bd8e02">STM32_I2C_I2C2_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6b4a662792401dae73ae072183bd8e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43838b989448ecf9013b0e07e8bba565" id="r_a43838b989448ecf9013b0e07e8bba565"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a43838b989448ecf9013b0e07e8bba565">STM32_I2C_I2C3_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a43838b989448ecf9013b0e07e8bba565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f682be6c4559a663f6279c867cd69a" id="r_a98f682be6c4559a663f6279c867cd69a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a98f682be6c4559a663f6279c867cd69a">STM32_I2C_DMA_ERROR_HOOK</a>(<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">i2cp</a>)&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">osalSysHalt</a>(&quot;DMA <a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">failure&quot;</a>)</td></tr>
<tr class="separator:a98f682be6c4559a663f6279c867cd69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e9b802c24ad1637cd2aaee14606ed" id="r_a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a5f5e9b802c24ad1637cd2aaee14606ed">STM32_ICU_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d125141e8f301e2b6d590067fd7890e" id="r_a9d125141e8f301e2b6d590067fd7890e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a9d125141e8f301e2b6d590067fd7890e">STM32_ICU_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a9d125141e8f301e2b6d590067fd7890e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877fa83cee0173d5f451b77e59180725" id="r_a877fa83cee0173d5f451b77e59180725"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a877fa83cee0173d5f451b77e59180725">STM32_ICU_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a877fa83cee0173d5f451b77e59180725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c55b2ce77da8f5c236bc960b30beed" id="r_a91c55b2ce77da8f5c236bc960b30beed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a91c55b2ce77da8f5c236bc960b30beed">STM32_ICU_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a91c55b2ce77da8f5c236bc960b30beed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb5ae4322aab0bda8084bd23f3eeb56" id="r_afbb5ae4322aab0bda8084bd23f3eeb56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#afbb5ae4322aab0bda8084bd23f3eeb56">STM32_ICU_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:afbb5ae4322aab0bda8084bd23f3eeb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5d34aeac1b12c901e2fed5952ae29d" id="r_a2b5d34aeac1b12c901e2fed5952ae29d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2b5d34aeac1b12c901e2fed5952ae29d">STM32_ICU_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2b5d34aeac1b12c901e2fed5952ae29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08fa5f6e6f65e2c919ffd636fc888eb" id="r_ac08fa5f6e6f65e2c919ffd636fc888eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ac08fa5f6e6f65e2c919ffd636fc888eb">STM32_ICU_USE_TIM9</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ac08fa5f6e6f65e2c919ffd636fc888eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe3cd1e77dffcc0fc2de6db32042715" id="r_affe3cd1e77dffcc0fc2de6db32042715"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#affe3cd1e77dffcc0fc2de6db32042715">STM32_ICU_USE_TIM10</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:affe3cd1e77dffcc0fc2de6db32042715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0aa2ac469a6ef6afbc88b50d21f389" id="r_a1c0aa2ac469a6ef6afbc88b50d21f389"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a1c0aa2ac469a6ef6afbc88b50d21f389">STM32_ICU_USE_TIM11</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a1c0aa2ac469a6ef6afbc88b50d21f389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd74521ba57795583d262784a2e7667" id="r_acbd74521ba57795583d262784a2e7667"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#acbd74521ba57795583d262784a2e7667">STM32_ICU_USE_TIM12</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:acbd74521ba57795583d262784a2e7667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6848ba7ceed677ae8b11e47413c8b1" id="r_afd6848ba7ceed677ae8b11e47413c8b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#afd6848ba7ceed677ae8b11e47413c8b1">STM32_ICU_USE_TIM13</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:afd6848ba7ceed677ae8b11e47413c8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965297c08bbd33c9b6964bd17e3bd6a2" id="r_a965297c08bbd33c9b6964bd17e3bd6a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a965297c08bbd33c9b6964bd17e3bd6a2">STM32_ICU_USE_TIM14</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a965297c08bbd33c9b6964bd17e3bd6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554728f749ad9aca0102d189cc6bb9e7" id="r_a554728f749ad9aca0102d189cc6bb9e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a554728f749ad9aca0102d189cc6bb9e7">STM32_PWM_USE_ADVANCED</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a554728f749ad9aca0102d189cc6bb9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f066eafb341c481f419dc609e1cd147" id="r_a6f066eafb341c481f419dc609e1cd147"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6f066eafb341c481f419dc609e1cd147">STM32_PWM_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a6f066eafb341c481f419dc609e1cd147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e9a31faab6d787c73d7f21893e483" id="r_a061e9a31faab6d787c73d7f21893e483"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a061e9a31faab6d787c73d7f21893e483">STM32_PWM_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a061e9a31faab6d787c73d7f21893e483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f108deab28dba83858c5a6d5089a322" id="r_a3f108deab28dba83858c5a6d5089a322"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a3f108deab28dba83858c5a6d5089a322">STM32_PWM_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a3f108deab28dba83858c5a6d5089a322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ecf8f03432b8aabf2f96ca370310d6" id="r_aa4ecf8f03432b8aabf2f96ca370310d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aa4ecf8f03432b8aabf2f96ca370310d6">STM32_PWM_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:aa4ecf8f03432b8aabf2f96ca370310d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9be48d9e825a860764b4a928124f046" id="r_af9be48d9e825a860764b4a928124f046"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#af9be48d9e825a860764b4a928124f046">STM32_PWM_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:af9be48d9e825a860764b4a928124f046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169e84738c53e6293836b5cd6e55c790" id="r_a169e84738c53e6293836b5cd6e55c790"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a169e84738c53e6293836b5cd6e55c790">STM32_PWM_USE_TIM11</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a169e84738c53e6293836b5cd6e55c790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98fcb3612d26b3cf74c2d28e4994249" id="r_ae98fcb3612d26b3cf74c2d28e4994249"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ae98fcb3612d26b3cf74c2d28e4994249">STM32_PWM_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ae98fcb3612d26b3cf74c2d28e4994249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c57d64b293ef3b265175e2a2f9004a" id="r_a78c57d64b293ef3b265175e2a2f9004a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a78c57d64b293ef3b265175e2a2f9004a">STM32_PWM_USE_TIM9</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a78c57d64b293ef3b265175e2a2f9004a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a661d68e3adb7d22e441c7550f5f66" id="r_ab3a661d68e3adb7d22e441c7550f5f66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ab3a661d68e3adb7d22e441c7550f5f66">STM32_PWM_USE_TIM10</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ab3a661d68e3adb7d22e441c7550f5f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f23cb3a0ac62370e6216218aeef68d1" id="r_a1f23cb3a0ac62370e6216218aeef68d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a1f23cb3a0ac62370e6216218aeef68d1">STM32_PWM_USE_TIM12</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a1f23cb3a0ac62370e6216218aeef68d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68bba40e4d2d88af2929428017408e17" id="r_a68bba40e4d2d88af2929428017408e17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a68bba40e4d2d88af2929428017408e17">STM32_PWM_USE_TIM13</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a68bba40e4d2d88af2929428017408e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2aae071a6b7909bee7a1a7b1595b98" id="r_a7a2aae071a6b7909bee7a1a7b1595b98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a7a2aae071a6b7909bee7a1a7b1595b98">STM32_PWM_USE_TIM14</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a7a2aae071a6b7909bee7a1a7b1595b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983e561c629ff2403922535f44719022" id="r_a983e561c629ff2403922535f44719022"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a983e561c629ff2403922535f44719022">STM32_PWM3_UP_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 2)</td></tr>
<tr class="separator:a983e561c629ff2403922535f44719022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf24f3f33f4f0f2ba0d40652f38ed90e" id="r_aaf24f3f33f4f0f2ba0d40652f38ed90e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aaf24f3f33f4f0f2ba0d40652f38ed90e">STM32_PWM3_UP_DMA_CHANNEL</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:aaf24f3f33f4f0f2ba0d40652f38ed90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbc5ed5cd75144530b7836fb9efcd4b" id="r_a2fbc5ed5cd75144530b7836fb9efcd4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2fbc5ed5cd75144530b7836fb9efcd4b">STM32_PWM3_UP_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2fbc5ed5cd75144530b7836fb9efcd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a479bf443874403f9d9bc03de81e4a8ca" id="r_a479bf443874403f9d9bc03de81e4a8ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a479bf443874403f9d9bc03de81e4a8ca">STM32_PWM3_UP_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a479bf443874403f9d9bc03de81e4a8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124a3e8f65455671ec8628a2a3ba82f1" id="r_a124a3e8f65455671ec8628a2a3ba82f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a124a3e8f65455671ec8628a2a3ba82f1">STM32_PWM4_UP_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 6)</td></tr>
<tr class="separator:a124a3e8f65455671ec8628a2a3ba82f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45a03dcc02472a1396215ff9ebacb05" id="r_ab45a03dcc02472a1396215ff9ebacb05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ab45a03dcc02472a1396215ff9ebacb05">STM32_PWM4_UP_DMA_CHANNEL</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ab45a03dcc02472a1396215ff9ebacb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71391a59a86d9f05906087b3a129bd1" id="r_af71391a59a86d9f05906087b3a129bd1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#af71391a59a86d9f05906087b3a129bd1">STM32_PWM4_UP_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:af71391a59a86d9f05906087b3a129bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51957076b17929c86a187d6fac517e3c" id="r_a51957076b17929c86a187d6fac517e3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a51957076b17929c86a187d6fac517e3c">STM32_PWM4_UP_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a51957076b17929c86a187d6fac517e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed5df6afbc2c3104eb8d1b898349c22" id="r_a7ed5df6afbc2c3104eb8d1b898349c22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a7ed5df6afbc2c3104eb8d1b898349c22">STM32_PWM8_UP_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 1)</td></tr>
<tr class="separator:a7ed5df6afbc2c3104eb8d1b898349c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ee4d92fe05757bcf2efd424accc7a5" id="r_a19ee4d92fe05757bcf2efd424accc7a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a19ee4d92fe05757bcf2efd424accc7a5">STM32_PWM8_UP_DMA_CHANNEL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a19ee4d92fe05757bcf2efd424accc7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54b1a83ca52af7f34b712c11b0aad11" id="r_ae54b1a83ca52af7f34b712c11b0aad11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ae54b1a83ca52af7f34b712c11b0aad11">STM32_PWM8_UP_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ae54b1a83ca52af7f34b712c11b0aad11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43c18020355b9fcbbf4085e3f0240d0" id="r_ac43c18020355b9fcbbf4085e3f0240d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ac43c18020355b9fcbbf4085e3f0240d0">STM32_PWM8_UP_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ac43c18020355b9fcbbf4085e3f0240d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab047313b94213e723aa9457d40fc5dc3" id="r_ab047313b94213e723aa9457d40fc5dc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ab047313b94213e723aa9457d40fc5dc3">STM32_RTC_PRESA_VALUE</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ab047313b94213e723aa9457d40fc5dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5ea6f9775215dc0f6c75244bbdabe2" id="r_abb5ea6f9775215dc0f6c75244bbdabe2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#abb5ea6f9775215dc0f6c75244bbdabe2">STM32_RTC_PRESS_VALUE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:abb5ea6f9775215dc0f6c75244bbdabe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9429cc1d79dd9990e7eef350d6c6852" id="r_aa9429cc1d79dd9990e7eef350d6c6852"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aa9429cc1d79dd9990e7eef350d6c6852">STM32_RTC_CR_INIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa9429cc1d79dd9990e7eef350d6c6852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8147974425e64e44807e01638739cd6" id="r_aa8147974425e64e44807e01638739cd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aa8147974425e64e44807e01638739cd6">STM32_RTC_TAMPCR_INIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa8147974425e64e44807e01638739cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9945bfeb81c6b7c9a87e8e204ea57f35" id="r_a9945bfeb81c6b7c9a87e8e204ea57f35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a9945bfeb81c6b7c9a87e8e204ea57f35">STM32_SDC_USE_SDMMC1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a9945bfeb81c6b7c9a87e8e204ea57f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6ca59555984afc95185e5061879851" id="r_a6b6ca59555984afc95185e5061879851"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6b6ca59555984afc95185e5061879851">STM32_SDC_USE_SDMMC2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6b6ca59555984afc95185e5061879851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876384340e8cf5cdd01d4292fa89e8c9" id="r_a876384340e8cf5cdd01d4292fa89e8c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a876384340e8cf5cdd01d4292fa89e8c9">STM32_SDC_SDMMC_UNALIGNED_SUPPORT</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a876384340e8cf5cdd01d4292fa89e8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc31e984ff8585698be0665539a55a79" id="r_abc31e984ff8585698be0665539a55a79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#abc31e984ff8585698be0665539a55a79">STM32_SDC_SDMMC_WRITE_TIMEOUT</a>&#160;&#160;&#160;250</td></tr>
<tr class="separator:abc31e984ff8585698be0665539a55a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eeaffb87c5b75bdf0ec6ff5149bebde" id="r_a1eeaffb87c5b75bdf0ec6ff5149bebde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a1eeaffb87c5b75bdf0ec6ff5149bebde">STM32_SDC_SDMMC_READ_TIMEOUT</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:a1eeaffb87c5b75bdf0ec6ff5149bebde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39152e644ea1cbe066a9ea6df3be7f73" id="r_a39152e644ea1cbe066a9ea6df3be7f73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a39152e644ea1cbe066a9ea6df3be7f73">STM32_SDC_SDMMC_CLOCK_DELAY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a39152e644ea1cbe066a9ea6df3be7f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d67c1d167b5c352c509997fb972960" id="r_ac7d67c1d167b5c352c509997fb972960"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ac7d67c1d167b5c352c509997fb972960">STM32_SDC_SDMMC_PWRSAV</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ac7d67c1d167b5c352c509997fb972960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a679be1e536703334fe15be63f0a32ef8" id="r_a679be1e536703334fe15be63f0a32ef8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a679be1e536703334fe15be63f0a32ef8">STM32_SDC_SDMMC1_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 6)</td></tr>
<tr class="separator:a679be1e536703334fe15be63f0a32ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66dfd61bf3632a76fd5f97e59f451f4" id="r_ad66dfd61bf3632a76fd5f97e59f451f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad66dfd61bf3632a76fd5f97e59f451f4">STM32_SDC_SDMMC2_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 0)</td></tr>
<tr class="separator:ad66dfd61bf3632a76fd5f97e59f451f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c6094436973474db53e155b3ebfe74" id="r_a88c6094436973474db53e155b3ebfe74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a88c6094436973474db53e155b3ebfe74">STM32_SDC_SDMMC1_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a88c6094436973474db53e155b3ebfe74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ae579b090b1327899e5e08cd1aeede" id="r_a09ae579b090b1327899e5e08cd1aeede"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a09ae579b090b1327899e5e08cd1aeede">STM32_SDC_SDMMC2_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a09ae579b090b1327899e5e08cd1aeede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f27dd3fc497bc38fc695c705ed1bb6a" id="r_a5f27dd3fc497bc38fc695c705ed1bb6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a5f27dd3fc497bc38fc695c705ed1bb6a">STM32_SDC_SDMMC1_IRQ_PRIORITY</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a5f27dd3fc497bc38fc695c705ed1bb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81da62faf264fb17ffee32d730d4b9d" id="r_af81da62faf264fb17ffee32d730d4b9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#af81da62faf264fb17ffee32d730d4b9d">STM32_SDC_SDMMC2_IRQ_PRIORITY</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:af81da62faf264fb17ffee32d730d4b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f657adda8b7f6aa955f0806a29b0b9d" id="r_a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a7f657adda8b7f6aa955f0806a29b0b9d">STM32_SERIAL_USE_USART1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6b4949732fac0a1ded862174aabba7" id="r_acf6b4949732fac0a1ded862174aabba7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#acf6b4949732fac0a1ded862174aabba7">STM32_SERIAL_USE_USART2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:acf6b4949732fac0a1ded862174aabba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59976b6c28b2561d2b6bd7e3940ea377" id="r_a59976b6c28b2561d2b6bd7e3940ea377"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a59976b6c28b2561d2b6bd7e3940ea377">STM32_SERIAL_USE_USART3</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a59976b6c28b2561d2b6bd7e3940ea377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9863e1adf0d2aab7bf31b61fe4a6118e" id="r_a9863e1adf0d2aab7bf31b61fe4a6118e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a9863e1adf0d2aab7bf31b61fe4a6118e">STM32_SERIAL_USE_UART4</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a9863e1adf0d2aab7bf31b61fe4a6118e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6366c26f605ce31e89deee1af686f5e6" id="r_a6366c26f605ce31e89deee1af686f5e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6366c26f605ce31e89deee1af686f5e6">STM32_SERIAL_USE_UART5</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6366c26f605ce31e89deee1af686f5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae1883bb7e0dd48fbf677fa777c041" id="r_a25ae1883bb7e0dd48fbf677fa777c041"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a25ae1883bb7e0dd48fbf677fa777c041">STM32_SIO_USE_USART1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a25ae1883bb7e0dd48fbf677fa777c041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5682aa4fa2c0d025643fda57fad873e7" id="r_a5682aa4fa2c0d025643fda57fad873e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a5682aa4fa2c0d025643fda57fad873e7">STM32_SIO_USE_USART2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a5682aa4fa2c0d025643fda57fad873e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd581ffc8a8dffd504c107982a44c07" id="r_abdd581ffc8a8dffd504c107982a44c07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#abdd581ffc8a8dffd504c107982a44c07">STM32_SIO_USE_USART3</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:abdd581ffc8a8dffd504c107982a44c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a3eb7060cc3b58122cd8fe8adba224b" id="r_a6a3eb7060cc3b58122cd8fe8adba224b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6a3eb7060cc3b58122cd8fe8adba224b">STM32_SIO_USE_UART4</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6a3eb7060cc3b58122cd8fe8adba224b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4791065caaa9f6ea735d32896fa7885f" id="r_a4791065caaa9f6ea735d32896fa7885f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a4791065caaa9f6ea735d32896fa7885f">STM32_SIO_USE_UART5</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a4791065caaa9f6ea735d32896fa7885f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af100db39d019d65e13c5d17225e53d89" id="r_af100db39d019d65e13c5d17225e53d89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#af100db39d019d65e13c5d17225e53d89">STM32_SIO_USE_USART6</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:af100db39d019d65e13c5d17225e53d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17e6352c60b353c227df389fc5e36b4" id="r_ad17e6352c60b353c227df389fc5e36b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad17e6352c60b353c227df389fc5e36b4">STM32_SIO_USE_UART7</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad17e6352c60b353c227df389fc5e36b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa433d13b7f1d816edf66e3bcdaddc88f" id="r_aa433d13b7f1d816edf66e3bcdaddc88f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aa433d13b7f1d816edf66e3bcdaddc88f">STM32_SIO_USE_UART8</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aa433d13b7f1d816edf66e3bcdaddc88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af105fbdfb7b9076472b373ed0c7b3fef" id="r_af105fbdfb7b9076472b373ed0c7b3fef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#af105fbdfb7b9076472b373ed0c7b3fef">STM32_SPI_USE_SPI1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:af105fbdfb7b9076472b373ed0c7b3fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626416dc22cf5f3deff2a8c7d8efa5b2" id="r_a626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a626416dc22cf5f3deff2a8c7d8efa5b2">STM32_SPI_USE_SPI2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe588bf112fc8f8a22c767aa3d3bcbb7" id="r_afe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#afe588bf112fc8f8a22c767aa3d3bcbb7">STM32_SPI_USE_SPI3</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:afe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ecd24dab91af848b23f257e383999b" id="r_a14ecd24dab91af848b23f257e383999b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a14ecd24dab91af848b23f257e383999b">STM32_SPI_USE_SPI4</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a14ecd24dab91af848b23f257e383999b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac58290bec7444ae54e9f0f74000a1e" id="r_aaac58290bec7444ae54e9f0f74000a1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aaac58290bec7444ae54e9f0f74000a1e">STM32_SPI_USE_SPI5</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aaac58290bec7444ae54e9f0f74000a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620b74e1fca03c6e11c054d137c56524" id="r_a620b74e1fca03c6e11c054d137c56524"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a620b74e1fca03c6e11c054d137c56524">STM32_SPI_SPI1_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 0)</td></tr>
<tr class="separator:a620b74e1fca03c6e11c054d137c56524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f72e7206a6300a9d86bccf73f85279a" id="r_a9f72e7206a6300a9d86bccf73f85279a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a9f72e7206a6300a9d86bccf73f85279a">STM32_SPI_SPI1_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 3)</td></tr>
<tr class="separator:a9f72e7206a6300a9d86bccf73f85279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa499e5a7c6352b58178e0651483d88ee" id="r_aa499e5a7c6352b58178e0651483d88ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aa499e5a7c6352b58178e0651483d88ee">STM32_SPI_SPI2_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 3)</td></tr>
<tr class="separator:aa499e5a7c6352b58178e0651483d88ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aefcd7246075d08426d5bc833e86b97" id="r_a9aefcd7246075d08426d5bc833e86b97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a9aefcd7246075d08426d5bc833e86b97">STM32_SPI_SPI2_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 4)</td></tr>
<tr class="separator:a9aefcd7246075d08426d5bc833e86b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9e4ecbe8f121a049306536fa66542c" id="r_acb9e4ecbe8f121a049306536fa66542c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#acb9e4ecbe8f121a049306536fa66542c">STM32_SPI_SPI3_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 0)</td></tr>
<tr class="separator:acb9e4ecbe8f121a049306536fa66542c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7890ef7b4b607b90eb9eafae504f0d" id="r_a4d7890ef7b4b607b90eb9eafae504f0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a4d7890ef7b4b607b90eb9eafae504f0d">STM32_SPI_SPI3_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 5)</td></tr>
<tr class="separator:a4d7890ef7b4b607b90eb9eafae504f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40edb7a64c15734c18ac7cbd31151b77" id="r_a40edb7a64c15734c18ac7cbd31151b77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a40edb7a64c15734c18ac7cbd31151b77">STM32_SPI_SPI4_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 0)</td></tr>
<tr class="separator:a40edb7a64c15734c18ac7cbd31151b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2720108beeba657b309f9537bb33cbdb" id="r_a2720108beeba657b309f9537bb33cbdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2720108beeba657b309f9537bb33cbdb">STM32_SPI_SPI4_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 1)</td></tr>
<tr class="separator:a2720108beeba657b309f9537bb33cbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6fda9b29002dd22717082e65542c940" id="r_ad6fda9b29002dd22717082e65542c940"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad6fda9b29002dd22717082e65542c940">STM32_SPI_SPI5_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 3)</td></tr>
<tr class="separator:ad6fda9b29002dd22717082e65542c940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfcd2fc6dcb56cd4ed66b2308d4b58e3" id="r_adfcd2fc6dcb56cd4ed66b2308d4b58e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#adfcd2fc6dcb56cd4ed66b2308d4b58e3">STM32_SPI_SPI5_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 4)</td></tr>
<tr class="separator:adfcd2fc6dcb56cd4ed66b2308d4b58e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3ce19419dc8bbc47f94c065f3271c" id="r_a22d3ce19419dc8bbc47f94c065f3271c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bd623120d1e54038094fba54ba05c0" id="r_a90bd623120d1e54038094fba54ba05c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a90bd623120d1e54038094fba54ba05c0">STM32_SPI_SPI2_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a90bd623120d1e54038094fba54ba05c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0330335b8223bb2fd7b30a8bf6748a25" id="r_a0330335b8223bb2fd7b30a8bf6748a25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a0330335b8223bb2fd7b30a8bf6748a25">STM32_SPI_SPI3_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78cc1c7409d2dbb6ebf63da1b2330cf" id="r_ad78cc1c7409d2dbb6ebf63da1b2330cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad78cc1c7409d2dbb6ebf63da1b2330cf">STM32_SPI_SPI4_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ad78cc1c7409d2dbb6ebf63da1b2330cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0881a27411d4bee4fa3a15042cf22c13" id="r_a0881a27411d4bee4fa3a15042cf22c13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a0881a27411d4bee4fa3a15042cf22c13">STM32_SPI_SPI5_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0881a27411d4bee4fa3a15042cf22c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f4734d9855324ef89b57cb9858e49" id="r_a0b3f4734d9855324ef89b57cb9858e49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0b3f4734d9855324ef89b57cb9858e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d90eaca23f3eea99d74d1bb3539541" id="r_a47d90eaca23f3eea99d74d1bb3539541"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a47d90eaca23f3eea99d74d1bb3539541">STM32_SPI_SPI2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a47d90eaca23f3eea99d74d1bb3539541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311306228435a4ddb879e8f0d80e3c10" id="r_a311306228435a4ddb879e8f0d80e3c10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a311306228435a4ddb879e8f0d80e3c10">STM32_SPI_SPI3_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a311306228435a4ddb879e8f0d80e3c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2617c2198da4fd10839e0745b85e3905" id="r_a2617c2198da4fd10839e0745b85e3905"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2617c2198da4fd10839e0745b85e3905">STM32_SPI_SPI4_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a2617c2198da4fd10839e0745b85e3905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad747ea34a7a17673701fedb4b441bf6c" id="r_ad747ea34a7a17673701fedb4b441bf6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad747ea34a7a17673701fedb4b441bf6c">STM32_SPI_SPI5_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ad747ea34a7a17673701fedb4b441bf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda450bd11b4c1408739367b23c9f852" id="r_afda450bd11b4c1408739367b23c9f852"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#afda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a>(<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">spip</a>)&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">osalSysHalt</a>(&quot;DMA <a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">failure&quot;</a>)</td></tr>
<tr class="separator:afda450bd11b4c1408739367b23c9f852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0086a7a701003e795861e93bd2c7a7fd" id="r_a0086a7a701003e795861e93bd2c7a7fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a0086a7a701003e795861e93bd2c7a7fd">STM32_ST_IRQ_PRIORITY</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a0086a7a701003e795861e93bd2c7a7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607a901e51e89bc6f1a2a1051a3cf359" id="r_a607a901e51e89bc6f1a2a1051a3cf359"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a607a901e51e89bc6f1a2a1051a3cf359">STM32_ST_USE_TIMER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951583ab7f5c36eb948ce640f4777b56" id="r_a951583ab7f5c36eb948ce640f4777b56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a951583ab7f5c36eb948ce640f4777b56">STM32_TRNG_USE_RNG1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a951583ab7f5c36eb948ce640f4777b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b366b1eb660467c7ef9667705ad8308" id="r_a7b366b1eb660467c7ef9667705ad8308"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a7b366b1eb660467c7ef9667705ad8308">STM32_UART_USE_USART1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a7b366b1eb660467c7ef9667705ad8308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f8b9dcf8dd01e163b8d47c56cee1aa" id="r_ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad9f8b9dcf8dd01e163b8d47c56cee1aa">STM32_UART_USE_USART2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b1761cd3b7e70eb3c5c90d9b92f52c" id="r_a42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a42b1761cd3b7e70eb3c5c90d9b92f52c">STM32_UART_USE_USART3</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf6f75268559ffdb5d7f9b53a319267" id="r_a2bf6f75268559ffdb5d7f9b53a319267"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2bf6f75268559ffdb5d7f9b53a319267">STM32_UART_USE_UART4</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2bf6f75268559ffdb5d7f9b53a319267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51645272d956b6e1ec578bdcd88c88b0" id="r_a51645272d956b6e1ec578bdcd88c88b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a51645272d956b6e1ec578bdcd88c88b0">STM32_UART_USE_UART5</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a51645272d956b6e1ec578bdcd88c88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5d3dfc7539503f8639d4be5b81928d" id="r_a6f5d3dfc7539503f8639d4be5b81928d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a6f5d3dfc7539503f8639d4be5b81928d">STM32_UART_USE_USART6</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6f5d3dfc7539503f8639d4be5b81928d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab99e09e5d7cf617d243ad4e19bacf778" id="r_ab99e09e5d7cf617d243ad4e19bacf778"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ab99e09e5d7cf617d243ad4e19bacf778">STM32_UART_USE_UART7</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ab99e09e5d7cf617d243ad4e19bacf778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2669d1e2fc1b5dfeb3625ab795c3b07b" id="r_a2669d1e2fc1b5dfeb3625ab795c3b07b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a2669d1e2fc1b5dfeb3625ab795c3b07b">STM32_UART_USE_UART8</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2669d1e2fc1b5dfeb3625ab795c3b07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969b79cb637b8b69cec9257705d74484" id="r_a969b79cb637b8b69cec9257705d74484"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a969b79cb637b8b69cec9257705d74484">STM32_UART_USART1_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 5)</td></tr>
<tr class="separator:a969b79cb637b8b69cec9257705d74484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c568ae2c758034cdf478f81b447af3" id="r_a02c568ae2c758034cdf478f81b447af3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a02c568ae2c758034cdf478f81b447af3">STM32_UART_USART1_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 7)</td></tr>
<tr class="separator:a02c568ae2c758034cdf478f81b447af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af80e6c340ebc738f24275329c32db853" id="r_af80e6c340ebc738f24275329c32db853"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#af80e6c340ebc738f24275329c32db853">STM32_UART_USART2_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 5)</td></tr>
<tr class="separator:af80e6c340ebc738f24275329c32db853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb71b8fee4d07ab0317ac8cc6ee9856" id="r_aacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aacb71b8fee4d07ab0317ac8cc6ee9856">STM32_UART_USART2_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 6)</td></tr>
<tr class="separator:aacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5644ee22605eb7f136b390dba9f9725" id="r_ad5644ee22605eb7f136b390dba9f9725"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ad5644ee22605eb7f136b390dba9f9725">STM32_UART_USART3_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 1)</td></tr>
<tr class="separator:ad5644ee22605eb7f136b390dba9f9725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5339fe32096faad20bbcf31d2d5b45d1" id="r_a5339fe32096faad20bbcf31d2d5b45d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a5339fe32096faad20bbcf31d2d5b45d1">STM32_UART_USART3_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 3)</td></tr>
<tr class="separator:a5339fe32096faad20bbcf31d2d5b45d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb98861d06d9f4145f01c9d4d0fa09dd" id="r_afb98861d06d9f4145f01c9d4d0fa09dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#afb98861d06d9f4145f01c9d4d0fa09dd">STM32_UART_UART4_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 2)</td></tr>
<tr class="separator:afb98861d06d9f4145f01c9d4d0fa09dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4258a650515c19e5df92b5917399195" id="r_ae4258a650515c19e5df92b5917399195"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ae4258a650515c19e5df92b5917399195">STM32_UART_UART4_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 4)</td></tr>
<tr class="separator:ae4258a650515c19e5df92b5917399195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25122dae8d088e5f5a12926e43d78efb" id="r_a25122dae8d088e5f5a12926e43d78efb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a25122dae8d088e5f5a12926e43d78efb">STM32_UART_UART5_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 0)</td></tr>
<tr class="separator:a25122dae8d088e5f5a12926e43d78efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b92c8345705d855f58f3cc0a3610175" id="r_a9b92c8345705d855f58f3cc0a3610175"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a9b92c8345705d855f58f3cc0a3610175">STM32_UART_UART5_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 7)</td></tr>
<tr class="separator:a9b92c8345705d855f58f3cc0a3610175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf68b359bf671f56cd200677a8496a5" id="r_a0cf68b359bf671f56cd200677a8496a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a0cf68b359bf671f56cd200677a8496a5">STM32_UART_USART6_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 2)</td></tr>
<tr class="separator:a0cf68b359bf671f56cd200677a8496a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32ac88b3b64552f9ecec5a038dfc544" id="r_ae32ac88b3b64552f9ecec5a038dfc544"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ae32ac88b3b64552f9ecec5a038dfc544">STM32_UART_USART6_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 7)</td></tr>
<tr class="separator:ae32ac88b3b64552f9ecec5a038dfc544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b90aa25bf3e77b9d01407df04bbddc" id="r_af5b90aa25bf3e77b9d01407df04bbddc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#af5b90aa25bf3e77b9d01407df04bbddc">STM32_UART_UART7_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 3)</td></tr>
<tr class="separator:af5b90aa25bf3e77b9d01407df04bbddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389d0701902663f45e60555f50065a06" id="r_a389d0701902663f45e60555f50065a06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a389d0701902663f45e60555f50065a06">STM32_UART_UART7_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 1)</td></tr>
<tr class="separator:a389d0701902663f45e60555f50065a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ad965ac5d33f13c74e45fb8bd970e6" id="r_a40ad965ac5d33f13c74e45fb8bd970e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a40ad965ac5d33f13c74e45fb8bd970e6">STM32_UART_UART8_RX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 6)</td></tr>
<tr class="separator:a40ad965ac5d33f13c74e45fb8bd970e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d2f69ae62ae312a9014125f2734000" id="r_ab1d2f69ae62ae312a9014125f2734000"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ab1d2f69ae62ae312a9014125f2734000">STM32_UART_UART8_TX_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 0)</td></tr>
<tr class="separator:ab1d2f69ae62ae312a9014125f2734000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8307c6c43bf456405efe19e5908d5a25" id="r_a8307c6c43bf456405efe19e5908d5a25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a8307c6c43bf456405efe19e5908d5a25">STM32_UART_USART1_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8307c6c43bf456405efe19e5908d5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ab064f32c429288dce0b15b2e443a1" id="r_a02ab064f32c429288dce0b15b2e443a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a02ab064f32c429288dce0b15b2e443a1">STM32_UART_USART2_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02ab064f32c429288dce0b15b2e443a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f49346cf0c36ac85466517ceff6299b" id="r_a4f49346cf0c36ac85466517ceff6299b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a4f49346cf0c36ac85466517ceff6299b">STM32_UART_USART3_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4f49346cf0c36ac85466517ceff6299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02086c51746a93818f7b50d8d184bdfc" id="r_a02086c51746a93818f7b50d8d184bdfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a02086c51746a93818f7b50d8d184bdfc">STM32_UART_UART4_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02086c51746a93818f7b50d8d184bdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b30eda5a6f930b068db7bc108e0478d" id="r_a1b30eda5a6f930b068db7bc108e0478d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a1b30eda5a6f930b068db7bc108e0478d">STM32_UART_UART5_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1b30eda5a6f930b068db7bc108e0478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e58662e757ecd7f20e8135c82393312" id="r_a7e58662e757ecd7f20e8135c82393312"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a7e58662e757ecd7f20e8135c82393312">STM32_UART_USART6_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7e58662e757ecd7f20e8135c82393312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211c00f541d67a32c55d0f47f1297db5" id="r_a211c00f541d67a32c55d0f47f1297db5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a211c00f541d67a32c55d0f47f1297db5">STM32_UART_UART7_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a211c00f541d67a32c55d0f47f1297db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56e2de32e00c7684a6996f14b2be348" id="r_ae56e2de32e00c7684a6996f14b2be348"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ae56e2de32e00c7684a6996f14b2be348">STM32_UART_UART8_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae56e2de32e00c7684a6996f14b2be348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4cb321d74c57b544a1628faaae1569" id="r_a9a4cb321d74c57b544a1628faaae1569"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a9a4cb321d74c57b544a1628faaae1569">STM32_UART_DMA_ERROR_HOOK</a>(<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">uartp</a>)&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">osalSysHalt</a>(&quot;DMA <a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">failure&quot;</a>)</td></tr>
<tr class="separator:a9a4cb321d74c57b544a1628faaae1569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d6b8123d2eacf524927fc68f70baa1" id="r_ac7d6b8123d2eacf524927fc68f70baa1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#ac7d6b8123d2eacf524927fc68f70baa1">STM32_USB_USE_OTG1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ac7d6b8123d2eacf524927fc68f70baa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a0c40fe1260ca2265cc01d42668ca7" id="r_a56a0c40fe1260ca2265cc01d42668ca7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a56a0c40fe1260ca2265cc01d42668ca7">STM32_USB_USE_OTG2</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a56a0c40fe1260ca2265cc01d42668ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f3292830116ce88ed2268f15f45448" id="r_aa6f3292830116ce88ed2268f15f45448"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#aa6f3292830116ce88ed2268f15f45448">STM32_USB_OTG1_IRQ_PRIORITY</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:aa6f3292830116ce88ed2268f15f45448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4026ae95617bb7ee1cbc32248e97e263" id="r_a4026ae95617bb7ee1cbc32248e97e263"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a4026ae95617bb7ee1cbc32248e97e263">STM32_USB_OTG2_IRQ_PRIORITY</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a4026ae95617bb7ee1cbc32248e97e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bef70abed53b8df90c5edb807077e37" id="r_a3bef70abed53b8df90c5edb807077e37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a3bef70abed53b8df90c5edb807077e37">STM32_USB_OTG1_RX_FIFO_SIZE</a>&#160;&#160;&#160;512</td></tr>
<tr class="separator:a3bef70abed53b8df90c5edb807077e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6ca71505c504cbd011d772af8cf665" id="r_a7c6ca71505c504cbd011d772af8cf665"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a7c6ca71505c504cbd011d772af8cf665">STM32_USB_OTG2_RX_FIFO_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:a7c6ca71505c504cbd011d772af8cf665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d89a31bf8ff315d8c13102cea1284ac" id="r_a3d89a31bf8ff315d8c13102cea1284ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a3d89a31bf8ff315d8c13102cea1284ac">STM32_WDG_USE_IWDG</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0d8281959c0da081d7df2d9df16701" id="r_afc0d8281959c0da081d7df2d9df16701"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#afc0d8281959c0da081d7df2d9df16701">STM32_WSPI_USE_QUADSPI1</a>&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:afc0d8281959c0da081d7df2d9df16701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d24177a105e239758744d8d620be62f" id="r_a3d24177a105e239758744d8d620be62f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html#a3d24177a105e239758744d8d620be62f">STM32_WSPI_QUADSPI1_DMA_STREAM</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 7)</td></tr>
<tr class="separator:a3d24177a105e239758744d8d620be62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a19080c8c395ae24df995fa57a2291465" name="a19080c8c395ae24df995fa57a2291465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19080c8c395ae24df995fa57a2291465">&#9670;&#160;</a></span>STM32_ADC_ADC1_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_ADC1_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00170">170</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad19de93466026d8b03a895cae792bce9" name="ad19de93466026d8b03a895cae792bce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19de93466026d8b03a895cae792bce9">&#9670;&#160;</a></span>STM32_ADC_ADC1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_ADC1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00166">166</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a5a1f7bc818507d43f4d6592bff2ad486" name="a5a1f7bc818507d43f4d6592bff2ad486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a1f7bc818507d43f4d6592bff2ad486">&#9670;&#160;</a></span>STM32_ADC_ADC1_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_ADC1_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00163">163</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6d5f6197c12d2a74a041b54d6e1b80a2" name="a6d5f6197c12d2a74a041b54d6e1b80a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d5f6197c12d2a74a041b54d6e1b80a2">&#9670;&#160;</a></span>STM32_ADC_ADC2_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_ADC2_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00171">171</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a65cadd46c1d4b5739f1ef3a623faf196" name="a65cadd46c1d4b5739f1ef3a623faf196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65cadd46c1d4b5739f1ef3a623faf196">&#9670;&#160;</a></span>STM32_ADC_ADC2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_ADC2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00167">167</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a14406df3e82b63f96a67959b5dbff667" name="a14406df3e82b63f96a67959b5dbff667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14406df3e82b63f96a67959b5dbff667">&#9670;&#160;</a></span>STM32_ADC_ADC2_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_ADC2_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00164">164</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a45424a47f5a33df11692d9763b72aa48" name="a45424a47f5a33df11692d9763b72aa48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45424a47f5a33df11692d9763b72aa48">&#9670;&#160;</a></span>STM32_ADC_ADC3_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_ADC3_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00172">172</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aba49d4d898766a690874ccc9e072e4e4" name="aba49d4d898766a690874ccc9e072e4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba49d4d898766a690874ccc9e072e4e4">&#9670;&#160;</a></span>STM32_ADC_ADC3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_ADC3_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00168">168</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ab34182c029cd8f6e924f1b449e3bae0e" name="ab34182c029cd8f6e924f1b449e3bae0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34182c029cd8f6e924f1b449e3bae0e">&#9670;&#160;</a></span>STM32_ADC_ADC3_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_ADC3_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00165">165</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a47f41637b35e1b3176029cd1ea95e481" name="a47f41637b35e1b3176029cd1ea95e481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f41637b35e1b3176029cd1ea95e481">&#9670;&#160;</a></span>STM32_ADC_ADCPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_ADCPRE&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">ADC_CCR_ADCPRE_DIV8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00159">159</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a58e21948e78c6cf50c04e64363637dd4" name="a58e21948e78c6cf50c04e64363637dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e21948e78c6cf50c04e64363637dd4">&#9670;&#160;</a></span>STM32_ADC_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00169">169</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a7256aa7c13b88f877cfb8d4913dcec0a" name="a7256aa7c13b88f877cfb8d4913dcec0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7256aa7c13b88f877cfb8d4913dcec0a">&#9670;&#160;</a></span>STM32_ADC_USE_ADC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_USE_ADC1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00160">160</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a0324f80d5775896053a81432c0475ac3" name="a0324f80d5775896053a81432c0475ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0324f80d5775896053a81432c0475ac3">&#9670;&#160;</a></span>STM32_ADC_USE_ADC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_USE_ADC2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00161">161</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="abdbb6a582b057e5065023d7b0fb27821" name="abdbb6a582b057e5065023d7b0fb27821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbb6a582b057e5065023d7b0fb27821">&#9670;&#160;</a></span>STM32_ADC_USE_ADC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ADC_USE_ADC3&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00162">162</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2fc47be2589d2a861f2a7e94048d7035" name="a2fc47be2589d2a861f2a7e94048d7035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc47be2589d2a861f2a7e94048d7035">&#9670;&#160;</a></span>STM32_BKPRAM_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_BKPRAM_ENABLE&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00055">55</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="abe8dc2c331e59b626884d0b40433bfab" name="abe8dc2c331e59b626884d0b40433bfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8dc2c331e59b626884d0b40433bfab">&#9670;&#160;</a></span>STM32_CAN_CAN1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_CAN_CAN1_IRQ_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00182">182</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a89f37b0b924eaabb6185f95446eed1dd" name="a89f37b0b924eaabb6185f95446eed1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f37b0b924eaabb6185f95446eed1dd">&#9670;&#160;</a></span>STM32_CAN_USE_CAN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_CAN_USE_CAN1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00180">180</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a46c6aa95fe5c9d31021a454c0ceeb1e7" name="a46c6aa95fe5c9d31021a454c0ceeb1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c6aa95fe5c9d31021a454c0ceeb1e7">&#9670;&#160;</a></span>STM32_CECSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_CECSEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_CECSEL_LSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00108">108</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a37a20a773e7abb09096b89faa85e8897" name="a37a20a773e7abb09096b89faa85e8897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a20a773e7abb09096b89faa85e8897">&#9670;&#160;</a></span>STM32_CK48MSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_CK48MSEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_CK48MSEL_PLL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00109">109</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ab61440cd331858b31458b3ce72abf906" name="ab61440cd331858b31458b3ce72abf906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab61440cd331858b31458b3ce72abf906">&#9670;&#160;</a></span>STM32_CLOCK48_REQUIRED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_CLOCK48_REQUIRED&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00060">60</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a97e3b10a8ba64b330697293890ae9dfe" name="a97e3b10a8ba64b330697293890ae9dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e3b10a8ba64b330697293890ae9dfe">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_DAC_DAC1_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00192">192</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a1d984652edc3d0045750f20e2094fe15" name="a1d984652edc3d0045750f20e2094fe15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d984652edc3d0045750f20e2094fe15">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH1_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_DAC_DAC1_CH1_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00194">194</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a0f4f7b6d6f81c3776c89d829bf32f318" name="a0f4f7b6d6f81c3776c89d829bf32f318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4f7b6d6f81c3776c89d829bf32f318">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_DAC_DAC1_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00190">190</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="af5e7dd5c5bd6b91423c84da0f38b7821" name="af5e7dd5c5bd6b91423c84da0f38b7821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e7dd5c5bd6b91423c84da0f38b7821">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_DAC_DAC1_CH2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00193">193</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a730e1cfbd99b7f3a0e6cdf03b224c9f4" name="a730e1cfbd99b7f3a0e6cdf03b224c9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730e1cfbd99b7f3a0e6cdf03b224c9f4">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH2_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_DAC_DAC1_CH2_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00195">195</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aa2f70df5cf087cd6960d96a88fa9a8dc" name="aa2f70df5cf087cd6960d96a88fa9a8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f70df5cf087cd6960d96a88fa9a8dc">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_DAC_DAC1_CH2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00191">191</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aede2afbb11fd84b6db4e101664b4b722" name="aede2afbb11fd84b6db4e101664b4b722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede2afbb11fd84b6db4e101664b4b722">&#9670;&#160;</a></span>STM32_DAC_DUAL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_DAC_DUAL_MODE&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00187">187</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a44a9902eb911602a3e113a64907cc051" name="a44a9902eb911602a3e113a64907cc051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a9902eb911602a3e113a64907cc051">&#9670;&#160;</a></span>STM32_DAC_USE_DAC1_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_DAC_USE_DAC1_CH1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00188">188</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a50529a6ef0b6920d19203b8dd5473aa9" name="a50529a6ef0b6920d19203b8dd5473aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50529a6ef0b6920d19203b8dd5473aa9">&#9670;&#160;</a></span>STM32_DAC_USE_DAC1_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_DAC_USE_DAC1_CH2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00189">189</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a44c0e5a4a20e05dbb598a408cf1ebee7" name="a44c0e5a4a20e05dbb598a408cf1ebee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c0e5a4a20e05dbb598a408cf1ebee7">&#9670;&#160;</a></span>STM32_GPT_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00200">200</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a22579ca1cdb2ad9af4e8d493c22c03ae" name="a22579ca1cdb2ad9af4e8d493c22c03ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22579ca1cdb2ad9af4e8d493c22c03ae">&#9670;&#160;</a></span>STM32_GPT_USE_TIM10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM10&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00209">209</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aa2b58d4e2c9e019ecd077794231a0a17" name="aa2b58d4e2c9e019ecd077794231a0a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2b58d4e2c9e019ecd077794231a0a17">&#9670;&#160;</a></span>STM32_GPT_USE_TIM11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM11&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00210">210</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad9cad374b91eaa3e5ff2a68319d1721a" name="ad9cad374b91eaa3e5ff2a68319d1721a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9cad374b91eaa3e5ff2a68319d1721a">&#9670;&#160;</a></span>STM32_GPT_USE_TIM12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM12&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00211">211</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="abebafb129c3becefecb5add3c7d3ee6a" name="abebafb129c3becefecb5add3c7d3ee6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abebafb129c3becefecb5add3c7d3ee6a">&#9670;&#160;</a></span>STM32_GPT_USE_TIM13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM13&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00212">212</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a690972d52bfd04ed8051b61a661f2f53" name="a690972d52bfd04ed8051b61a661f2f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a690972d52bfd04ed8051b61a661f2f53">&#9670;&#160;</a></span>STM32_GPT_USE_TIM14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM14&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00213">213</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a87dac50603730367a564c5ba63c6e9a1" name="a87dac50603730367a564c5ba63c6e9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87dac50603730367a564c5ba63c6e9a1">&#9670;&#160;</a></span>STM32_GPT_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00201">201</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a13e83c85f2c204e9302199f07dfc982e" name="a13e83c85f2c204e9302199f07dfc982e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e83c85f2c204e9302199f07dfc982e">&#9670;&#160;</a></span>STM32_GPT_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM3&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00202">202</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a8433ca3b26de12e90ad85d24ddc146ae" name="a8433ca3b26de12e90ad85d24ddc146ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8433ca3b26de12e90ad85d24ddc146ae">&#9670;&#160;</a></span>STM32_GPT_USE_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM4&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00203">203</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a742ec02fd96ff66ed1de33aef54f0707" name="a742ec02fd96ff66ed1de33aef54f0707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742ec02fd96ff66ed1de33aef54f0707">&#9670;&#160;</a></span>STM32_GPT_USE_TIM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM5&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00204">204</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aab9d5547752dc673dc08c01b257bbc5e" name="aab9d5547752dc673dc08c01b257bbc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9d5547752dc673dc08c01b257bbc5e">&#9670;&#160;</a></span>STM32_GPT_USE_TIM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM6&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00205">205</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a841def6dae41ef14c28273dc71c917df" name="a841def6dae41ef14c28273dc71c917df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841def6dae41ef14c28273dc71c917df">&#9670;&#160;</a></span>STM32_GPT_USE_TIM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM7&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00206">206</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a1b1fc49ad496637c0d24c274c6c17c01" name="a1b1fc49ad496637c0d24c274c6c17c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1fc49ad496637c0d24c274c6c17c01">&#9670;&#160;</a></span>STM32_GPT_USE_TIM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM8&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00207">207</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2ae899fce9dc050c533cf90d97599d27" name="a2ae899fce9dc050c533cf90d97599d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ae899fce9dc050c533cf90d97599d27">&#9670;&#160;</a></span>STM32_GPT_USE_TIM9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_GPT_USE_TIM9&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00208">208</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a035ea0d8259c0f89306c6a7d344705f2" name="a035ea0d8259c0f89306c6a7d344705f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035ea0d8259c0f89306c6a7d344705f2">&#9670;&#160;</a></span>STM32_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_HPRE&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_HPRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00067">67</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad94c4a0da6c8c7a3d0b800fdc0dbebfa" name="ad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">&#9670;&#160;</a></span>STM32_HSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_HSE_ENABLED&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00058">58</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2044f0288f2c20b27d6eee1e1a1e6256" name="a2044f0288f2c20b27d6eee1e1a1e6256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2044f0288f2c20b27d6eee1e1a1e6256">&#9670;&#160;</a></span>STM32_HSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_HSI_ENABLED&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00056">56</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ae65a4622a3bf2b4807b3fcd5c06d3c51" name="ae65a4622a3bf2b4807b3fcd5c06d3c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65a4622a3bf2b4807b3fcd5c06d3c51">&#9670;&#160;</a></span>STM32_I2C1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C1SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_I2C1SEL_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00104">104</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a095a0989bba660c1719a339b9c09e25e" name="a095a0989bba660c1719a339b9c09e25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095a0989bba660c1719a339b9c09e25e">&#9670;&#160;</a></span>STM32_I2C2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C2SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_I2C2SEL_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00105">105</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a8949d18b87dbd8844bbe634ade2fc48d" name="a8949d18b87dbd8844bbe634ade2fc48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8949d18b87dbd8844bbe634ade2fc48d">&#9670;&#160;</a></span>STM32_I2C3SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C3SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_I2C3SEL_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00106">106</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a84197e5ed8ac37628137ae10b1e55a80" name="a84197e5ed8ac37628137ae10b1e55a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84197e5ed8ac37628137ae10b1e55a80">&#9670;&#160;</a></span>STM32_I2C_BUSY_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_BUSY_TIMEOUT&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00229">229</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a98f682be6c4559a663f6279c867cd69a" name="a98f682be6c4559a663f6279c867cd69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f682be6c4559a663f6279c867cd69a">&#9670;&#160;</a></span>STM32_I2C_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">i2cp</a></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">osalSysHalt</a>(&quot;DMA <a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">failure&quot;</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00242">242</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="afd104f0cde2014ea9788f9e3f71de00a" name="afd104f0cde2014ea9788f9e3f71de00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd104f0cde2014ea9788f9e3f71de00a">&#9670;&#160;</a></span>STM32_I2C_I2C1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C1_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00239">239</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a904706fc1fb970ddb6dc919a651cbc48" name="a904706fc1fb970ddb6dc919a651cbc48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904706fc1fb970ddb6dc919a651cbc48">&#9670;&#160;</a></span>STM32_I2C_I2C1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C1_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00236">236</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="adae68423fc725ae1da125e4929e6de73" name="adae68423fc725ae1da125e4929e6de73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae68423fc725ae1da125e4929e6de73">&#9670;&#160;</a></span>STM32_I2C_I2C1_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C1_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00230">230</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aaad3d45e3630b5efb746260aedba2bd2" name="aaad3d45e3630b5efb746260aedba2bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad3d45e3630b5efb746260aedba2bd2">&#9670;&#160;</a></span>STM32_I2C_I2C1_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C1_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00231">231</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6b4a662792401dae73ae072183bd8e02" name="a6b4a662792401dae73ae072183bd8e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4a662792401dae73ae072183bd8e02">&#9670;&#160;</a></span>STM32_I2C_I2C2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C2_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00240">240</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ace43c4d497b0be3dbe8c28836fafd0a5" name="ace43c4d497b0be3dbe8c28836fafd0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace43c4d497b0be3dbe8c28836fafd0a5">&#9670;&#160;</a></span>STM32_I2C_I2C2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C2_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00237">237</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2b4cea50a1c9434b330a6a6f13432e00" name="a2b4cea50a1c9434b330a6a6f13432e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4cea50a1c9434b330a6a6f13432e00">&#9670;&#160;</a></span>STM32_I2C_I2C2_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C2_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00232">232</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a3170ef2ff695720e55d0957eb1951a99" name="a3170ef2ff695720e55d0957eb1951a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3170ef2ff695720e55d0957eb1951a99">&#9670;&#160;</a></span>STM32_I2C_I2C2_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C2_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00233">233</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a43838b989448ecf9013b0e07e8bba565" name="a43838b989448ecf9013b0e07e8bba565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43838b989448ecf9013b0e07e8bba565">&#9670;&#160;</a></span>STM32_I2C_I2C3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C3_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00241">241</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a978ffaebe063c8a9f64525ed2f13bd09" name="a978ffaebe063c8a9f64525ed2f13bd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978ffaebe063c8a9f64525ed2f13bd09">&#9670;&#160;</a></span>STM32_I2C_I2C3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C3_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00238">238</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a39873d5a932294ccab14f1bdd766fffb" name="a39873d5a932294ccab14f1bdd766fffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39873d5a932294ccab14f1bdd766fffb">&#9670;&#160;</a></span>STM32_I2C_I2C3_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C3_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00234">234</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a9ac12a927168fe9a90122b0a54110e24" name="a9ac12a927168fe9a90122b0a54110e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac12a927168fe9a90122b0a54110e24">&#9670;&#160;</a></span>STM32_I2C_I2C3_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_I2C3_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00235">235</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad73fb3ae5b2aca05e0f5155cff7a8b2d" name="ad73fb3ae5b2aca05e0f5155cff7a8b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73fb3ae5b2aca05e0f5155cff7a8b2d">&#9670;&#160;</a></span>STM32_I2C_USE_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_USE_I2C1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00221">221</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a58845293676556a52d2046a00bcfbf9c" name="a58845293676556a52d2046a00bcfbf9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58845293676556a52d2046a00bcfbf9c">&#9670;&#160;</a></span>STM32_I2C_USE_I2C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_USE_I2C2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00226">226</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a086d8965c7249503bdce6f9b4a7352cb" name="a086d8965c7249503bdce6f9b4a7352cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086d8965c7249503bdce6f9b4a7352cb">&#9670;&#160;</a></span>STM32_I2C_USE_I2C3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2C_USE_I2C3&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00228">228</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a54203015c2973969adee1dd719010d3a" name="a54203015c2973969adee1dd719010d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54203015c2973969adee1dd719010d3a">&#9670;&#160;</a></span>STM32_I2SSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_I2SSRC&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_I2SSRC_OFF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00081">81</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a5f5e9b802c24ad1637cd2aaee14606ed" name="a5f5e9b802c24ad1637cd2aaee14606ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e9b802c24ad1637cd2aaee14606ed">&#9670;&#160;</a></span>STM32_ICU_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00247">247</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="affe3cd1e77dffcc0fc2de6db32042715" name="affe3cd1e77dffcc0fc2de6db32042715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe3cd1e77dffcc0fc2de6db32042715">&#9670;&#160;</a></span>STM32_ICU_USE_TIM10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM10&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00254">254</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a1c0aa2ac469a6ef6afbc88b50d21f389" name="a1c0aa2ac469a6ef6afbc88b50d21f389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0aa2ac469a6ef6afbc88b50d21f389">&#9670;&#160;</a></span>STM32_ICU_USE_TIM11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM11&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00255">255</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="acbd74521ba57795583d262784a2e7667" name="acbd74521ba57795583d262784a2e7667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd74521ba57795583d262784a2e7667">&#9670;&#160;</a></span>STM32_ICU_USE_TIM12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM12&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00256">256</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="afd6848ba7ceed677ae8b11e47413c8b1" name="afd6848ba7ceed677ae8b11e47413c8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd6848ba7ceed677ae8b11e47413c8b1">&#9670;&#160;</a></span>STM32_ICU_USE_TIM13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM13&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00257">257</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a965297c08bbd33c9b6964bd17e3bd6a2" name="a965297c08bbd33c9b6964bd17e3bd6a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965297c08bbd33c9b6964bd17e3bd6a2">&#9670;&#160;</a></span>STM32_ICU_USE_TIM14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM14&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00258">258</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a9d125141e8f301e2b6d590067fd7890e" name="a9d125141e8f301e2b6d590067fd7890e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d125141e8f301e2b6d590067fd7890e">&#9670;&#160;</a></span>STM32_ICU_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00248">248</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a877fa83cee0173d5f451b77e59180725" name="a877fa83cee0173d5f451b77e59180725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877fa83cee0173d5f451b77e59180725">&#9670;&#160;</a></span>STM32_ICU_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM3&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00249">249</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a91c55b2ce77da8f5c236bc960b30beed" name="a91c55b2ce77da8f5c236bc960b30beed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c55b2ce77da8f5c236bc960b30beed">&#9670;&#160;</a></span>STM32_ICU_USE_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM4&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00250">250</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="afbb5ae4322aab0bda8084bd23f3eeb56" name="afbb5ae4322aab0bda8084bd23f3eeb56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb5ae4322aab0bda8084bd23f3eeb56">&#9670;&#160;</a></span>STM32_ICU_USE_TIM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM5&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00251">251</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2b5d34aeac1b12c901e2fed5952ae29d" name="a2b5d34aeac1b12c901e2fed5952ae29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5d34aeac1b12c901e2fed5952ae29d">&#9670;&#160;</a></span>STM32_ICU_USE_TIM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM8&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00252">252</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ac08fa5f6e6f65e2c919ffd636fc888eb" name="ac08fa5f6e6f65e2c919ffd636fc888eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08fa5f6e6f65e2c919ffd636fc888eb">&#9670;&#160;</a></span>STM32_ICU_USE_TIM9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ICU_USE_TIM9&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00253">253</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a41843060367f2e2b20468f1a5769948b" name="a41843060367f2e2b20468f1a5769948b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41843060367f2e2b20468f1a5769948b">&#9670;&#160;</a></span>STM32_IRQ_EXTI0_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI0_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00116">116</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2f21ba8c5368006a26a3e5e1d7e60fdb" name="a2f21ba8c5368006a26a3e5e1d7e60fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f21ba8c5368006a26a3e5e1d7e60fdb">&#9670;&#160;</a></span>STM32_IRQ_EXTI10_15_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI10_15_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00122">122</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a0a7f425a6497d9bc92b54a3c420731fe" name="a0a7f425a6497d9bc92b54a3c420731fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7f425a6497d9bc92b54a3c420731fe">&#9670;&#160;</a></span>STM32_IRQ_EXTI16_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI16_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00123">123</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a9d2286ff5fc5fdf03b469795a704619e" name="a9d2286ff5fc5fdf03b469795a704619e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2286ff5fc5fdf03b469795a704619e">&#9670;&#160;</a></span>STM32_IRQ_EXTI17_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI17_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00124">124</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a15b7522f34798df184f9e8d5024881df" name="a15b7522f34798df184f9e8d5024881df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b7522f34798df184f9e8d5024881df">&#9670;&#160;</a></span>STM32_IRQ_EXTI18_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI18_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00125">125</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2c23ca2f86fdf0dee176c1f762d2b2dc" name="a2c23ca2f86fdf0dee176c1f762d2b2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c23ca2f86fdf0dee176c1f762d2b2dc">&#9670;&#160;</a></span>STM32_IRQ_EXTI19_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI19_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00126">126</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6f5e4469d6bb2263c760f685f9ce86ef" name="a6f5e4469d6bb2263c760f685f9ce86ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5e4469d6bb2263c760f685f9ce86ef">&#9670;&#160;</a></span>STM32_IRQ_EXTI1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI1_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00117">117</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a3d47540519839760fa98c1b07e38a15e" name="a3d47540519839760fa98c1b07e38a15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d47540519839760fa98c1b07e38a15e">&#9670;&#160;</a></span>STM32_IRQ_EXTI20_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI20_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00127">127</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a71fda7273ead6331f250642d18e55b25" name="a71fda7273ead6331f250642d18e55b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71fda7273ead6331f250642d18e55b25">&#9670;&#160;</a></span>STM32_IRQ_EXTI21_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI21_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00128">128</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a4331268b38458a2ad2cb4ff49021e371" name="a4331268b38458a2ad2cb4ff49021e371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4331268b38458a2ad2cb4ff49021e371">&#9670;&#160;</a></span>STM32_IRQ_EXTI22_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI22_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00129">129</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2018d4443daebf55eef159fcc95fc0dd" name="a2018d4443daebf55eef159fcc95fc0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2018d4443daebf55eef159fcc95fc0dd">&#9670;&#160;</a></span>STM32_IRQ_EXTI23_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI23_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00130">130</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ae4ffb9c3ba8d88b6367b675054e3c710" name="ae4ffb9c3ba8d88b6367b675054e3c710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ffb9c3ba8d88b6367b675054e3c710">&#9670;&#160;</a></span>STM32_IRQ_EXTI2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI2_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00118">118</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a38fe6fb696c105d6e048bde844db0224" name="a38fe6fb696c105d6e048bde844db0224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38fe6fb696c105d6e048bde844db0224">&#9670;&#160;</a></span>STM32_IRQ_EXTI3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI3_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00119">119</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a366b4f70dd30f409ad8c14e609e4bbaa" name="a366b4f70dd30f409ad8c14e609e4bbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366b4f70dd30f409ad8c14e609e4bbaa">&#9670;&#160;</a></span>STM32_IRQ_EXTI4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI4_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00120">120</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a129d06108ea8829ba174e33ff73e7e67" name="a129d06108ea8829ba174e33ff73e7e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129d06108ea8829ba174e33ff73e7e67">&#9670;&#160;</a></span>STM32_IRQ_EXTI5_9_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_EXTI5_9_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00121">121</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a75b831d797ee0373adbd64ecb8fea802" name="a75b831d797ee0373adbd64ecb8fea802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75b831d797ee0373adbd64ecb8fea802">&#9670;&#160;</a></span>STM32_IRQ_TIM1_BRK_TIM9_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM1_BRK_TIM9_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00132">132</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="adfdd029a5a6ccdf27dbb44496687794a" name="adfdd029a5a6ccdf27dbb44496687794a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfdd029a5a6ccdf27dbb44496687794a">&#9670;&#160;</a></span>STM32_IRQ_TIM1_CC_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM1_CC_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00135">135</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ac6180f96ab7e469c2640208eaaf092c6" name="ac6180f96ab7e469c2640208eaaf092c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6180f96ab7e469c2640208eaaf092c6">&#9670;&#160;</a></span>STM32_IRQ_TIM1_TRGCO_TIM11_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM1_TRGCO_TIM11_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00134">134</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a0e86e72cf894d2541c7281dba08d54df" name="a0e86e72cf894d2541c7281dba08d54df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e86e72cf894d2541c7281dba08d54df">&#9670;&#160;</a></span>STM32_IRQ_TIM1_UP_TIM10_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM1_UP_TIM10_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00133">133</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a73a198b443047d1c7f0c8a63814f10b4" name="a73a198b443047d1c7f0c8a63814f10b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a198b443047d1c7f0c8a63814f10b4">&#9670;&#160;</a></span>STM32_IRQ_TIM2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM2_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00136">136</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a82f843d7cc191d089060ce8c9cf2a36b" name="a82f843d7cc191d089060ce8c9cf2a36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82f843d7cc191d089060ce8c9cf2a36b">&#9670;&#160;</a></span>STM32_IRQ_TIM3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM3_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00137">137</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a7aa7622cf407262b87afcc9b100945d1" name="a7aa7622cf407262b87afcc9b100945d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa7622cf407262b87afcc9b100945d1">&#9670;&#160;</a></span>STM32_IRQ_TIM4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM4_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00138">138</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a22ba904a80d78b89d77e6b637018dd43" name="a22ba904a80d78b89d77e6b637018dd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ba904a80d78b89d77e6b637018dd43">&#9670;&#160;</a></span>STM32_IRQ_TIM5_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM5_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00139">139</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a82292d66a44fde79e42fa1415e8970d8" name="a82292d66a44fde79e42fa1415e8970d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82292d66a44fde79e42fa1415e8970d8">&#9670;&#160;</a></span>STM32_IRQ_TIM6_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM6_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00140">140</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ac7830a1ded607a7eca54d6d83e544bd0" name="ac7830a1ded607a7eca54d6d83e544bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7830a1ded607a7eca54d6d83e544bd0">&#9670;&#160;</a></span>STM32_IRQ_TIM7_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM7_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00141">141</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a52f31c7a5818aefe570bdc913d6d034b" name="a52f31c7a5818aefe570bdc913d6d034b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52f31c7a5818aefe570bdc913d6d034b">&#9670;&#160;</a></span>STM32_IRQ_TIM8_BRK_TIM12_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM8_BRK_TIM12_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00142">142</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="af1ebeaa7aa7da2abc838900d137f12f0" name="af1ebeaa7aa7da2abc838900d137f12f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ebeaa7aa7da2abc838900d137f12f0">&#9670;&#160;</a></span>STM32_IRQ_TIM8_CC_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM8_CC_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00145">145</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a8bc9c80de52b455ce5716ccb0c00e055" name="a8bc9c80de52b455ce5716ccb0c00e055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc9c80de52b455ce5716ccb0c00e055">&#9670;&#160;</a></span>STM32_IRQ_TIM8_TRGCO_TIM14_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM8_TRGCO_TIM14_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00144">144</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6162f13f4495fe981d3ccd86de2b2c5a" name="a6162f13f4495fe981d3ccd86de2b2c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6162f13f4495fe981d3ccd86de2b2c5a">&#9670;&#160;</a></span>STM32_IRQ_TIM8_UP_TIM13_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_TIM8_UP_TIM13_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00143">143</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a605afb3e9eeac151150a9ebcab9400e6" name="a605afb3e9eeac151150a9ebcab9400e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a605afb3e9eeac151150a9ebcab9400e6">&#9670;&#160;</a></span>STM32_IRQ_UART4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_UART4_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00150">150</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ac7822898d25e5d7f57e19db582c2291e" name="ac7822898d25e5d7f57e19db582c2291e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7822898d25e5d7f57e19db582c2291e">&#9670;&#160;</a></span>STM32_IRQ_UART5_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_UART5_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00151">151</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a079e8e67010e2647c92f41d6d998e2a5" name="a079e8e67010e2647c92f41d6d998e2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a079e8e67010e2647c92f41d6d998e2a5">&#9670;&#160;</a></span>STM32_IRQ_UART7_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_UART7_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00153">153</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a151428943f4afa5f8f2bff3e16995dff" name="a151428943f4afa5f8f2bff3e16995dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151428943f4afa5f8f2bff3e16995dff">&#9670;&#160;</a></span>STM32_IRQ_UART8_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_UART8_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00154">154</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="af3d2dbb7435d0de2baadcd664c05f831" name="af3d2dbb7435d0de2baadcd664c05f831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d2dbb7435d0de2baadcd664c05f831">&#9670;&#160;</a></span>STM32_IRQ_USART1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_USART1_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00147">147</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a1cf63803378ecbffbc065ca679d14241" name="a1cf63803378ecbffbc065ca679d14241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf63803378ecbffbc065ca679d14241">&#9670;&#160;</a></span>STM32_IRQ_USART2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_USART2_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00148">148</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2e86000358460638b91377b49baf2a58" name="a2e86000358460638b91377b49baf2a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e86000358460638b91377b49baf2a58">&#9670;&#160;</a></span>STM32_IRQ_USART3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_USART3_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00149">149</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ae7589580542df9ac572fdc7aaa61ae94" name="ae7589580542df9ac572fdc7aaa61ae94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7589580542df9ac572fdc7aaa61ae94">&#9670;&#160;</a></span>STM32_IRQ_USART6_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_IRQ_USART6_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00152">152</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6f9959597acb4c16ff17df3e7529020f" name="a6f9959597acb4c16ff17df3e7529020f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9959597acb4c16ff17df3e7529020f">&#9670;&#160;</a></span>STM32_LCDTFT_REQUIRED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_LCDTFT_REQUIRED&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00095">95</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a4f813225df0ad5553219db6d5d9694da" name="a4f813225df0ad5553219db6d5d9694da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f813225df0ad5553219db6d5d9694da">&#9670;&#160;</a></span>STM32_LPTIM1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_LPTIM1SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_LPTIM1SEL_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00107">107</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a05b49e91f478558d33b2b862718758fa" name="a05b49e91f478558d33b2b862718758fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b49e91f478558d33b2b862718758fa">&#9670;&#160;</a></span>STM32_LSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_LSE_ENABLED&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00059">59</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a02b4e3e6222baab7ee448cbbb2273370" name="a02b4e3e6222baab7ee448cbbb2273370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b4e3e6222baab7ee448cbbb2273370">&#9670;&#160;</a></span>STM32_LSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_LSI_ENABLED&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00057">57</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aeadb80a063dd3d4975ca3947a18ff995" name="aeadb80a063dd3d4975ca3947a18ff995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeadb80a063dd3d4975ca3947a18ff995">&#9670;&#160;</a></span>STM32_MCO1PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_MCO1PRE&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_MCO1PRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00077">77</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a66f4dea2ca69a6afdc2a05593ddb4999" name="a66f4dea2ca69a6afdc2a05593ddb4999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f4dea2ca69a6afdc2a05593ddb4999">&#9670;&#160;</a></span>STM32_MCO1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_MCO1SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_MCO1SEL_HSI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00076">76</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a7625378f7bf7e1a50a58739742839619" name="a7625378f7bf7e1a50a58739742839619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7625378f7bf7e1a50a58739742839619">&#9670;&#160;</a></span>STM32_MCO2PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_MCO2PRE&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_MCO2PRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00079">79</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ada1164056ea271b26c923140f69ace87" name="ada1164056ea271b26c923140f69ace87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1164056ea271b26c923140f69ace87">&#9670;&#160;</a></span>STM32_MCO2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_MCO2SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_MCO2SEL_SYSCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00078">78</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="affb519ca907542b6bff9104700c0009d" name="affb519ca907542b6bff9104700c0009d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb519ca907542b6bff9104700c0009d">&#9670;&#160;</a></span>STM32_NO_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_NO_INIT&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00052">52</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aabfa36b9db553bd0fec3aecc3cc9a54a" name="aabfa36b9db553bd0fec3aecc3cc9a54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabfa36b9db553bd0fec3aecc3cc9a54a">&#9670;&#160;</a></span>STM32_PLLI2SDIVQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLI2SDIVQ_VALUE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00086">86</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aa2179285dbf70d5d5a370c3353737813" name="aa2179285dbf70d5d5a370c3353737813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2179285dbf70d5d5a370c3353737813">&#9670;&#160;</a></span>STM32_PLLI2SN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLI2SN_VALUE&#160;&#160;&#160;192</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00082">82</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a7b6200cd60fa224e90d495714e3b8fef" name="a7b6200cd60fa224e90d495714e3b8fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b6200cd60fa224e90d495714e3b8fef">&#9670;&#160;</a></span>STM32_PLLI2SP_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLI2SP_VALUE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00083">83</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="adef65938285beae9672cebaafe1fc00a" name="adef65938285beae9672cebaafe1fc00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef65938285beae9672cebaafe1fc00a">&#9670;&#160;</a></span>STM32_PLLI2SQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLI2SQ_VALUE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00084">84</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aa6385bafac509e5ef0926a722fc54adb" name="aa6385bafac509e5ef0926a722fc54adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6385bafac509e5ef0926a722fc54adb">&#9670;&#160;</a></span>STM32_PLLI2SR_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLI2SR_VALUE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00085">85</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="acba56aaa8c0bd717ad217771ee8300c2" name="acba56aaa8c0bd717ad217771ee8300c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba56aaa8c0bd717ad217771ee8300c2">&#9670;&#160;</a></span>STM32_PLLM_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLM_VALUE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00063">63</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a42a8bb439be9c6c643c7ab48f02ee662" name="a42a8bb439be9c6c643c7ab48f02ee662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a8bb439be9c6c643c7ab48f02ee662">&#9670;&#160;</a></span>STM32_PLLN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLN_VALUE&#160;&#160;&#160;432</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00064">64</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a0a2a10496ad437bb1bf6bf23892148e4" name="a0a2a10496ad437bb1bf6bf23892148e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2a10496ad437bb1bf6bf23892148e4">&#9670;&#160;</a></span>STM32_PLLP_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLP_VALUE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00065">65</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="adc27d1e2fcdedcb56fc15a41e5f43d91" name="adc27d1e2fcdedcb56fc15a41e5f43d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc27d1e2fcdedcb56fc15a41e5f43d91">&#9670;&#160;</a></span>STM32_PLLQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLQ_VALUE&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00066">66</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ae2ca237e2d8b40cf029e4cfc5156539d" name="ae2ca237e2d8b40cf029e4cfc5156539d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ca237e2d8b40cf029e4cfc5156539d">&#9670;&#160;</a></span>STM32_PLLSAIDIVQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLSAIDIVQ_VALUE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00091">91</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a9bd8243c565cf0d8128ca9cc00bc1a4d" name="a9bd8243c565cf0d8128ca9cc00bc1a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd8243c565cf0d8128ca9cc00bc1a4d">&#9670;&#160;</a></span>STM32_PLLSAIDIVR_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLSAIDIVR_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00092">92</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="adad1367e1eb26c3a6df6a358f44ce98e" name="adad1367e1eb26c3a6df6a358f44ce98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad1367e1eb26c3a6df6a358f44ce98e">&#9670;&#160;</a></span>STM32_PLLSAIN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLSAIN_VALUE&#160;&#160;&#160;192</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00087">87</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aacacec5795cca34be3ff692ffb8f1a13" name="aacacec5795cca34be3ff692ffb8f1a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacacec5795cca34be3ff692ffb8f1a13">&#9670;&#160;</a></span>STM32_PLLSAIP_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLSAIP_VALUE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00088">88</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a33922bdd7e2781286b82d9e778c98b3f" name="a33922bdd7e2781286b82d9e778c98b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33922bdd7e2781286b82d9e778c98b3f">&#9670;&#160;</a></span>STM32_PLLSAIQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLSAIQ_VALUE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00089">89</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a0af6595a246fb86838a9c212d2451f23" name="a0af6595a246fb86838a9c212d2451f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0af6595a246fb86838a9c212d2451f23">&#9670;&#160;</a></span>STM32_PLLSAIR_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLSAIR_VALUE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00090">90</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a811cfbd049f0ab00976def9593849d32" name="a811cfbd049f0ab00976def9593849d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811cfbd049f0ab00976def9593849d32">&#9670;&#160;</a></span>STM32_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLLSRC&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_PLLSRC_HSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00062">62</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6f4f9c19c6b1a1c3694278a542e3c60d" name="a6f4f9c19c6b1a1c3694278a542e3c60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4f9c19c6b1a1c3694278a542e3c60d">&#9670;&#160;</a></span>STM32_PLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PLS&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_PLS_LEV0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00054">54</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a5f9c3734d5d06c9ccd5214af5c78c4f8" name="a5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9c3734d5d06c9ccd5214af5c78c4f8">&#9670;&#160;</a></span>STM32_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PPRE1&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_PPRE1_DIV4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00068">68</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a3670f3886d02bb3010016bbf0db0db83" name="a3670f3886d02bb3010016bbf0db0db83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3670f3886d02bb3010016bbf0db0db83">&#9670;&#160;</a></span>STM32_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PPRE2&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_PPRE2_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00069">69</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ab70d9b5c3764aac6282d594d8f6a88ec" name="ab70d9b5c3764aac6282d594d8f6a88ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70d9b5c3764aac6282d594d8f6a88ec">&#9670;&#160;</a></span>STM32_PVD_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PVD_ENABLE&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00053">53</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aaf24f3f33f4f0f2ba0d40652f38ed90e" name="aaf24f3f33f4f0f2ba0d40652f38ed90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf24f3f33f4f0f2ba0d40652f38ed90e">&#9670;&#160;</a></span>STM32_PWM3_UP_DMA_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM3_UP_DMA_CHANNEL&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00297">297</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2fbc5ed5cd75144530b7836fb9efcd4b" name="a2fbc5ed5cd75144530b7836fb9efcd4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbc5ed5cd75144530b7836fb9efcd4b">&#9670;&#160;</a></span>STM32_PWM3_UP_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM3_UP_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00298">298</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a479bf443874403f9d9bc03de81e4a8ca" name="a479bf443874403f9d9bc03de81e4a8ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a479bf443874403f9d9bc03de81e4a8ca">&#9670;&#160;</a></span>STM32_PWM3_UP_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM3_UP_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00299">299</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a983e561c629ff2403922535f44719022" name="a983e561c629ff2403922535f44719022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a983e561c629ff2403922535f44719022">&#9670;&#160;</a></span>STM32_PWM3_UP_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM3_UP_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00296">296</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ab45a03dcc02472a1396215ff9ebacb05" name="ab45a03dcc02472a1396215ff9ebacb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45a03dcc02472a1396215ff9ebacb05">&#9670;&#160;</a></span>STM32_PWM4_UP_DMA_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM4_UP_DMA_CHANNEL&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00302">302</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="af71391a59a86d9f05906087b3a129bd1" name="af71391a59a86d9f05906087b3a129bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71391a59a86d9f05906087b3a129bd1">&#9670;&#160;</a></span>STM32_PWM4_UP_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM4_UP_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00303">303</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a51957076b17929c86a187d6fac517e3c" name="a51957076b17929c86a187d6fac517e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51957076b17929c86a187d6fac517e3c">&#9670;&#160;</a></span>STM32_PWM4_UP_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM4_UP_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00304">304</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a124a3e8f65455671ec8628a2a3ba82f1" name="a124a3e8f65455671ec8628a2a3ba82f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124a3e8f65455671ec8628a2a3ba82f1">&#9670;&#160;</a></span>STM32_PWM4_UP_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM4_UP_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00301">301</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a19ee4d92fe05757bcf2efd424accc7a5" name="a19ee4d92fe05757bcf2efd424accc7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ee4d92fe05757bcf2efd424accc7a5">&#9670;&#160;</a></span>STM32_PWM8_UP_DMA_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM8_UP_DMA_CHANNEL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00307">307</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ae54b1a83ca52af7f34b712c11b0aad11" name="ae54b1a83ca52af7f34b712c11b0aad11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae54b1a83ca52af7f34b712c11b0aad11">&#9670;&#160;</a></span>STM32_PWM8_UP_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM8_UP_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00308">308</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ac43c18020355b9fcbbf4085e3f0240d0" name="ac43c18020355b9fcbbf4085e3f0240d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac43c18020355b9fcbbf4085e3f0240d0">&#9670;&#160;</a></span>STM32_PWM8_UP_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM8_UP_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00309">309</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a7ed5df6afbc2c3104eb8d1b898349c22" name="a7ed5df6afbc2c3104eb8d1b898349c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed5df6afbc2c3104eb8d1b898349c22">&#9670;&#160;</a></span>STM32_PWM8_UP_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM8_UP_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00306">306</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a554728f749ad9aca0102d189cc6bb9e7" name="a554728f749ad9aca0102d189cc6bb9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554728f749ad9aca0102d189cc6bb9e7">&#9670;&#160;</a></span>STM32_PWM_USE_ADVANCED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_ADVANCED&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00263">263</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6f066eafb341c481f419dc609e1cd147" name="a6f066eafb341c481f419dc609e1cd147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f066eafb341c481f419dc609e1cd147">&#9670;&#160;</a></span>STM32_PWM_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00265">265</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ab3a661d68e3adb7d22e441c7550f5f66" name="ab3a661d68e3adb7d22e441c7550f5f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a661d68e3adb7d22e441c7550f5f66">&#9670;&#160;</a></span>STM32_PWM_USE_TIM10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM10&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00290">290</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a169e84738c53e6293836b5cd6e55c790" name="a169e84738c53e6293836b5cd6e55c790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a169e84738c53e6293836b5cd6e55c790">&#9670;&#160;</a></span>STM32_PWM_USE_TIM11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM11&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00285">285</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a1f23cb3a0ac62370e6216218aeef68d1" name="a1f23cb3a0ac62370e6216218aeef68d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f23cb3a0ac62370e6216218aeef68d1">&#9670;&#160;</a></span>STM32_PWM_USE_TIM12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM12&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00291">291</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a68bba40e4d2d88af2929428017408e17" name="a68bba40e4d2d88af2929428017408e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68bba40e4d2d88af2929428017408e17">&#9670;&#160;</a></span>STM32_PWM_USE_TIM13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM13&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00292">292</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a7a2aae071a6b7909bee7a1a7b1595b98" name="a7a2aae071a6b7909bee7a1a7b1595b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2aae071a6b7909bee7a1a7b1595b98">&#9670;&#160;</a></span>STM32_PWM_USE_TIM14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM14&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00293">293</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a061e9a31faab6d787c73d7f21893e483" name="a061e9a31faab6d787c73d7f21893e483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061e9a31faab6d787c73d7f21893e483">&#9670;&#160;</a></span>STM32_PWM_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00269">269</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a3f108deab28dba83858c5a6d5089a322" name="a3f108deab28dba83858c5a6d5089a322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f108deab28dba83858c5a6d5089a322">&#9670;&#160;</a></span>STM32_PWM_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM3&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00273">273</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aa4ecf8f03432b8aabf2f96ca370310d6" name="aa4ecf8f03432b8aabf2f96ca370310d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ecf8f03432b8aabf2f96ca370310d6">&#9670;&#160;</a></span>STM32_PWM_USE_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM4&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00277">277</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ae98fcb3612d26b3cf74c2d28e4994249" name="ae98fcb3612d26b3cf74c2d28e4994249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98fcb3612d26b3cf74c2d28e4994249">&#9670;&#160;</a></span>STM32_PWM_USE_TIM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM5&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00288">288</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="af9be48d9e825a860764b4a928124f046" name="af9be48d9e825a860764b4a928124f046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9be48d9e825a860764b4a928124f046">&#9670;&#160;</a></span>STM32_PWM_USE_TIM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM8&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00281">281</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a78c57d64b293ef3b265175e2a2f9004a" name="a78c57d64b293ef3b265175e2a2f9004a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c57d64b293ef3b265175e2a2f9004a">&#9670;&#160;</a></span>STM32_PWM_USE_TIM9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_PWM_USE_TIM9&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00289">289</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aa9429cc1d79dd9990e7eef350d6c6852" name="aa9429cc1d79dd9990e7eef350d6c6852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9429cc1d79dd9990e7eef350d6c6852">&#9670;&#160;</a></span>STM32_RTC_CR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_RTC_CR_INIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00317">317</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ab047313b94213e723aa9457d40fc5dc3" name="ab047313b94213e723aa9457d40fc5dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab047313b94213e723aa9457d40fc5dc3">&#9670;&#160;</a></span>STM32_RTC_PRESA_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_RTC_PRESA_VALUE&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00315">315</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="abb5ea6f9775215dc0f6c75244bbdabe2" name="abb5ea6f9775215dc0f6c75244bbdabe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5ea6f9775215dc0f6c75244bbdabe2">&#9670;&#160;</a></span>STM32_RTC_PRESS_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_RTC_PRESS_VALUE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00316">316</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aa8147974425e64e44807e01638739cd6" name="aa8147974425e64e44807e01638739cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8147974425e64e44807e01638739cd6">&#9670;&#160;</a></span>STM32_RTC_TAMPCR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_RTC_TAMPCR_INIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00318">318</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aea50a21db71009ebc7951180dc0d29ea" name="aea50a21db71009ebc7951180dc0d29ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea50a21db71009ebc7951180dc0d29ea">&#9670;&#160;</a></span>STM32_RTCPRE_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_RTCPRE_VALUE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00075">75</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a945eb1f70822303bd0191ef633e5eaca" name="a945eb1f70822303bd0191ef633e5eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945eb1f70822303bd0191ef633e5eaca">&#9670;&#160;</a></span>STM32_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_RTCSEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_RTCSEL_NOCLOCK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00073">73</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a7fafd3288056818d61ea1f1bcade3e76" name="a7fafd3288056818d61ea1f1bcade3e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fafd3288056818d61ea1f1bcade3e76">&#9670;&#160;</a></span>STM32_SAI1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SAI1SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_SAI1SEL_OFF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00093">93</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6d927f3ec9e1302137fafe388a83d93a" name="a6d927f3ec9e1302137fafe388a83d93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d927f3ec9e1302137fafe388a83d93a">&#9670;&#160;</a></span>STM32_SAI2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SAI2SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_SAI2SEL_OFF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00094">94</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a88c6094436973474db53e155b3ebfe74" name="a88c6094436973474db53e155b3ebfe74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c6094436973474db53e155b3ebfe74">&#9670;&#160;</a></span>STM32_SDC_SDMMC1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_SDMMC1_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00332">332</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a679be1e536703334fe15be63f0a32ef8" name="a679be1e536703334fe15be63f0a32ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a679be1e536703334fe15be63f0a32ef8">&#9670;&#160;</a></span>STM32_SDC_SDMMC1_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_SDMMC1_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00330">330</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a5f27dd3fc497bc38fc695c705ed1bb6a" name="a5f27dd3fc497bc38fc695c705ed1bb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f27dd3fc497bc38fc695c705ed1bb6a">&#9670;&#160;</a></span>STM32_SDC_SDMMC1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_SDMMC1_IRQ_PRIORITY&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00334">334</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a09ae579b090b1327899e5e08cd1aeede" name="a09ae579b090b1327899e5e08cd1aeede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ae579b090b1327899e5e08cd1aeede">&#9670;&#160;</a></span>STM32_SDC_SDMMC2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_SDMMC2_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00333">333</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad66dfd61bf3632a76fd5f97e59f451f4" name="ad66dfd61bf3632a76fd5f97e59f451f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66dfd61bf3632a76fd5f97e59f451f4">&#9670;&#160;</a></span>STM32_SDC_SDMMC2_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_SDMMC2_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00331">331</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="af81da62faf264fb17ffee32d730d4b9d" name="af81da62faf264fb17ffee32d730d4b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af81da62faf264fb17ffee32d730d4b9d">&#9670;&#160;</a></span>STM32_SDC_SDMMC2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_SDMMC2_IRQ_PRIORITY&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00335">335</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a39152e644ea1cbe066a9ea6df3be7f73" name="a39152e644ea1cbe066a9ea6df3be7f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39152e644ea1cbe066a9ea6df3be7f73">&#9670;&#160;</a></span>STM32_SDC_SDMMC_CLOCK_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_SDMMC_CLOCK_DELAY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00328">328</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ac7d67c1d167b5c352c509997fb972960" name="ac7d67c1d167b5c352c509997fb972960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d67c1d167b5c352c509997fb972960">&#9670;&#160;</a></span>STM32_SDC_SDMMC_PWRSAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_SDMMC_PWRSAV&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00329">329</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a1eeaffb87c5b75bdf0ec6ff5149bebde" name="a1eeaffb87c5b75bdf0ec6ff5149bebde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eeaffb87c5b75bdf0ec6ff5149bebde">&#9670;&#160;</a></span>STM32_SDC_SDMMC_READ_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_SDMMC_READ_TIMEOUT&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00327">327</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a876384340e8cf5cdd01d4292fa89e8c9" name="a876384340e8cf5cdd01d4292fa89e8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876384340e8cf5cdd01d4292fa89e8c9">&#9670;&#160;</a></span>STM32_SDC_SDMMC_UNALIGNED_SUPPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_SDMMC_UNALIGNED_SUPPORT&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00325">325</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="abc31e984ff8585698be0665539a55a79" name="abc31e984ff8585698be0665539a55a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc31e984ff8585698be0665539a55a79">&#9670;&#160;</a></span>STM32_SDC_SDMMC_WRITE_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_SDMMC_WRITE_TIMEOUT&#160;&#160;&#160;250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00326">326</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a9945bfeb81c6b7c9a87e8e204ea57f35" name="a9945bfeb81c6b7c9a87e8e204ea57f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9945bfeb81c6b7c9a87e8e204ea57f35">&#9670;&#160;</a></span>STM32_SDC_USE_SDMMC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_USE_SDMMC1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00323">323</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6b6ca59555984afc95185e5061879851" name="a6b6ca59555984afc95185e5061879851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6ca59555984afc95185e5061879851">&#9670;&#160;</a></span>STM32_SDC_USE_SDMMC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDC_USE_SDMMC2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00324">324</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a08cd4ff363c42b2b7398bdc0e4309ffd" name="a08cd4ff363c42b2b7398bdc0e4309ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cd4ff363c42b2b7398bdc0e4309ffd">&#9670;&#160;</a></span>STM32_SDMMC1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDMMC1SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_SDMMC1SEL_PLL48CLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00110">110</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a43b03312203b934df769cffd02f33f63" name="a43b03312203b934df769cffd02f33f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b03312203b934df769cffd02f33f63">&#9670;&#160;</a></span>STM32_SDMMC2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SDMMC2SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_SDMMC2SEL_PLL48CLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00111">111</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a9863e1adf0d2aab7bf31b61fe4a6118e" name="a9863e1adf0d2aab7bf31b61fe4a6118e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9863e1adf0d2aab7bf31b61fe4a6118e">&#9670;&#160;</a></span>STM32_SERIAL_USE_UART4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SERIAL_USE_UART4&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00368">368</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6366c26f605ce31e89deee1af686f5e6" name="a6366c26f605ce31e89deee1af686f5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6366c26f605ce31e89deee1af686f5e6">&#9670;&#160;</a></span>STM32_SERIAL_USE_UART5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SERIAL_USE_UART5&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00376">376</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a7f657adda8b7f6aa955f0806a29b0b9d" name="a7f657adda8b7f6aa955f0806a29b0b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f657adda8b7f6aa955f0806a29b0b9d">&#9670;&#160;</a></span>STM32_SERIAL_USE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SERIAL_USE_USART1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00344">344</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="acf6b4949732fac0a1ded862174aabba7" name="acf6b4949732fac0a1ded862174aabba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6b4949732fac0a1ded862174aabba7">&#9670;&#160;</a></span>STM32_SERIAL_USE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SERIAL_USE_USART2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00352">352</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a59976b6c28b2561d2b6bd7e3940ea377" name="a59976b6c28b2561d2b6bd7e3940ea377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59976b6c28b2561d2b6bd7e3940ea377">&#9670;&#160;</a></span>STM32_SERIAL_USE_USART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SERIAL_USE_USART3&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00360">360</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6a3eb7060cc3b58122cd8fe8adba224b" name="a6a3eb7060cc3b58122cd8fe8adba224b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a3eb7060cc3b58122cd8fe8adba224b">&#9670;&#160;</a></span>STM32_SIO_USE_UART4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SIO_USE_UART4&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00388">388</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a4791065caaa9f6ea735d32896fa7885f" name="a4791065caaa9f6ea735d32896fa7885f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4791065caaa9f6ea735d32896fa7885f">&#9670;&#160;</a></span>STM32_SIO_USE_UART5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SIO_USE_UART5&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00389">389</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad17e6352c60b353c227df389fc5e36b4" name="ad17e6352c60b353c227df389fc5e36b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17e6352c60b353c227df389fc5e36b4">&#9670;&#160;</a></span>STM32_SIO_USE_UART7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SIO_USE_UART7&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00391">391</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aa433d13b7f1d816edf66e3bcdaddc88f" name="aa433d13b7f1d816edf66e3bcdaddc88f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa433d13b7f1d816edf66e3bcdaddc88f">&#9670;&#160;</a></span>STM32_SIO_USE_UART8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SIO_USE_UART8&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00392">392</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a25ae1883bb7e0dd48fbf677fa777c041" name="a25ae1883bb7e0dd48fbf677fa777c041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25ae1883bb7e0dd48fbf677fa777c041">&#9670;&#160;</a></span>STM32_SIO_USE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SIO_USE_USART1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00385">385</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a5682aa4fa2c0d025643fda57fad873e7" name="a5682aa4fa2c0d025643fda57fad873e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5682aa4fa2c0d025643fda57fad873e7">&#9670;&#160;</a></span>STM32_SIO_USE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SIO_USE_USART2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00386">386</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="abdd581ffc8a8dffd504c107982a44c07" name="abdd581ffc8a8dffd504c107982a44c07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd581ffc8a8dffd504c107982a44c07">&#9670;&#160;</a></span>STM32_SIO_USE_USART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SIO_USE_USART3&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00387">387</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="af100db39d019d65e13c5d17225e53d89" name="af100db39d019d65e13c5d17225e53d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af100db39d019d65e13c5d17225e53d89">&#9670;&#160;</a></span>STM32_SIO_USE_USART6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SIO_USE_USART6&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00390">390</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="afda450bd11b4c1408739367b23c9f852" name="afda450bd11b4c1408739367b23c9f852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda450bd11b4c1408739367b23c9f852">&#9670;&#160;</a></span>STM32_SPI_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">spip</a></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">osalSysHalt</a>(&quot;DMA <a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">failure&quot;</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00434">434</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a22d3ce19419dc8bbc47f94c065f3271c" name="a22d3ce19419dc8bbc47f94c065f3271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d3ce19419dc8bbc47f94c065f3271c">&#9670;&#160;</a></span>STM32_SPI_SPI1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00424">424</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a0b3f4734d9855324ef89b57cb9858e49" name="a0b3f4734d9855324ef89b57cb9858e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f4734d9855324ef89b57cb9858e49">&#9670;&#160;</a></span>STM32_SPI_SPI1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00429">429</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a620b74e1fca03c6e11c054d137c56524" name="a620b74e1fca03c6e11c054d137c56524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a620b74e1fca03c6e11c054d137c56524">&#9670;&#160;</a></span>STM32_SPI_SPI1_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI1_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00414">414</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a9f72e7206a6300a9d86bccf73f85279a" name="a9f72e7206a6300a9d86bccf73f85279a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f72e7206a6300a9d86bccf73f85279a">&#9670;&#160;</a></span>STM32_SPI_SPI1_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI1_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00415">415</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a90bd623120d1e54038094fba54ba05c0" name="a90bd623120d1e54038094fba54ba05c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bd623120d1e54038094fba54ba05c0">&#9670;&#160;</a></span>STM32_SPI_SPI2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI2_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00425">425</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a47d90eaca23f3eea99d74d1bb3539541" name="a47d90eaca23f3eea99d74d1bb3539541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d90eaca23f3eea99d74d1bb3539541">&#9670;&#160;</a></span>STM32_SPI_SPI2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00430">430</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aa499e5a7c6352b58178e0651483d88ee" name="aa499e5a7c6352b58178e0651483d88ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa499e5a7c6352b58178e0651483d88ee">&#9670;&#160;</a></span>STM32_SPI_SPI2_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI2_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00416">416</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a9aefcd7246075d08426d5bc833e86b97" name="a9aefcd7246075d08426d5bc833e86b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aefcd7246075d08426d5bc833e86b97">&#9670;&#160;</a></span>STM32_SPI_SPI2_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI2_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00417">417</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a0330335b8223bb2fd7b30a8bf6748a25" name="a0330335b8223bb2fd7b30a8bf6748a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0330335b8223bb2fd7b30a8bf6748a25">&#9670;&#160;</a></span>STM32_SPI_SPI3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI3_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00426">426</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a311306228435a4ddb879e8f0d80e3c10" name="a311306228435a4ddb879e8f0d80e3c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311306228435a4ddb879e8f0d80e3c10">&#9670;&#160;</a></span>STM32_SPI_SPI3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI3_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00431">431</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="acb9e4ecbe8f121a049306536fa66542c" name="acb9e4ecbe8f121a049306536fa66542c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9e4ecbe8f121a049306536fa66542c">&#9670;&#160;</a></span>STM32_SPI_SPI3_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI3_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00418">418</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a4d7890ef7b4b607b90eb9eafae504f0d" name="a4d7890ef7b4b607b90eb9eafae504f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7890ef7b4b607b90eb9eafae504f0d">&#9670;&#160;</a></span>STM32_SPI_SPI3_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI3_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00419">419</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad78cc1c7409d2dbb6ebf63da1b2330cf" name="ad78cc1c7409d2dbb6ebf63da1b2330cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78cc1c7409d2dbb6ebf63da1b2330cf">&#9670;&#160;</a></span>STM32_SPI_SPI4_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI4_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00427">427</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2617c2198da4fd10839e0745b85e3905" name="a2617c2198da4fd10839e0745b85e3905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2617c2198da4fd10839e0745b85e3905">&#9670;&#160;</a></span>STM32_SPI_SPI4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI4_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00432">432</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a40edb7a64c15734c18ac7cbd31151b77" name="a40edb7a64c15734c18ac7cbd31151b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40edb7a64c15734c18ac7cbd31151b77">&#9670;&#160;</a></span>STM32_SPI_SPI4_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI4_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00420">420</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2720108beeba657b309f9537bb33cbdb" name="a2720108beeba657b309f9537bb33cbdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2720108beeba657b309f9537bb33cbdb">&#9670;&#160;</a></span>STM32_SPI_SPI4_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI4_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00421">421</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a0881a27411d4bee4fa3a15042cf22c13" name="a0881a27411d4bee4fa3a15042cf22c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0881a27411d4bee4fa3a15042cf22c13">&#9670;&#160;</a></span>STM32_SPI_SPI5_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI5_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00428">428</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad747ea34a7a17673701fedb4b441bf6c" name="ad747ea34a7a17673701fedb4b441bf6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad747ea34a7a17673701fedb4b441bf6c">&#9670;&#160;</a></span>STM32_SPI_SPI5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI5_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00433">433</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad6fda9b29002dd22717082e65542c940" name="ad6fda9b29002dd22717082e65542c940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6fda9b29002dd22717082e65542c940">&#9670;&#160;</a></span>STM32_SPI_SPI5_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI5_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00422">422</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="adfcd2fc6dcb56cd4ed66b2308d4b58e3" name="adfcd2fc6dcb56cd4ed66b2308d4b58e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfcd2fc6dcb56cd4ed66b2308d4b58e3">&#9670;&#160;</a></span>STM32_SPI_SPI5_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_SPI5_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00423">423</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="af105fbdfb7b9076472b373ed0c7b3fef" name="af105fbdfb7b9076472b373ed0c7b3fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af105fbdfb7b9076472b373ed0c7b3fef">&#9670;&#160;</a></span>STM32_SPI_USE_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_USE_SPI1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00398">398</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a626416dc22cf5f3deff2a8c7d8efa5b2" name="a626416dc22cf5f3deff2a8c7d8efa5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626416dc22cf5f3deff2a8c7d8efa5b2">&#9670;&#160;</a></span>STM32_SPI_USE_SPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_USE_SPI2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00403">403</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="afe588bf112fc8f8a22c767aa3d3bcbb7" name="afe588bf112fc8f8a22c767aa3d3bcbb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe588bf112fc8f8a22c767aa3d3bcbb7">&#9670;&#160;</a></span>STM32_SPI_USE_SPI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_USE_SPI3&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00410">410</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a14ecd24dab91af848b23f257e383999b" name="a14ecd24dab91af848b23f257e383999b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ecd24dab91af848b23f257e383999b">&#9670;&#160;</a></span>STM32_SPI_USE_SPI4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_USE_SPI4&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00412">412</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aaac58290bec7444ae54e9f0f74000a1e" name="aaac58290bec7444ae54e9f0f74000a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac58290bec7444ae54e9f0f74000a1e">&#9670;&#160;</a></span>STM32_SPI_USE_SPI5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SPI_USE_SPI5&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00413">413</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a41936b81e5fd08241408ac46193ae51a" name="a41936b81e5fd08241408ac46193ae51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41936b81e5fd08241408ac46193ae51a">&#9670;&#160;</a></span>STM32_SRAM2_NOCACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SRAM2_NOCACHE&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00112">112</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a0086a7a701003e795861e93bd2c7a7fd" name="a0086a7a701003e795861e93bd2c7a7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0086a7a701003e795861e93bd2c7a7fd">&#9670;&#160;</a></span>STM32_ST_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ST_IRQ_PRIORITY&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00439">439</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a607a901e51e89bc6f1a2a1051a3cf359" name="a607a901e51e89bc6f1a2a1051a3cf359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607a901e51e89bc6f1a2a1051a3cf359">&#9670;&#160;</a></span>STM32_ST_USE_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_ST_USE_TIMER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00440">440</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a29204b81c265dd6e124fbcf12a2c8d6f" name="a29204b81c265dd6e124fbcf12a2c8d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29204b81c265dd6e124fbcf12a2c8d6f">&#9670;&#160;</a></span>STM32_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_SW&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_SW_PLL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00061">61</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aa4d0e9ccef7e158022e3a468e0c5b2ad" name="aa4d0e9ccef7e158022e3a468e0c5b2ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4d0e9ccef7e158022e3a468e0c5b2ad">&#9670;&#160;</a></span>STM32_TIMPRE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_TIMPRE_ENABLE&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00080">80</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a951583ab7f5c36eb948ce640f4777b56" name="a951583ab7f5c36eb948ce640f4777b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951583ab7f5c36eb948ce640f4777b56">&#9670;&#160;</a></span>STM32_TRNG_USE_RNG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_TRNG_USE_RNG1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00445">445</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6c796c55e8372456e4079f57656ee22c" name="a6c796c55e8372456e4079f57656ee22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c796c55e8372456e4079f57656ee22c">&#9670;&#160;</a></span>STM32_UART4SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART4SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_UART4SEL_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00099">99</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a5dc72655b1e7f66b9e8e4b830724f935" name="a5dc72655b1e7f66b9e8e4b830724f935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc72655b1e7f66b9e8e4b830724f935">&#9670;&#160;</a></span>STM32_UART5SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART5SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_UART5SEL_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00100">100</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a58c9741fced167f2693ce50699d8e170" name="a58c9741fced167f2693ce50699d8e170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c9741fced167f2693ce50699d8e170">&#9670;&#160;</a></span>STM32_UART7SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART7SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_UART7SEL_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00102">102</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a624c2f45087a89671d281a4a6a97f0b5" name="a624c2f45087a89671d281a4a6a97f0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a624c2f45087a89671d281a4a6a97f0b5">&#9670;&#160;</a></span>STM32_UART8SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART8SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_UART8SEL_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00103">103</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a9a4cb321d74c57b544a1628faaae1569" name="a9a4cb321d74c57b544a1628faaae1569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4cb321d74c57b544a1628faaae1569">&#9670;&#160;</a></span>STM32_UART_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">uartp</a></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">osalSysHalt</a>(&quot;DMA <a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">failure&quot;</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00482">482</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a02086c51746a93818f7b50d8d184bdfc" name="a02086c51746a93818f7b50d8d184bdfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02086c51746a93818f7b50d8d184bdfc">&#9670;&#160;</a></span>STM32_UART_UART4_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART4_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00477">477</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="afb98861d06d9f4145f01c9d4d0fa09dd" name="afb98861d06d9f4145f01c9d4d0fa09dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb98861d06d9f4145f01c9d4d0fa09dd">&#9670;&#160;</a></span>STM32_UART_UART4_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART4_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00464">464</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ae4258a650515c19e5df92b5917399195" name="ae4258a650515c19e5df92b5917399195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4258a650515c19e5df92b5917399195">&#9670;&#160;</a></span>STM32_UART_UART4_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART4_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00465">465</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a1b30eda5a6f930b068db7bc108e0478d" name="a1b30eda5a6f930b068db7bc108e0478d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b30eda5a6f930b068db7bc108e0478d">&#9670;&#160;</a></span>STM32_UART_UART5_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART5_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00478">478</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a25122dae8d088e5f5a12926e43d78efb" name="a25122dae8d088e5f5a12926e43d78efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25122dae8d088e5f5a12926e43d78efb">&#9670;&#160;</a></span>STM32_UART_UART5_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART5_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00466">466</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a9b92c8345705d855f58f3cc0a3610175" name="a9b92c8345705d855f58f3cc0a3610175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b92c8345705d855f58f3cc0a3610175">&#9670;&#160;</a></span>STM32_UART_UART5_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART5_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00467">467</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a211c00f541d67a32c55d0f47f1297db5" name="a211c00f541d67a32c55d0f47f1297db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211c00f541d67a32c55d0f47f1297db5">&#9670;&#160;</a></span>STM32_UART_UART7_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART7_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00480">480</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="af5b90aa25bf3e77b9d01407df04bbddc" name="af5b90aa25bf3e77b9d01407df04bbddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b90aa25bf3e77b9d01407df04bbddc">&#9670;&#160;</a></span>STM32_UART_UART7_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART7_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00470">470</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a389d0701902663f45e60555f50065a06" name="a389d0701902663f45e60555f50065a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389d0701902663f45e60555f50065a06">&#9670;&#160;</a></span>STM32_UART_UART7_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART7_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00471">471</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ae56e2de32e00c7684a6996f14b2be348" name="ae56e2de32e00c7684a6996f14b2be348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae56e2de32e00c7684a6996f14b2be348">&#9670;&#160;</a></span>STM32_UART_UART8_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART8_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00481">481</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a40ad965ac5d33f13c74e45fb8bd970e6" name="a40ad965ac5d33f13c74e45fb8bd970e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40ad965ac5d33f13c74e45fb8bd970e6">&#9670;&#160;</a></span>STM32_UART_UART8_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART8_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00472">472</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ab1d2f69ae62ae312a9014125f2734000" name="ab1d2f69ae62ae312a9014125f2734000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d2f69ae62ae312a9014125f2734000">&#9670;&#160;</a></span>STM32_UART_UART8_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_UART8_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00473">473</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a8307c6c43bf456405efe19e5908d5a25" name="a8307c6c43bf456405efe19e5908d5a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8307c6c43bf456405efe19e5908d5a25">&#9670;&#160;</a></span>STM32_UART_USART1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART1_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00474">474</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a969b79cb637b8b69cec9257705d74484" name="a969b79cb637b8b69cec9257705d74484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969b79cb637b8b69cec9257705d74484">&#9670;&#160;</a></span>STM32_UART_USART1_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART1_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00458">458</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a02c568ae2c758034cdf478f81b447af3" name="a02c568ae2c758034cdf478f81b447af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c568ae2c758034cdf478f81b447af3">&#9670;&#160;</a></span>STM32_UART_USART1_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART1_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00459">459</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a02ab064f32c429288dce0b15b2e443a1" name="a02ab064f32c429288dce0b15b2e443a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ab064f32c429288dce0b15b2e443a1">&#9670;&#160;</a></span>STM32_UART_USART2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART2_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00475">475</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="af80e6c340ebc738f24275329c32db853" name="af80e6c340ebc738f24275329c32db853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af80e6c340ebc738f24275329c32db853">&#9670;&#160;</a></span>STM32_UART_USART2_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART2_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00460">460</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aacb71b8fee4d07ab0317ac8cc6ee9856" name="aacb71b8fee4d07ab0317ac8cc6ee9856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb71b8fee4d07ab0317ac8cc6ee9856">&#9670;&#160;</a></span>STM32_UART_USART2_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART2_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00461">461</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a4f49346cf0c36ac85466517ceff6299b" name="a4f49346cf0c36ac85466517ceff6299b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f49346cf0c36ac85466517ceff6299b">&#9670;&#160;</a></span>STM32_UART_USART3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART3_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00476">476</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad5644ee22605eb7f136b390dba9f9725" name="ad5644ee22605eb7f136b390dba9f9725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5644ee22605eb7f136b390dba9f9725">&#9670;&#160;</a></span>STM32_UART_USART3_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART3_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00462">462</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a5339fe32096faad20bbcf31d2d5b45d1" name="a5339fe32096faad20bbcf31d2d5b45d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5339fe32096faad20bbcf31d2d5b45d1">&#9670;&#160;</a></span>STM32_UART_USART3_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART3_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00463">463</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a7e58662e757ecd7f20e8135c82393312" name="a7e58662e757ecd7f20e8135c82393312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e58662e757ecd7f20e8135c82393312">&#9670;&#160;</a></span>STM32_UART_USART6_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART6_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00479">479</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a0cf68b359bf671f56cd200677a8496a5" name="a0cf68b359bf671f56cd200677a8496a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf68b359bf671f56cd200677a8496a5">&#9670;&#160;</a></span>STM32_UART_USART6_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART6_RX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00468">468</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ae32ac88b3b64552f9ecec5a038dfc544" name="ae32ac88b3b64552f9ecec5a038dfc544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32ac88b3b64552f9ecec5a038dfc544">&#9670;&#160;</a></span>STM32_UART_USART6_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USART6_TX_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00469">469</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2bf6f75268559ffdb5d7f9b53a319267" name="a2bf6f75268559ffdb5d7f9b53a319267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf6f75268559ffdb5d7f9b53a319267">&#9670;&#160;</a></span>STM32_UART_USE_UART4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USE_UART4&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00453">453</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a51645272d956b6e1ec578bdcd88c88b0" name="a51645272d956b6e1ec578bdcd88c88b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51645272d956b6e1ec578bdcd88c88b0">&#9670;&#160;</a></span>STM32_UART_USE_UART5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USE_UART5&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00454">454</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ab99e09e5d7cf617d243ad4e19bacf778" name="ab99e09e5d7cf617d243ad4e19bacf778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab99e09e5d7cf617d243ad4e19bacf778">&#9670;&#160;</a></span>STM32_UART_USE_UART7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USE_UART7&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00456">456</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a2669d1e2fc1b5dfeb3625ab795c3b07b" name="a2669d1e2fc1b5dfeb3625ab795c3b07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2669d1e2fc1b5dfeb3625ab795c3b07b">&#9670;&#160;</a></span>STM32_UART_USE_UART8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USE_UART8&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00457">457</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a7b366b1eb660467c7ef9667705ad8308" name="a7b366b1eb660467c7ef9667705ad8308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b366b1eb660467c7ef9667705ad8308">&#9670;&#160;</a></span>STM32_UART_USE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USE_USART1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00450">450</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad9f8b9dcf8dd01e163b8d47c56cee1aa" name="ad9f8b9dcf8dd01e163b8d47c56cee1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f8b9dcf8dd01e163b8d47c56cee1aa">&#9670;&#160;</a></span>STM32_UART_USE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USE_USART2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00451">451</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a42b1761cd3b7e70eb3c5c90d9b92f52c" name="a42b1761cd3b7e70eb3c5c90d9b92f52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b1761cd3b7e70eb3c5c90d9b92f52c">&#9670;&#160;</a></span>STM32_UART_USE_USART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USE_USART3&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00452">452</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a6f5d3dfc7539503f8639d4be5b81928d" name="a6f5d3dfc7539503f8639d4be5b81928d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5d3dfc7539503f8639d4be5b81928d">&#9670;&#160;</a></span>STM32_UART_USE_USART6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_UART_USE_USART6&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00455">455</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a88ed161000188baad76db684cf751f17" name="a88ed161000188baad76db684cf751f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88ed161000188baad76db684cf751f17">&#9670;&#160;</a></span>STM32_USART1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_USART1SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_USART1SEL_PCLK2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00096">96</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ac61edaa8b7ad1604d18591de6c66a744" name="ac61edaa8b7ad1604d18591de6c66a744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac61edaa8b7ad1604d18591de6c66a744">&#9670;&#160;</a></span>STM32_USART2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_USART2SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_USART2SEL_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00097">97</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a42b7db6a710541cd0e38fca6537b1546" name="a42b7db6a710541cd0e38fca6537b1546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b7db6a710541cd0e38fca6537b1546">&#9670;&#160;</a></span>STM32_USART3SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_USART3SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_USART3SEL_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00098">98</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ac264f36c9e98409724821a0c7d93151d" name="ac264f36c9e98409724821a0c7d93151d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac264f36c9e98409724821a0c7d93151d">&#9670;&#160;</a></span>STM32_USART6SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_USART6SEL&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_USART6SEL_PCLK2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00101">101</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="aa6f3292830116ce88ed2268f15f45448" name="aa6f3292830116ce88ed2268f15f45448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f3292830116ce88ed2268f15f45448">&#9670;&#160;</a></span>STM32_USB_OTG1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_USB_OTG1_IRQ_PRIORITY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00489">489</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a3bef70abed53b8df90c5edb807077e37" name="a3bef70abed53b8df90c5edb807077e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bef70abed53b8df90c5edb807077e37">&#9670;&#160;</a></span>STM32_USB_OTG1_RX_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_USB_OTG1_RX_FIFO_SIZE&#160;&#160;&#160;512</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00491">491</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a4026ae95617bb7ee1cbc32248e97e263" name="a4026ae95617bb7ee1cbc32248e97e263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4026ae95617bb7ee1cbc32248e97e263">&#9670;&#160;</a></span>STM32_USB_OTG2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_USB_OTG2_IRQ_PRIORITY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00490">490</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a7c6ca71505c504cbd011d772af8cf665" name="a7c6ca71505c504cbd011d772af8cf665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c6ca71505c504cbd011d772af8cf665">&#9670;&#160;</a></span>STM32_USB_OTG2_RX_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_USB_OTG2_RX_FIFO_SIZE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00492">492</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ac7d6b8123d2eacf524927fc68f70baa1" name="ac7d6b8123d2eacf524927fc68f70baa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d6b8123d2eacf524927fc68f70baa1">&#9670;&#160;</a></span>STM32_USB_USE_OTG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_USB_USE_OTG1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00487">487</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a56a0c40fe1260ca2265cc01d42668ca7" name="a56a0c40fe1260ca2265cc01d42668ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a0c40fe1260ca2265cc01d42668ca7">&#9670;&#160;</a></span>STM32_USB_USE_OTG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_USB_USE_OTG2&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00488">488</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a3d89a31bf8ff315d8c13102cea1284ac" name="a3d89a31bf8ff315d8c13102cea1284ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d89a31bf8ff315d8c13102cea1284ac">&#9670;&#160;</a></span>STM32_WDG_USE_IWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_WDG_USE_IWDG&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00497">497</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a3d24177a105e239758744d8d620be62f" name="a3d24177a105e239758744d8d620be62f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d24177a105e239758744d8d620be62f">&#9670;&#160;</a></span>STM32_WSPI_QUADSPI1_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_WSPI_QUADSPI1_DMA_STREAM&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">STM32_DMA_STREAM_ID</a>(2, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00503">503</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="afc0d8281959c0da081d7df2d9df16701" name="afc0d8281959c0da081d7df2d9df16701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0d8281959c0da081d7df2d9df16701">&#9670;&#160;</a></span>STM32_WSPI_USE_QUADSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32_WSPI_USE_QUADSPI1&#160;&#160;&#160;<a class="el" href="std_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00502">502</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a23231ac10c4ceeb7c91b581665807226" name="a23231ac10c4ceeb7c91b581665807226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23231ac10c4ceeb7c91b581665807226">&#9670;&#160;</a></span>STM32F722_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32F722_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00035">35</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a326c88bb3a7bd989b03289255c364a89" name="a326c88bb3a7bd989b03289255c364a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326c88bb3a7bd989b03289255c364a89">&#9670;&#160;</a></span>STM32F723_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32F723_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00037">37</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ac7b2f952186b1db7fb4353562c88e29f" name="ac7b2f952186b1db7fb4353562c88e29f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7b2f952186b1db7fb4353562c88e29f">&#9670;&#160;</a></span>STM32F732_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32F732_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00036">36</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="ad7ea36adb7dca314cb739ac94e9d74f6" name="ad7ea36adb7dca314cb739ac94e9d74f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ea36adb7dca314cb739ac94e9d74f6">&#9670;&#160;</a></span>STM32F733_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32F733_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00038">38</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
<a id="a06ca1a72f6a4d636477b4bcfba7ca07e" name="a06ca1a72f6a4d636477b4bcfba7ca07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ca1a72f6a4d636477b4bcfba7ca07e">&#9670;&#160;</a></span>STM32F7xx_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> STM32F7xx_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html#l00034">34</a> of file <a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h_source.html">mcuconf_board.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_5e9153041680afc3c016fd52fa730b56.html">airborne</a></li><li class="navelem"><a class="el" href="dir_e030268cd18297cf6282390f76bfcf7f.html">boards</a></li><li class="navelem"><a class="el" href="dir_85488a37e249fd3ab2634e5ad45a7ace.html">tmotor</a></li><li class="navelem"><a class="el" href="dir_deeddb1018dcb2d9cd1e34447a41cde8.html">aiof7</a></li><li class="navelem"><a class="el" href="dir_d6d69fa185caa8f1840ca02347c4f61b.html">v1</a></li><li class="navelem"><a class="el" href="tmotor_2aiof7_2v1_2mcuconf__board_8h.html">mcuconf_board.h</a></li>
    <li class="footer">Generated on Thu Jul 3 2025 20:50:36 for Paparazzi UAS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
