<?xml version="1.0" encoding="UTF-8"?>
<module id="CACHE" HW_revision="" XML_version="1" description="Cache - L1P, L1D, and L2">
     <register id="L2CFG" acronym="L2CFG" offset="0x0" width="32" description="L2 Cache Configuration Register">
<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_MM" width="4" begin="27" end="24" resetval="0" description="Number of Mega Modules on Chim" range="" rwaccess="R"></bitfield>
<bitfield id="Reserved" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="MMID" width="4" begin="19" end="16" resetval="0" description="Mega Module ID value" range="" rwaccess="R"></bitfield>
<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="IP" width="1" begin="9" end="9" resetval="0" description="Global L1P Invalidate - Should use L1PINV instead" range="" rwaccess="W"></bitfield>
<bitfield id="ID" width="1" begin="8" end="8" resetval="0" description="Global L1D Invalidate - Should use L1DINV instead" range="" rwaccess="W"></bitfield>
<bitfield id="Reserved" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="L2CC" width="1" begin="3" end="3" resetval="0" description="L2 Cache Controller - Controls the Freeze Mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="L2 Cache Normal Operation " />
<bitenum id="FREEZE" value="1" token="FREEZE" description="L2 Cache is frozen" />
</bitfield>
<bitfield id="MODE" width="3" begin="2" end="0" resetval="0" description="L2 Mode Register" range="" rwaccess="RW">
<bitenum id="OFF" value="0" token="OFF" description="L2 Cache turned off" />
<bitenum id="0K" value="0" token="0K" description="L2 Cache turned off" />
<bitenum id="32K" value="1" token="32K" description="L2 Cache Size 32K" />
<bitenum id="64K" value="2" token="64K" description="L2 Cache Size 64K" />
<bitenum id="128K" value="3" token="128K" description="L2 Cache Size 128K" />
<bitenum id="256K" value="4" token="256K" description="L2 Cache Size 256K" />
</bitfield>
</register>
     <register id="L2WBAR" acronym="L2WBAR" offset="0x4000" width="32" description="L2 Writeback Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Writeback Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2WWC" acronym="L2WWC" offset="0x4004" width="32" description="L2 Writeback Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2WIBAR" acronym="L2WIBAR" offset="0x4010" width="32" description="L2 Writeback &amp; Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Writeback &amp; Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2WIWC" acronym="L2WIWC" offset="0x4014" width="32" description="L2 Writeback &amp; Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback &amp; Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2IBAR" acronym="L2IBAR" offset="0x4018" width="32" description="L2 Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2IWC" acronym="L2IWC" offset="0x401C" width="32" description="L2 Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2WB" acronym="L2WB" offset="0x5000" width="32" description="L2 Global Writeback Register - Write 1 to generate global write back - it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback Register - Issue Writeback and Read Status of Writeback" range="" rwaccess="RW">
<bitenum id="WB" value="1" token="WB" description="Issue Writeback" />
<bitenum id="DONE" value="0" token="DONE" description="Writeback Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Issue Writeback" />
</bitfield>
</register>
     <register id="L2WBINV" acronym="L2WBINV" offset="0x5004" width="32" description="L2 Global Writeback &amp; Invalidate Register - Write 1 to generate global WB &amp; INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback &amp; Invalidate Command and Status field - Issue WB &amp; INV and Read Status of WB &amp; INV" range="" rwaccess="RW">
<bitenum id="WBINV" value="1" token="WBINV" description="Issue WB&amp;INV" />
<bitenum id="DONE" value="0" token="DONE" description="WB &amp; INV Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="WB &amp; INV Command Not Complete or startup condition" />
</bitfield>
</register>
     <register id="L2INV" acronym="L2INV" offset="0x5008" width="32" description="L2 Global Invalidate Register - Write 1 to generate global INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
<bitenum id="DONE" value="0" token="DONE" description="INV Command Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Invalidate Command Not Complete or startup condition" />
</bitfield>
</register>
     <register id="L1PCFG" acronym="L1PCFG" offset="0x20" width="32" description="L1P Configuration Register">
<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="MODE" width="3" begin="2" end="0" resetval="0" description="L1P Mode" range="" rwaccess="RW">
<bitenum id="OFF" value="0" token="OFF" description="L1P Cache turned off" />
<bitenum id="0K" value="0" token="0K" description="L1P Cache turned off" />
<bitenum id="4K" value="1" token="4K" description="L1P Cache Size 4K" />
<bitenum id="16K" value="3" token="16K" description="L1P Cache Size 16K" />
<bitenum id="32K" value="4" token="32K" description="L2 Cache Size 32K" />
</bitfield>
</register>
     <register id="L1PCC" acronym="L1PCC" offset="0x24" width="32" description="L1P Cache Control Register">
<bitfield id="Reserved" width="15" begin="31" end="17" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="POPER" width="1" begin="16" end="16" resetval="0" description="Previous Cache Operation Command - Normal / Freeze / Future Types" range="0-1" rwaccess="R">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Frozen/Freeze" />
</bitfield>
<bitfield id="Reserved" width="15" begin="15" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="OPER" width="1" begin="0" end="0" resetval="0" description="Cache Operation - Normal / Freeze / Future Types" range="0-1" rwaccess="RW">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Frozen/Freeze" />
</bitfield>
</register>
     <register id="L1PIBAR" acronym="L1PIBAR" offset="0x4020" width="32" description="L1P Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1P Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1PIWC" acronym="L1PIWC" offset="0x4024" width="32" description="L1P Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1P Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1PINV" acronym="L1PINV" offset="0x5028" width="32" description="L1P Global Invalidate Register - Write 1 to generate global INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
<bitenum id="DONE" value="0" token="DONE" description="INV Command Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Invalidate Command Not Complete or startup condition" />
</bitfield>
</register>
     <register id="L1DCFG" acronym="L1DCFG" offset="0x40" width="32" description="L1D Configuration Register">
<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="MODE" width="3" begin="2" end="0" resetval="0" description="L1D Mode" range="" rwaccess="RW">
<bitenum id="OFF" value="0" token="OFF" description="L1D Cache turned off" />
<bitenum id="0K" value="0" token="0K" description="L1D Cache turned off" />
<bitenum id="4K" value="1" token="4K" description="L1D Cache Size 4K" />
<bitenum id="8K" value="2" token="8K" description="L1D Cache Size 8K" />
<bitenum id="16K" value="3" token="16K" description="L1D Cache Size 16K" />
<bitenum id="32K" value="4" token="32K" description="L1D Cache Size 32K" />
</bitfield>
</register>
     <register id="L1DCC" acronym="L1DCC" offset="0x44" width="32" description="L1D Cache Control Register">
<bitfield id="Reserved" width="15" begin="31" end="17" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="POPER" width="1" begin="16" end="16" resetval="0" description="Previous Cache Operation Command - Normal / Freeze / Future Types" range="0-1" rwaccess="R">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Freeze Operation" />
</bitfield>
<bitfield id="Reserved" width="15" begin="15" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="OPER" width="1" begin="0" end="0" resetval="0" description="Cache Operation - Normal / Freeze / Future Types" range="0-1" rwaccess="RW">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Freeze Operation" />
</bitfield>
</register>
     <register id="L1DWIBAR" acronym="L1DWIBAR" offset="0x4030" width="32" description="L1D Writeback &amp; Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Writeback &amp; Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWIWC" acronym="L1DWIWC" offset="0x4034" width="32" description="L1D Writeback &amp; Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback &amp; Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWBAR" acronym="L1DWBAR" offset="0x4040" width="32" description="L1D  Writeback Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Writeback Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWWC" acronym="L1DWWC" offset="0x4044" width="32" description="L1D Writeback Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1D Writeback Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DIBAR" acronym="L1DIBAR" offset="0x4048" width="32" description="L1D Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DIWC" acronym="L1DIWC" offset="0x404C" width="32" description="L1D Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1D Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWB" acronym="L1DWB" offset="0x5040" width="32" description="L1D Global Writeback Register - Write 1 to generate global write back - it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback Register - Issue Writeback and Read Status of Writeback" range="" rwaccess="RW">
<bitenum id="WB" value="1" token="WB" description="Issue Writeback" />
<bitenum id="DONE" value="0" token="DONE" description="Writeback Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Issue Writeback" />
</bitfield>
</register>
     <register id="L1DWBINV" acronym="L1DWBINV" offset="0x5044" width="32" description="L1D Global Writeback &amp; Invalidate Register - Write 1 to generate global WB &amp; INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback &amp; Invalidate Command and Status field - Issue WB &amp; INV and Read Status of WB &amp; INV" range="" rwaccess="RW">
<bitenum id="WBINV" value="1" token="WBINV" description="Issue WB&amp;INV" />
<bitenum id="DONE" value="0" token="DONE" description="WB &amp; INV Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Issue WB &amp; INV" />
</bitfield>
</register>
     <register id="L1DINV" acronym="L1DINV" offset="0x5048" width="32" description="L1D Global Invalidate Register - Write 1 to generate global INV - it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
<bitenum id="DONE" value="0" token="DONE" description="INV Command Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Invalidate Command Not Complete or startup condition" />
</bitfield>
</register>
     <register id="MAR_0" acronym="MAR_0" offset="32768" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_1" acronym="MAR_1" offset="32772" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_2" acronym="MAR_2" offset="32776" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_3" acronym="MAR_3" offset="32780" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_4" acronym="MAR_4" offset="32784" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_5" acronym="MAR_5" offset="32788" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_6" acronym="MAR_6" offset="32792" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_7" acronym="MAR_7" offset="32796" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_8" acronym="MAR_8" offset="32800" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_9" acronym="MAR_9" offset="32804" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_10" acronym="MAR_10" offset="32808" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_11" acronym="MAR_11" offset="32812" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_12" acronym="MAR_12" offset="32816" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_13" acronym="MAR_13" offset="32820" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_14" acronym="MAR_14" offset="32824" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_15" acronym="MAR_15" offset="32828" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_16" acronym="MAR_16" offset="32832" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_17" acronym="MAR_17" offset="32836" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_18" acronym="MAR_18" offset="32840" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_19" acronym="MAR_19" offset="32844" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_20" acronym="MAR_20" offset="32848" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_21" acronym="MAR_21" offset="32852" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_22" acronym="MAR_22" offset="32856" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_23" acronym="MAR_23" offset="32860" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_24" acronym="MAR_24" offset="32864" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_25" acronym="MAR_25" offset="32868" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_26" acronym="MAR_26" offset="32872" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_27" acronym="MAR_27" offset="32876" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_28" acronym="MAR_28" offset="32880" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_29" acronym="MAR_29" offset="32884" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_30" acronym="MAR_30" offset="32888" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_31" acronym="MAR_31" offset="32892" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_32" acronym="MAR_32" offset="32896" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_33" acronym="MAR_33" offset="32900" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_34" acronym="MAR_34" offset="32904" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_35" acronym="MAR_35" offset="32908" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_36" acronym="MAR_36" offset="32912" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_37" acronym="MAR_37" offset="32916" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_38" acronym="MAR_38" offset="32920" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_39" acronym="MAR_39" offset="32924" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_40" acronym="MAR_40" offset="32928" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_41" acronym="MAR_41" offset="32932" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_42" acronym="MAR_42" offset="32936" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_43" acronym="MAR_43" offset="32940" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_44" acronym="MAR_44" offset="32944" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_45" acronym="MAR_45" offset="32948" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_46" acronym="MAR_46" offset="32952" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_47" acronym="MAR_47" offset="32956" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_48" acronym="MAR_48" offset="32960" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_49" acronym="MAR_49" offset="32964" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_50" acronym="MAR_50" offset="32968" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_51" acronym="MAR_51" offset="32972" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_52" acronym="MAR_52" offset="32976" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_53" acronym="MAR_53" offset="32980" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_54" acronym="MAR_54" offset="32984" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_55" acronym="MAR_55" offset="32988" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_56" acronym="MAR_56" offset="32992" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_57" acronym="MAR_57" offset="32996" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_58" acronym="MAR_58" offset="33000" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_59" acronym="MAR_59" offset="33004" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_60" acronym="MAR_60" offset="33008" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_61" acronym="MAR_61" offset="33012" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_62" acronym="MAR_62" offset="33016" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_63" acronym="MAR_63" offset="33020" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_64" acronym="MAR_64" offset="33024" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_65" acronym="MAR_65" offset="33028" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_66" acronym="MAR_66" offset="33032" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_67" acronym="MAR_67" offset="33036" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_68" acronym="MAR_68" offset="33040" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_69" acronym="MAR_69" offset="33044" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_70" acronym="MAR_70" offset="33048" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_71" acronym="MAR_71" offset="33052" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_72" acronym="MAR_72" offset="33056" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_73" acronym="MAR_73" offset="33060" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_74" acronym="MAR_74" offset="33064" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_75" acronym="MAR_75" offset="33068" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_76" acronym="MAR_76" offset="33072" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_77" acronym="MAR_77" offset="33076" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_78" acronym="MAR_78" offset="33080" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_79" acronym="MAR_79" offset="33084" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_80" acronym="MAR_80" offset="33088" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_81" acronym="MAR_81" offset="33092" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_82" acronym="MAR_82" offset="33096" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_83" acronym="MAR_83" offset="33100" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_84" acronym="MAR_84" offset="33104" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_85" acronym="MAR_85" offset="33108" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_86" acronym="MAR_86" offset="33112" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_87" acronym="MAR_87" offset="33116" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_88" acronym="MAR_88" offset="33120" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_89" acronym="MAR_89" offset="33124" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_90" acronym="MAR_90" offset="33128" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_91" acronym="MAR_91" offset="33132" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_92" acronym="MAR_92" offset="33136" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_93" acronym="MAR_93" offset="33140" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_94" acronym="MAR_94" offset="33144" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_95" acronym="MAR_95" offset="33148" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_96" acronym="MAR_96" offset="33152" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_97" acronym="MAR_97" offset="33156" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_98" acronym="MAR_98" offset="33160" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_99" acronym="MAR_99" offset="33164" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_100" acronym="MAR_100" offset="33168" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_101" acronym="MAR_101" offset="33172" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_102" acronym="MAR_102" offset="33176" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_103" acronym="MAR_103" offset="33180" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_104" acronym="MAR_104" offset="33184" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_105" acronym="MAR_105" offset="33188" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_106" acronym="MAR_106" offset="33192" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_107" acronym="MAR_107" offset="33196" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_108" acronym="MAR_108" offset="33200" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_109" acronym="MAR_109" offset="33204" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_110" acronym="MAR_110" offset="33208" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_111" acronym="MAR_111" offset="33212" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_112" acronym="MAR_112" offset="33216" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_113" acronym="MAR_113" offset="33220" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_114" acronym="MAR_114" offset="33224" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_115" acronym="MAR_115" offset="33228" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_116" acronym="MAR_116" offset="33232" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_117" acronym="MAR_117" offset="33236" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_118" acronym="MAR_118" offset="33240" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_119" acronym="MAR_119" offset="33244" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_120" acronym="MAR_120" offset="33248" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_121" acronym="MAR_121" offset="33252" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_122" acronym="MAR_122" offset="33256" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_123" acronym="MAR_123" offset="33260" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_124" acronym="MAR_124" offset="33264" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_125" acronym="MAR_125" offset="33268" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_126" acronym="MAR_126" offset="33272" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_127" acronym="MAR_127" offset="33276" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_128" acronym="MAR_128" offset="33280" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_129" acronym="MAR_129" offset="33284" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_130" acronym="MAR_130" offset="33288" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_131" acronym="MAR_131" offset="33292" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_132" acronym="MAR_132" offset="33296" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_133" acronym="MAR_133" offset="33300" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_134" acronym="MAR_134" offset="33304" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_135" acronym="MAR_135" offset="33308" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_136" acronym="MAR_136" offset="33312" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_137" acronym="MAR_137" offset="33316" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_138" acronym="MAR_138" offset="33320" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_139" acronym="MAR_139" offset="33324" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_140" acronym="MAR_140" offset="33328" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_141" acronym="MAR_141" offset="33332" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_142" acronym="MAR_142" offset="33336" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_143" acronym="MAR_143" offset="33340" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_144" acronym="MAR_144" offset="33344" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_145" acronym="MAR_145" offset="33348" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_146" acronym="MAR_146" offset="33352" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_147" acronym="MAR_147" offset="33356" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_148" acronym="MAR_148" offset="33360" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_149" acronym="MAR_149" offset="33364" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_150" acronym="MAR_150" offset="33368" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_151" acronym="MAR_151" offset="33372" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_152" acronym="MAR_152" offset="33376" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_153" acronym="MAR_153" offset="33380" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_154" acronym="MAR_154" offset="33384" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_155" acronym="MAR_155" offset="33388" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_156" acronym="MAR_156" offset="33392" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_157" acronym="MAR_157" offset="33396" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_158" acronym="MAR_158" offset="33400" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_159" acronym="MAR_159" offset="33404" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_160" acronym="MAR_160" offset="33408" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_161" acronym="MAR_161" offset="33412" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_162" acronym="MAR_162" offset="33416" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_163" acronym="MAR_163" offset="33420" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_164" acronym="MAR_164" offset="33424" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_165" acronym="MAR_165" offset="33428" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_166" acronym="MAR_166" offset="33432" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_167" acronym="MAR_167" offset="33436" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_168" acronym="MAR_168" offset="33440" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_169" acronym="MAR_169" offset="33444" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_170" acronym="MAR_170" offset="33448" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_171" acronym="MAR_171" offset="33452" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_172" acronym="MAR_172" offset="33456" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_173" acronym="MAR_173" offset="33460" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_174" acronym="MAR_174" offset="33464" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_175" acronym="MAR_175" offset="33468" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_176" acronym="MAR_176" offset="33472" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_177" acronym="MAR_177" offset="33476" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_178" acronym="MAR_178" offset="33480" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_179" acronym="MAR_179" offset="33484" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_180" acronym="MAR_180" offset="33488" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_181" acronym="MAR_181" offset="33492" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_182" acronym="MAR_182" offset="33496" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_183" acronym="MAR_183" offset="33500" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_184" acronym="MAR_184" offset="33504" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_185" acronym="MAR_185" offset="33508" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_186" acronym="MAR_186" offset="33512" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_187" acronym="MAR_187" offset="33516" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_188" acronym="MAR_188" offset="33520" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_189" acronym="MAR_189" offset="33524" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_190" acronym="MAR_190" offset="33528" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_191" acronym="MAR_191" offset="33532" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_192" acronym="MAR_192" offset="33536" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_193" acronym="MAR_193" offset="33540" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_194" acronym="MAR_194" offset="33544" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_195" acronym="MAR_195" offset="33548" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_196" acronym="MAR_196" offset="33552" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_197" acronym="MAR_197" offset="33556" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_198" acronym="MAR_198" offset="33560" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_199" acronym="MAR_199" offset="33564" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_200" acronym="MAR_200" offset="33568" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_201" acronym="MAR_201" offset="33572" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_202" acronym="MAR_202" offset="33576" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_203" acronym="MAR_203" offset="33580" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_204" acronym="MAR_204" offset="33584" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_205" acronym="MAR_205" offset="33588" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_206" acronym="MAR_206" offset="33592" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_207" acronym="MAR_207" offset="33596" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_208" acronym="MAR_208" offset="33600" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_209" acronym="MAR_209" offset="33604" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_210" acronym="MAR_210" offset="33608" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_211" acronym="MAR_211" offset="33612" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_212" acronym="MAR_212" offset="33616" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_213" acronym="MAR_213" offset="33620" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_214" acronym="MAR_214" offset="33624" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_215" acronym="MAR_215" offset="33628" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_216" acronym="MAR_216" offset="33632" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_217" acronym="MAR_217" offset="33636" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_218" acronym="MAR_218" offset="33640" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_219" acronym="MAR_219" offset="33644" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_220" acronym="MAR_220" offset="33648" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_221" acronym="MAR_221" offset="33652" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_222" acronym="MAR_222" offset="33656" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_223" acronym="MAR_223" offset="33660" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_224" acronym="MAR_224" offset="33664" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_225" acronym="MAR_225" offset="33668" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_226" acronym="MAR_226" offset="33672" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_227" acronym="MAR_227" offset="33676" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_228" acronym="MAR_228" offset="33680" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_229" acronym="MAR_229" offset="33684" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_230" acronym="MAR_230" offset="33688" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_231" acronym="MAR_231" offset="33692" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_232" acronym="MAR_232" offset="33696" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_233" acronym="MAR_233" offset="33700" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_234" acronym="MAR_234" offset="33704" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_235" acronym="MAR_235" offset="33708" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_236" acronym="MAR_236" offset="33712" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_237" acronym="MAR_237" offset="33716" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_238" acronym="MAR_238" offset="33720" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_239" acronym="MAR_239" offset="33724" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_240" acronym="MAR_240" offset="33728" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_241" acronym="MAR_241" offset="33732" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_242" acronym="MAR_242" offset="33736" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_243" acronym="MAR_243" offset="33740" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_244" acronym="MAR_244" offset="33744" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_245" acronym="MAR_245" offset="33748" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_246" acronym="MAR_246" offset="33752" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_247" acronym="MAR_247" offset="33756" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_248" acronym="MAR_248" offset="33760" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_249" acronym="MAR_249" offset="33764" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_250" acronym="MAR_250" offset="33768" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_251" acronym="MAR_251" offset="33772" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_252" acronym="MAR_252" offset="33776" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_253" acronym="MAR_253" offset="33780" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_254" acronym="MAR_254" offset="33784" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR_255" acronym="MAR_255" offset="33788" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
</module>
