Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 28 23:10:15 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : memset
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.077ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.200%)  route 0.122ns (48.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y100         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[0]/Q
    SLICE_X1Y96          net (fo=11, unset)           0.122     2.148    cur_state[0]
    SLICE_X1Y96          LUT6 (Prop_lut6_I2_O)        0.028     2.176    finish_i_1/O
    SLICE_X1Y96          net (fo=1, routed)           0.000     2.176    n_2_finish_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y96          net (fo=87, unset)           0.966     2.463    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.193    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.060     2.253    finish_reg
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            exitcond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.996%)  route 0.123ns (49.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y100         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[0]/Q
    SLICE_X1Y96          net (fo=11, unset)           0.123     2.149    cur_state[0]
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.028     2.177    exitcond_i_1/O
    SLICE_X1Y96          net (fo=1, routed)           0.000     2.177    n_2_exitcond_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y96          net (fo=87, unset)           0.966     2.463    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.193    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.060     2.253    exitcond_reg
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            var2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.120%)  route 0.138ns (51.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y104         net (fo=87, unset)           0.670     1.925    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.100     2.025    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y96          net (fo=11, unset)           0.138     2.163    cur_state[1]
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.028     2.191    var2_i_1/O
    SLICE_X1Y96          net (fo=1, routed)           0.000     2.191    n_2_var2_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y96          net (fo=87, unset)           0.966     2.463    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.193    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.061     2.254    var2_reg
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.230%)  route 0.155ns (54.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X1Y98          net (fo=32, unset)           0.064     2.209    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.230%)  route 0.155ns (54.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X1Y98          net (fo=32, unset)           0.064     2.209    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.230%)  route 0.155ns (54.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X1Y98          net (fo=32, unset)           0.064     2.209    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.230%)  route 0.155ns (54.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X1Y98          net (fo=32, unset)           0.064     2.209    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.230%)  route 0.155ns (54.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y98          net (fo=32, unset)           0.064     2.209    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y98          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y98          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.230%)  route 0.155ns (54.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y98          net (fo=32, unset)           0.064     2.209    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y98          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y98          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.230%)  route 0.155ns (54.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y98          net (fo=32, unset)           0.064     2.209    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y98          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y98          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.230%)  route 0.155ns (54.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y98          net (fo=32, unset)           0.064     2.209    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y98          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y98          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.444%)  route 0.160ns (55.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y99          net (fo=32, unset)           0.069     2.214    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y99          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y99          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.444%)  route 0.160ns (55.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y99          net (fo=32, unset)           0.069     2.214    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y99          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y99          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.444%)  route 0.160ns (55.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y99          net (fo=32, unset)           0.069     2.214    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y99          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y99          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.444%)  route 0.160ns (55.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y99          net (fo=32, unset)           0.069     2.214    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y99          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y99          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 var2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.388%)  route 0.099ns (43.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y96          net (fo=87, unset)           0.722     1.977    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.100     2.077    var2_reg/Q
    SLICE_X0Y100         net (fo=2, unset)            0.099     2.176    n_2_var2_reg
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.028     2.204    FSM_sequential_cur_state[0]_i_1/O
    SLICE_X0Y100         net (fo=1, routed)           0.000     2.204    n_2_FSM_sequential_cur_state[0]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y100         net (fo=87, unset)           0.895     2.392    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.122    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.060     2.182    FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.290%)  route 0.182ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X1Y97          net (fo=32, unset)           0.091     2.236    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y97          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X1Y97          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.290%)  route 0.182ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X1Y97          net (fo=32, unset)           0.091     2.236    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y97          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X1Y97          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.290%)  route 0.182ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X1Y97          net (fo=32, unset)           0.091     2.236    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y97          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X1Y97          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.290%)  route 0.182ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X1Y97          net (fo=32, unset)           0.091     2.236    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y97          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X1Y97          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.290%)  route 0.182ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y97          net (fo=32, unset)           0.091     2.236    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y97          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.290%)  route 0.182ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y97          net (fo=32, unset)           0.091     2.236    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y97          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.290%)  route 0.182ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y97          net (fo=32, unset)           0.091     2.236    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y97          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.290%)  route 0.182ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y97          net (fo=32, unset)           0.091     2.236    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X0Y97          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.635%)  route 0.187ns (59.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y96          net (fo=32, unset)           0.096     2.241    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y96          net (fo=87, unset)           0.966     2.463    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.193    
    SLICE_X0Y96          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.635%)  route 0.187ns (59.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y96          net (fo=32, unset)           0.096     2.241    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y96          net (fo=87, unset)           0.966     2.463    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.193    
    SLICE_X0Y96          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.635%)  route 0.187ns (59.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y96          net (fo=32, unset)           0.096     2.241    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y96          net (fo=87, unset)           0.966     2.463    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.193    
    SLICE_X0Y96          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.635%)  route 0.187ns (59.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X0Y96          net (fo=32, unset)           0.096     2.241    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y96          net (fo=87, unset)           0.966     2.463    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.193    
    SLICE_X0Y96          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.252%)  route 0.190ns (59.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X1Y99          net (fo=32, unset)           0.099     2.244    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y99          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X1Y99          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.252%)  route 0.190ns (59.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y101         net (fo=87, unset)           0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.026    FSM_sequential_cur_state_reg[3]/Q
    SLICE_X0Y99          net (fo=11, unset)           0.091     2.117    cur_state[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.145    tmp[31]_i_1/O
    SLICE_X1Y99          net (fo=32, unset)           0.099     2.244    n_2_tmp[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y99          net (fo=87, unset)           0.967     2.464    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.194    
    SLICE_X1Y99          FDRE (Hold_fdre_C_CE)        0.010     2.204    tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.040    




