DPLL_CTRL1_LINK_RATE_2700	,	V_115
freq_select	,	V_128
dev	,	V_160
bxt_set_cdclk	,	F_93
SKL_DPLL0	,	V_111
ARRAY_SIZE	,	F_24
IS_HASWELL	,	F_131
DPLL_CTRL1_LINK_RATE_1620	,	V_114
IS_I915G	,	F_157
CDCLK_FREQ_SEL_MASK	,	V_120
HAS_PCH_SPLIT	,	F_146
vlv_modeset_calc_cdclk	,	F_124
GMBUSFREQ_VLV	,	V_191
HPLLVCO	,	V_37
i915gm_get_cdclk	,	F_10
IS_GEMINILAKE	,	F_89
pci_read_config_word	,	F_11
"trying to change cdclk frequency with cdclk not enabled\n"	,	L_9
LCPLL_PLL_LOCK	,	V_97
hsw_get_cdclk	,	F_29
max_dotclk_freq	,	V_189
for_each_new_crtc_in_state	,	F_121
BXT_DE_PLL_LOCK	,	V_138
wait_for	,	F_45
drm_crtc	,	V_169
intel_init_cdclk_hooks	,	F_148
hw_lock	,	V_76
IS_GEN6	,	F_150
DSPFREQGUAR_MASK	,	V_78
IS_GEN5	,	F_152
fixed_266mhz_get_cdclk	,	F_3
a	,	V_151
bdw_calc_cdclk	,	F_55
b	,	V_152
i	,	V_173
logical	,	V_179
vlv_program_pfi_credits	,	F_36
BXT_CDCLK_CD2X_DIV_SEL_MASK	,	V_141
elk_vco	,	V_31
bdw_set_cdclk	,	F_57
LCPLL_CLK_FREQ_675_BDW	,	V_104
"Unknown pnv display core clock 0x%04x\n"	,	L_4
DRM_DEBUG_KMS	,	F_22
intel_wait_for_register	,	F_74
cdclk	,	V_5
DPLL_CTRL1_LINK_RATE_810	,	V_112
cdclk_state	,	V_4
ref	,	V_107
HPLLVCO_MOBILE	,	V_36
DPLL_CTRL1_HDMI_MODE	,	F_63
"timout waiting for CDCLK PLL lock\n"	,	L_25
bxt_modeset_calc_cdclk	,	F_127
intel_update_rawclk	,	F_144
ret	,	V_95
GC_CLOCK_133_266	,	V_19
vlv_set_cdclk	,	F_40
"Bad HPLL VCO (HPLLVCO=0x%02x)\n"	,	L_1
pixel_rate	,	V_157
POSTING_READ	,	F_73
SFUSE_STRAP_RAW_FREQUENCY	,	V_195
vco_table	,	V_33
DRM_ERROR	,	F_21
cnl_modeset_calc_cdclk	,	F_128
gcfgc	,	V_22
skl_modeset_calc_cdclk	,	F_126
cnl_set_cdclk	,	F_103
fixed_333mhz_get_cdclk	,	F_4
CDCLK_FREQ_450_432	,	V_121
CLKCFG_FSB_667	,	V_204
chv_set_cdclk	,	F_53
intel_update_cdclk	,	F_51
divider	,	V_83
"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n"	,	L_3
intel_atomic_state	,	V_167
sandybridge_pcode_write	,	F_59
GC_CLOCK_100_133	,	V_18
CDCLK_FREQ_675_617	,	V_124
DPLL_CTRL1_LINK_RATE_MASK	,	F_66
bxt_sanitize_cdclk	,	F_94
CDCLK_FREQ_337_308	,	V_122
GC_DISPLAY_CLOCK_MASK	,	V_25
"cdclk"	,	L_7
PFI_CREDIT_RESEND	,	V_71
SKL_CDCLK_READY_FOR_CHANGE	,	V_132
IS_PINEVIEW	,	F_17
GC_DISPLAY_CLOCK_267_MHZ_PNV	,	V_45
skl_uninit_cdclk	,	F_81
IS_I830	,	F_161
cnl_init_cdclk	,	F_106
bxt_de_pll_disable	,	F_90
MISSING_CASE	,	F_54
sb_lock	,	V_82
IS_I915GM	,	F_156
dev_priv	,	V_2
hw	,	V_66
vlv_bunit_write	,	F_50
tmp	,	V_35
min_pixclk	,	V_175
bxt_get_cdclk	,	F_88
IS_G33	,	F_18
"cdclk requested %d kHz but got %d kHz\n"	,	L_14
IS_CANNONLAKE	,	F_116
i965gm_get_cdclk	,	F_27
rawclk_freq	,	V_210
PCH_RAWCLK_FREQ	,	V_196
"timeout waiting for DE PLL lock\n"	,	L_21
IS_BROXTON	,	F_133
cmd	,	V_73
IS_G45	,	F_15
hpllcc	,	V_9
max_pixel_rate	,	V_172
pch_rawclk	,	F_140
CNL_DSSM_CDCLK_PLL_REFCLK_24MHz	,	V_149
"timed out waiting for CDclk change\n"	,	L_8
intel_crtc_has_dp_encoder	,	F_115
i85x_get_cdclk	,	F_7
LCPLL_CLK_FREQ_337_5_BDW	,	V_93
DPLL_CTRL1_LINK_RATE_1350	,	V_113
GCFGC	,	V_23
to_intel_crtc_state	,	F_122
GC_DISPLAY_CLOCK_200_MHZ_PNV	,	V_48
u16	,	T_1
max	,	F_117
"invalid cdclk frequency\n"	,	L_12
LCPLL1_CTL	,	V_108
ctg_vco	,	V_32
to_i915	,	F_113
bxt_calc_cdclk	,	F_82
bxt_uninit_cdclk	,	F_96
cstate	,	V_171
LCPLL_PLL_DISABLE	,	V_96
div_4000	,	V_39
intel_display_power_put	,	F_52
div_5333	,	V_41
CDCLK_FREQ_540	,	V_123
default_credits	,	V_65
cl_vco	,	V_30
get_cdclk	,	V_190
intel_hpll_vco	,	F_13
GC_CLOCK_166_266	,	V_21
vlv_calc_cdclk	,	F_31
LCPLL_CD2X_CLOCK_DISABLE	,	V_100
CNL_CDCLK_PLL_RATIO	,	F_102
HPLLCC	,	V_12
bxt_init_cdclk	,	F_95
pdev	,	V_7
DSPFREQSTAT_MASK_CHV	,	V_90
PUNIT_REG_DSPFREQ	,	V_77
u32	,	T_5
limit	,	V_62
GC_CLOCK_100_200	,	V_16
pipe	,	V_174
drm	,	V_8
intel_display_power_get	,	F_41
set_cdclk	,	V_154
BXT_DE_PLL_RATIO_MASK	,	V_140
GC_CLOCK_166_250	,	V_17
uint16_t	,	T_3
DSPFREQGUAR_SHIFT	,	V_79
i945gm_get_cdclk	,	F_12
CNP_RAWCLK_FRAC	,	F_139
drm_crtc_state	,	V_170
LCPLL_CLK_FREQ_MASK	,	V_54
glk_calc_cdclk	,	F_83
cnp_rawclk	,	F_137
WARN_ON_ONCE	,	F_110
wait_for_us	,	F_60
credits	,	V_64
IS_GEN9_LP	,	F_149
HAS_PCH_CNP	,	F_145
IS_G4X	,	F_147
CLKCFG_FSB_MASK	,	V_201
skl_preferred_vco_freq	,	V_126
SKL_CDCLK_PREPARE_FOR_CHANGE	,	V_131
GC_DISPLAY_CLOCK_167_MHZ_PNV	,	V_50
IS_BROADWELL	,	F_114
DPLL_CTRL1_LINK_RATE	,	F_67
cdclk_sel	,	V_43
GC_DISPLAY_CLOCK_190_200_MHZ	,	V_27
"PCode CDCLK freq set failed, (err %d, freq %d)\n"	,	L_23
pci_bus_read_config_word	,	F_8
LCPLL_ROOT_CD_CLOCK_DISABLE	,	V_99
CDCLK_FREQ	,	V_106
rps	,	V_75
intel_cdclk_state	,	V_3
intel_set_cdclk	,	F_109
blb_vco	,	V_28
"rawclk rate: %d kHz\n"	,	L_32
VGA_FAST_MODE_DISABLE	,	V_70
CNL_CDCLK_PLL_RATIO_MASK	,	V_150
DSPFREQGUAR_SHIFT_CHV	,	V_89
DIV_ROUND_UP	,	F_84
"Sanitizing cdclk programmed by pre-os\n"	,	L_18
intel_max_pixel_rate	,	F_119
I915_WRITE	,	F_38
vlv_cck_write	,	F_48
CCK_FREQUENCY_STATUS	,	V_85
CLKCFG_FSB_800	,	V_205
DPLL_CTRL1_SSC	,	F_64
"Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n"	,	L_6
FUSE_STRAP	,	V_56
CLKCFG_FSB_1333	,	V_208
intel_state	,	V_168
state	,	V_166
vlv_punit_read	,	F_43
expected	,	V_133
IS_I945GM	,	F_154
DPLL_CTRL1_LINK_RATE_2160	,	V_117
DPLL_CTRL1	,	V_110
uint8_t	,	T_2
skl_dpll0_enable	,	F_72
div_table	,	V_42
IS_CHERRYVIEW	,	F_32
PCI_DEVFN	,	F_9
freq	,	V_53
CDCLK_CTL	,	V_119
"timout waiting for CDCLK PLL unlock\n"	,	L_24
mutex_unlock	,	F_46
"Switching back to LCPLL failed\n"	,	L_13
DPLL_CTRL1_LINK_RATE_1080	,	V_116
"Unsupported divider\n"	,	L_19
CLKCFG_FSB_1067_ALT	,	V_207
vlv_bunit_read	,	F_49
intel_cdclk_state_compare	,	F_108
INTEL_INFO	,	F_130
bxt_de_pll_update	,	F_87
IS_VALLEYVIEW	,	F_136
drm_i915_private	,	V_1
uint32_t	,	T_4
"DPLL0 not locked\n"	,	L_15
skl_dpll0_update	,	F_62
"Current CD clock rate: %d kHz, VCO: %d kHz, ref: %d kHz\n"	,	L_30
CCK_DISPLAY_REF_CLOCK_CONTROL	,	V_198
LCPLL_POWER_DOWN_ALLOW	,	V_101
pnv_get_cdclk	,	F_26
skl_sanitize_cdclk	,	F_78
mutex_lock	,	F_42
ratio	,	V_135
bus	,	V_11
gm45_get_cdclk	,	F_28
vlv_get_cdclk	,	F_33
intel_crtc_state	,	V_155
CCK_FREQUENCY_STATUS_SHIFT	,	V_86
BXT_DE_PLL_CTL	,	V_139
cnl_cdclk_pll_disable	,	F_100
IS_GEN9_BC	,	F_132
"PCode CDCLK freq change notify failed (err %d, freq %d)\n"	,	L_22
LCPLL_PLL_ENABLE	,	V_109
"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n"	,	L_5
g33_get_cdclk	,	F_23
div_3200	,	V_38
BXT_DE_PLL_PLL_ENABLE	,	V_137
bdw_modeset_calc_cdclk	,	F_125
actual	,	V_181
IS_I85X	,	F_159
CLKCFG	,	V_200
crtc_state	,	V_156
drm_atomic_state	,	V_165
cnl_calc_cdclk	,	F_97
SKL_DFSM_CDCLK_LIMIT_450	,	V_188
WARN	,	F_58
"Changing CDCLK to %d kHz, VCO %d kHz, ref %d kHz\n"	,	L_26
pci_dev	,	V_6
IS_I865G	,	F_158
SKL_PCODE_CDCLK_CONTROL	,	V_130
lane_count	,	V_164
SKL_DFSM	,	V_183
GC_DISPLAY_CLOCK_133_MHZ_PNV	,	V_49
"Unknown platform. Assuming 133 MHz CDCLK\n"	,	L_33
changed	,	V_125
g4x_hrawclk	,	F_143
skl_get_cdclk	,	F_68
has_audio	,	V_162
bxt_de_pll_enable	,	F_91
SKL_DFSM_CDCLK_LIMIT_540	,	V_187
vlv_get_cck_clock	,	F_35
"failed to inform pcode about cdclk change\n"	,	L_10
CLKCFG_FSB_1333_ALT	,	V_209
czclk_freq	,	V_67
BXT_CDCLK_CD2X_PIPE_NONE	,	V_146
active_crtcs	,	V_180
LCPLL_CD_SOURCE_FCLK	,	V_55
SKL_DFSM_CDCLK_LIMIT_675	,	V_186
hpll_freq	,	V_61
vlv_cck_read	,	F_47
HSW_PCODE_DE_WRITE_FREQ_REQ	,	V_105
cnl_cdclk_pll_update	,	F_98
intel_compute_max_dotclk	,	F_129
PFI_CREDIT	,	F_37
BXT_DE_PLL_ENABLE	,	V_136
skl_cdclk_decimal	,	F_69
BXT_CDCLK_SSA_PRECHARGE_ENABLE	,	V_147
DSPFREQSTAT_SHIFT_CHV	,	V_91
port_clock	,	V_163
base	,	V_158
max_cdclk_freq	,	V_177
cnl_cdclk_pll_enable	,	F_101
bdw_adjust_min_pipe_pixel_rate	,	F_112
IS_IVYBRIDGE	,	F_151
SWF_ILK	,	F_79
fixed_200mhz_get_cdclk	,	F_2
modeset_calc_cdclk	,	V_211
vlv_punit_write	,	F_44
max_pixclk	,	V_59
clkcfg	,	V_199
skl_set_preferred_cdclk_vco	,	F_70
skl_init_cdclk	,	F_80
SKL_DSSM	,	V_148
IS_I965G	,	F_153
"Switching to FCLK failed\n"	,	L_11
enable	,	V_176
CLKCFG_FSB_400	,	V_202
DIV_ROUND_CLOSEST	,	F_25
intel_update_max_cdclk	,	F_71
cnl_cdclk_pll_vco	,	F_104
DRM_DEBUG_DRIVER	,	F_111
val	,	V_72
skl_pcode_request	,	F_77
bdw_get_cdclk	,	F_56
BXT_CDCLK_CD2X_DIV_SEL_4	,	V_145
fixed_133mhz_get_cdclk	,	F_1
BXT_CDCLK_CD2X_DIV_SEL_1_5	,	V_143
"HPLL VCO %u kHz\n"	,	L_2
BXT_CDCLK_CD2X_DIV_SEL_1	,	V_142
BXT_CDCLK_CD2X_DIV_SEL_2	,	V_144
"Max CD clock rate: %d kHz\n"	,	L_28
crtc	,	V_159
fail	,	V_44
"Failed to inform PCU about cdclk change (%d)\n"	,	L_17
IS_I845G	,	F_160
CLKCFG_FSB_533	,	V_203
lcpll	,	V_51
CLKCFG_FSB_1067	,	V_206
GC_CLOCK_133_200_2	,	V_15
GC_DISPLAY_CLOCK_333_320_MHZ	,	V_26
LCPLL_CD_CLOCK_DISABLE	,	V_98
I915_READ	,	F_19
vlv_get_cck_clock_hpll	,	F_142
gen	,	V_182
LCPLL_CLK_FREQ_450	,	V_58
GC_DISPLAY_CLOCK_444_MHZ_PNV	,	V_47
"Couldn't disable DPLL0\n"	,	L_16
div_4800	,	V_40
CCK_FREQUENCY_VALUES	,	V_84
vco	,	V_34
ips_enabled	,	V_161
display	,	V_153
IS_I965GM	,	F_16
cnl_sanitize_cdclk	,	F_105
GC_CLOCK_CONTROL_MASK	,	V_13
CCK_DISPLAY_CLOCK_CONTROL	,	V_63
fraction	,	V_193
EINVAL	,	V_178
DSPFREQSTAT_MASK	,	V_80
IS_GM45	,	F_14
"hrawclk"	,	L_31
IS_HSW_ULT	,	F_30
sanitize	,	V_134
data	,	V_94
IS_MOBILE	,	F_20
LCPLL_CTL	,	V_52
BXT_DE_PLL_RATIO	,	F_92
GC_CLOCK_133_266_2	,	V_20
glk_de_pll_vco	,	F_86
BUNIT_REG_BISOC	,	V_87
skl_calc_cdclk	,	F_61
IS_BDW_ULT	,	F_135
fixed_450mhz_get_cdclk	,	F_6
freq_320	,	V_60
IS_I945G	,	F_155
max_cdclk	,	V_185
for_each_pipe	,	F_123
"timeout waiting for DE PLL unlock\n"	,	L_20
IS_BDW_ULX	,	F_134
revision	,	V_10
fixed_400mhz_get_cdclk	,	F_5
DSPFREQSTAT_SHIFT	,	V_81
cnl_get_cdclk	,	F_99
cdctl	,	V_118
LCPLL_CD_SOURCE_FCLK_DONE	,	V_103
"requested cdclk (%d kHz) exceeds max (%d kHz)\n"	,	L_27
SKL_DFSM_CDCLK_LIMIT_MASK	,	V_184
vlv_hrawclk	,	F_141
pnv_vco	,	V_29
POWER_DOMAIN_PIPE_A	,	V_74
bxt_de_pll_vco	,	F_85
BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ	,	V_102
to_intel_atomic_state	,	F_120
GCI_CONTROL	,	V_69
HSW_CDCLK_LIMIT	,	V_57
PFI_CREDIT_63	,	V_68
RAWCLK_FREQ_MASK	,	V_197
DSPFREQGUAR_MASK_CHV	,	V_88
min_cdclk	,	V_127
DPLL_CTRL1_OVERRIDE	,	F_65
GC_CLOCK_133_200	,	V_14
cnl_uninit_cdclk	,	F_107
INTEL_GEN	,	F_118
CNP_RAWCLK_DIV	,	F_138
GC_LOW_FREQUENCY_ENABLE	,	V_24
skl_dpll0_disable	,	F_75
skl_set_cdclk	,	F_76
WARN_ON	,	F_39
LCPLL_CLK_FREQ_54O_BDW	,	V_92
pcu_ack	,	V_129
rawclk	,	V_192
SFUSE_STRAP	,	V_194
"Max dotclock rate: %d kHz\n"	,	L_29
GC_DISPLAY_CLOCK_333_MHZ_PNV	,	V_46
vlv_get_hpll_vco	,	F_34
