// Creating a D-type flip flop module in Verilog
module d_ff(input clk, input d, input rst, output reg q);

// Declaring internal reg and wire signals
reg q_prev, d_prev;
wire q_nxt;

// Creating a clocked always block for synchronous behavior
// Triggered on positive edge of the clock
always @(posedge clk) begin
  // Checking for reset condition
  if(rst) begin
    // Resetting the output to 0
    q <= 0;
  end else begin
    // Storing current input value
    d_prev <= d;
    // Updating the output with the next input value
    q <= q_nxt;
  end
end

// Combinational logic for next state calculation
assign q_nxt = d_prev;

endmodule