TimeQuest Timing Analyzer report for cq_viola_top
Wed May 14 01:01:21 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. MTBF Summary
 38. Synchronizer Summary
 39. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 74. Slow 1200mV 0C Model Fmax Summary
 75. Slow 1200mV 0C Model Setup Summary
 76. Slow 1200mV 0C Model Hold Summary
 77. Slow 1200mV 0C Model Recovery Summary
 78. Slow 1200mV 0C Model Removal Summary
 79. Slow 1200mV 0C Model Minimum Pulse Width Summary
 80. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 81. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
 82. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 83. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 84. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
 85. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 86. Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 87. Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
 88. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 89. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 90. Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
 91. Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. MTBF Summary
105. Synchronizer Summary
106. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
141. Fast 1200mV 0C Model Setup Summary
142. Fast 1200mV 0C Model Hold Summary
143. Fast 1200mV 0C Model Recovery Summary
144. Fast 1200mV 0C Model Removal Summary
145. Fast 1200mV 0C Model Minimum Pulse Width Summary
146. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
147. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
148. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
149. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
150. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
151. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
152. Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
153. Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
154. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
155. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
156. Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
157. Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
158. Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
159. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
160. Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[2]'
161. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
162. Setup Times
163. Hold Times
164. Clock to Output Times
165. Minimum Clock to Output Times
166. Output Enable Times
167. Minimum Output Enable Times
168. Output Disable Times
169. Minimum Output Disable Times
170. MTBF Summary
171. Synchronizer Summary
172. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
207. Multicorner Timing Analysis Summary
208. Setup Times
209. Hold Times
210. Clock to Output Times
211. Minimum Clock to Output Times
212. Board Trace Model Assignments
213. Input Transition Times
214. Signal Integrity Metrics (Slow 1200mv 0c Model)
215. Signal Integrity Metrics (Slow 1200mv 85c Model)
216. Signal Integrity Metrics (Fast 1200mv 0c Model)
217. Setup Transfers
218. Hold Transfers
219. Recovery Transfers
220. Removal Transfers
221. Report TCCS
222. Report RSKM
223. Unconstrained Paths
224. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; cq_viola_top                                       ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; cq_viola/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed May 14 01:01:14 2014 ;
; cq_viola/synthesis/submodules/cq_viola_nios2_s.sdc        ; OK     ; Wed May 14 01:01:14 2014 ;
; peridot_top.sdc                                           ; OK     ; Wed May 14 01:01:14 2014 ;
+-----------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; altera_reserved_tck                               ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { altera_reserved_tck }                               ;
; CLOCK_50                                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; -0.625 ; 4.375  ; 50.00      ; 1         ; 2           ; -22.5 ;        ;           ;            ; false    ; CLOCK_50 ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[1] } ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 25.000  ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 82.76 MHz  ; 82.76 MHz       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 108.04 MHz ; 108.04 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 131.15 MHz ; 131.15 MHz      ; altera_reserved_tck                               ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.744  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 12.917 ; 0.000         ;
; altera_reserved_tck                               ; 46.412 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.410 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.433 ; 0.000         ;
; altera_reserved_tck                               ; 0.452 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 3.946  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 20.433 ; 0.000         ;
; altera_reserved_tck                               ; 48.274 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 1.186 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 2.931 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 3.919 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.578  ; 0.000         ;
; CLOCK_50                                          ; 9.858  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 12.188 ; 0.000         ;
; altera_reserved_tck                               ; 49.458 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.744 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 9.167      ;
; 0.744 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 9.167      ;
; 0.745 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 9.166      ;
; 0.783 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 9.133      ;
; 0.783 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 9.133      ;
; 0.784 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 9.132      ;
; 0.820 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 9.095      ;
; 0.820 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 9.095      ;
; 0.821 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 9.094      ;
; 0.912 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.999      ;
; 0.912 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.999      ;
; 0.913 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 9.032      ;
; 0.913 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 9.032      ;
; 0.913 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 9.032      ;
; 0.913 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.998      ;
; 0.946 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_hazard_M                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.977      ;
; 0.946 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_hazard_M                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.977      ;
; 0.947 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_hazard_M                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.976      ;
; 0.974 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_mul_lsw                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.963      ;
; 0.974 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_mul_lsw                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.963      ;
; 0.975 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_mul_lsw                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.962      ;
; 0.991 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.971      ;
; 0.991 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.971      ;
; 0.991 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.971      ;
; 1.005 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.921      ;
; 1.005 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.921      ;
; 1.006 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 8.914      ;
; 1.006 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 8.914      ;
; 1.006 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 8.914      ;
; 1.006 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 8.914      ;
; 1.006 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 8.914      ;
; 1.006 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 8.914      ;
; 1.006 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.920      ;
; 1.018 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.903      ;
; 1.018 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.903      ;
; 1.018 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[20]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.903      ;
; 1.018 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.903      ;
; 1.018 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.903      ;
; 1.024 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 8.930      ;
; 1.024 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 8.930      ;
; 1.024 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 8.930      ;
; 1.038 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.887      ;
; 1.043 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 8.911      ;
; 1.043 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 8.911      ;
; 1.043 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 8.911      ;
; 1.064 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.860      ;
; 1.064 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.860      ;
; 1.064 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.860      ;
; 1.066 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.864      ;
; 1.084 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.853      ;
; 1.084 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.853      ;
; 1.084 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.853      ;
; 1.084 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.853      ;
; 1.084 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.853      ;
; 1.084 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.853      ;
; 1.096 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.842      ;
; 1.096 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.842      ;
; 1.096 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[20]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.842      ;
; 1.096 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.842      ;
; 1.096 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.842      ;
; 1.103 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.826      ;
; 1.117 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.812      ;
; 1.117 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.812      ;
; 1.117 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.812      ;
; 1.117 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.812      ;
; 1.117 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.812      ;
; 1.117 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.812      ;
; 1.128 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[6]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.813      ;
; 1.128 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[10]                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.813      ;
; 1.129 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.801      ;
; 1.129 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.801      ;
; 1.129 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[20]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.801      ;
; 1.129 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.801      ;
; 1.129 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.801      ;
; 1.136 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.793      ;
; 1.136 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.793      ;
; 1.136 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.793      ;
; 1.136 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.793      ;
; 1.136 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.793      ;
; 1.136 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.793      ;
; 1.148 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.782      ;
; 1.148 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.782      ;
; 1.148 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[20]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.782      ;
; 1.148 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.782      ;
; 1.148 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.782      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_pc[10]                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[0]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[1]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[3]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[5]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[8]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[7]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[4]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[6]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[6]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[9]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[11]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[10]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[12]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
; 1.153 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[2]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.779      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 12.917 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.024     ;
; 12.917 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.024     ;
; 12.947 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.994     ;
; 12.947 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.994     ;
; 13.280 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.661     ;
; 13.280 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.661     ;
; 13.306 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.635     ;
; 13.306 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.635     ;
; 13.310 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.631     ;
; 13.310 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.631     ;
; 13.400 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.539     ;
; 13.400 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.539     ;
; 13.400 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.539     ;
; 13.400 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.539     ;
; 13.400 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.539     ;
; 13.400 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.539     ;
; 13.400 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.539     ;
; 13.415 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.526     ;
; 13.415 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.526     ;
; 13.430 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.509     ;
; 13.430 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.509     ;
; 13.430 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.509     ;
; 13.430 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.509     ;
; 13.430 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.509     ;
; 13.430 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.509     ;
; 13.430 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.509     ;
; 13.444 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.497     ;
; 13.474 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.467     ;
; 13.602 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[11] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.339     ;
; 13.602 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[11] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.339     ;
; 13.628 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.311     ;
; 13.658 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.281     ;
; 13.669 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.272     ;
; 13.669 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.272     ;
; 13.669 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[3]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.272     ;
; 13.669 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[3]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.272     ;
; 13.684 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_write        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.253     ;
; 13.684 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_read         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.253     ;
; 13.686 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[8]                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 11.254     ;
; 13.714 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[12] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.227     ;
; 13.714 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[12] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.227     ;
; 13.716 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[8]                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 11.224     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[11] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[9]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[8]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[10] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[12] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[13] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[14] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.727 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[15] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.212     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[11] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[9]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[8]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[10] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[12] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[13] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[14] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.757 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[15] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.182     ;
; 13.770 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_write        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.167     ;
; 13.770 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_read         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.167     ;
; 13.778 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.163     ;
; 13.778 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.163     ;
; 13.789 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.150     ;
; 13.789 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.150     ;
; 13.789 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.150     ;
; 13.789 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.150     ;
; 13.789 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.150     ;
; 13.789 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.150     ;
; 13.789 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.150     ;
; 13.833 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.108     ;
; 13.856 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[4]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 11.087     ;
; 13.856 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[4]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 11.087     ;
; 13.895 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|ncs_reg     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.046     ;
; 13.895 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|irqena_reg  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.046     ;
; 13.898 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.041     ;
; 13.898 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.041     ;
; 13.898 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.041     ;
; 13.898 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.041     ;
; 13.898 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.041     ;
; 13.898 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.041     ;
; 13.898 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.041     ;
; 13.925 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|ncs_reg     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.016     ;
; 13.925 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|irqena_reg  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 11.016     ;
; 13.942 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.999     ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.850      ;
; 46.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.789      ;
; 46.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.784      ;
; 46.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.476      ;
; 46.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.473      ;
; 47.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.045      ;
; 47.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.009      ;
; 47.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 3.003      ;
; 47.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.968      ;
; 47.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.943      ;
; 47.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.880      ;
; 47.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.713      ;
; 47.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.692      ;
; 47.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.688      ;
; 47.582 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.666      ;
; 47.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.576      ;
; 48.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.368      ;
; 48.947 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.315      ;
; 92.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.536      ;
; 92.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.536      ;
; 92.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.536      ;
; 92.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.536      ;
; 92.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.084      ;
; 92.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.084      ;
; 92.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.084      ;
; 92.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.084      ;
; 93.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.769      ;
; 93.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.769      ;
; 93.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.769      ;
; 93.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.769      ;
; 93.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.544      ;
; 93.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.544      ;
; 93.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.544      ;
; 93.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.544      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.540      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.540      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.540      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.540      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.540      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.540      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.540      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.540      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.540      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.540      ;
; 93.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.498      ;
; 93.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.498      ;
; 93.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.498      ;
; 93.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.498      ;
; 93.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.498      ;
; 93.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.498      ;
; 93.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.498      ;
; 93.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.498      ;
; 93.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.498      ;
; 93.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.498      ;
; 93.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.383      ;
; 93.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.383      ;
; 93.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.383      ;
; 93.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.383      ;
; 93.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.184      ;
; 93.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.184      ;
; 93.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.184      ;
; 93.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.184      ;
; 93.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.184      ;
; 93.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.184      ;
; 93.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.184      ;
; 93.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.184      ;
; 93.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.142      ;
; 93.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.142      ;
; 93.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.142      ;
; 93.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.142      ;
; 93.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.142      ;
; 93.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.142      ;
; 93.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.142      ;
; 93.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.142      ;
; 93.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.092      ;
; 93.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.092      ;
; 93.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.092      ;
; 93.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.092      ;
; 93.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.951      ;
; 93.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.964      ;
; 93.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.964      ;
; 93.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.964      ;
; 93.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.964      ;
; 93.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.964      ;
; 93.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.964      ;
; 93.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.964      ;
; 93.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.964      ;
; 93.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.964      ;
; 93.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.964      ;
; 94.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.777      ;
; 94.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.777      ;
; 94.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.777      ;
; 94.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.777      ;
; 94.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.770      ;
; 94.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.770      ;
; 94.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.770      ;
; 94.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.770      ;
; 94.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.770      ;
; 94.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.695      ;
; 94.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.608      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.410 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                             ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram|ram_block11a0~porta_datain_reg0      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.145      ;
; 0.418 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_tag[10]                                                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated|ram_block1a0~porta_datain_reg0                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.152      ;
; 0.432 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[0]                                                                                                                                              ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[0]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[1]                                                                                                                                              ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[1]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[2]                                                                                                                                              ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[2]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[3]                                                                                                                                              ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[3]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[4]                                                                                                                                              ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[4]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[5]                                                                                                                                              ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[5]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[6]                                                                                                                                              ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[6]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[7]                                                                                                                                              ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[7]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[22]         ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a16~porta_datain_reg0                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.174      ;
; 0.434 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq4                                                                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq4                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq3                                                                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq3                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq8                                                                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq8                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_tag[7]                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated|ram_block1a0~porta_datain_reg0                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.169      ;
; 0.437 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2] ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a16~porta_address_reg0                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.171      ;
; 0.445 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                             ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram|ram_block11a0~porta_datain_reg0      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.186      ;
; 0.447 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_start                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_start                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.758      ;
; 0.451 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|break_on_reset                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|break_on_reset                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|MonDReg[8]                               ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|MonDReg[8]                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_active                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_active                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_prevent_refill                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_prevent_refill                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|wait_for_one_post_bret_inst                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|wait_for_one_post_bret_inst                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|latched_oci_tb_hbreak_req                                                                                                                                          ; cq_viola:inst|cq_viola_nios2_s:nios2_s|latched_oci_tb_hbreak_req                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq1                                                                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq1                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|d_write                                                                                                                                                            ; cq_viola:inst|cq_viola_nios2_s:nios2_s|d_write                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|d_read                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|d_read                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_custom_multi                                                                                                                                                ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_custom_multi                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_data_master_translator|read_accepted                                                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_data_master_translator|read_accepted                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[2]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[2]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|avalon_ociram_readdata_ready             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|avalon_ociram_readdata_ready            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|read                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|read                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|write                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|write                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[1]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[1]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|datacount[1]                                                                                                                                                ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|datacount[1]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|datacount[0]                                                                                                                                                ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|datacount[0]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|jtag_rd                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|jtag_rd                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_dp_offset[1]                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_dp_offset[1]                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_rs_reg                                                                                                                                             ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_rs_reg                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator|wait_latency_counter[1]                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator|wait_latency_counter[1]                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|lcdrst_reg                                                                                                                                                 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|lcdrst_reg                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|busy_reg                                                                                                                                                   ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|busy_reg                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|doneirq_reg                                                                                                                                                ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|doneirq_reg                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadataerr_reg                                                                                                                                                     ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadataerr_reg                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|cdalter_reg                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|cdalter_reg                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmatimout_reg                                                                                                                                                      ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmatimout_reg                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|transmitting                                                                                                                                               ; cq_viola:inst|cq_viola_touchpanel:touchpanel|transmitting                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|tx_holding_primed                                                                                                                                          ; cq_viola:inst|cq_viola_touchpanel:touchpanel|tx_holding_primed                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                                                       ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                                                       ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]                                                                                                                                    ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                               ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|ROE                                                                                                                                                        ; cq_viola:inst|cq_viola_touchpanel:touchpanel|ROE                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|RRDY                                                                                                                                                       ; cq_viola:inst|cq_viola_touchpanel:touchpanel|RRDY                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|TOE                                                                                                                                                        ; cq_viola:inst|cq_viola_touchpanel:touchpanel|TOE                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmastart_reg                                                                                                                                                       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmastart_reg                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.IDLE                                                                                                                                    ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.IDLE                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                                                                                      ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1]                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1]                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0]                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0]                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2]                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2]                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator|wait_latency_counter[1]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator|wait_latency_counter[1]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                                        ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|mmcifwr_reg                                                                                                                                                        ; cq_viola:inst|avalonif_mmcdma:mmcdma|mmcifwr_reg                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.READWAIT                                                                                                                                                     ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.READWAIT                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.RESWAIT                                                                                                                                                      ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.RESWAIT                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|MISO_reg                                                                                                                                                   ; cq_viola:inst|cq_viola_touchpanel:touchpanel|MISO_reg                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|SCLK_reg                                                                                                                                                   ; cq_viola:inst|cq_viola_touchpanel:touchpanel|SCLK_reg                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDI                                                                                                                                     ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDI                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.456 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmaread_count[4]                                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.184      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.010                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.777      ;
; 0.484 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.100                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.778      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.786      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.811      ;
; 0.525 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[9]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[37]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.822      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.549 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.553 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.846      ;
; 0.554 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.847      ;
; 0.555 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.848      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.943      ;
; 0.650 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.944      ;
; 0.651 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.945      ;
; 0.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.959      ;
; 0.666 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.960      ;
; 0.667 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[19]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.961      ;
; 0.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.975      ;
; 0.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.989      ;
; 0.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.989      ;
; 0.696 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[1]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.989      ;
; 0.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.993      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.994      ;
; 0.700 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.993      ;
; 0.704 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[5]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.998      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.000      ;
; 0.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.003      ;
; 0.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.006      ;
; 0.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.015      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.016      ;
; 0.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.036      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.729      ;
; 3.947 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.204     ; 5.730      ;
; 3.947 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.209     ; 5.725      ;
; 3.947 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 5.731      ;
; 3.947 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 5.729      ;
; 3.947 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 5.731      ;
; 3.947 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.209     ; 5.725      ;
; 3.947 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 5.729      ;
; 3.953 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 5.723      ;
; 3.953 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 5.723      ;
; 3.953 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 5.721      ;
; 3.953 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 5.722      ;
; 3.953 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 5.723      ;
; 3.953 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 5.723      ;
; 3.953 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 5.721      ;
; 3.953 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 5.723      ;
; 4.049 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 5.733      ;
; 4.049 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 5.733      ;
; 4.049 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.739      ;
; 4.049 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.739      ;
; 4.049 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.739      ;
; 4.050 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 5.735      ;
; 4.050 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 5.735      ;
; 4.050 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 5.734      ;
; 4.050 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.733      ;
; 4.050 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.733      ;
; 4.050 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 5.729      ;
; 4.050 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 5.729      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.730      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.727      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.727      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 5.726      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 5.725      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 5.725      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.727      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.727      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.727      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.730      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.730      ;
; 4.056 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.730      ;
; 4.105 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 5.652      ;
; 4.119 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.127     ; 5.645      ;
; 4.127 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.126     ; 5.638      ;
; 4.127 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 5.642      ;
; 4.127 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 5.642      ;
; 4.135 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 5.645      ;
; 4.135 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 5.645      ;
; 4.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.123     ; 5.630      ;
; 4.235 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_alu_subtract                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.681      ;
; 4.235 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_src2_choose_imm                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.681      ;
; 4.235 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[6]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.681      ;
; 4.235 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[13]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.681      ;
; 4.235 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[13]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.681      ;
; 4.235 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[26]                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 5.681      ;
; 4.270 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_logic                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.649      ;
; 4.270 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[13]                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.649      ;
; 4.270 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_cnt[0]                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.649      ;
; 4.270 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_cnt[0]                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.649      ;
; 4.270 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_cnt[1]                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.649      ;
; 4.270 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_cnt[2]                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.649      ;
; 4.284 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[29]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 5.633      ;
; 4.284 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[27]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 5.633      ;
; 4.284 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[27]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 5.633      ;
; 4.284 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[27]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 5.633      ;
; 4.284 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[27]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 5.633      ;
; 4.284 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[27]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 5.633      ;
; 4.284 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[27]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 5.633      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.287 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 5.651      ;
; 4.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[19]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.632      ;
; 4.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[19]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.632      ;
; 4.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[19]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.632      ;
; 4.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[19]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.632      ;
; 4.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[19]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.632      ;
; 4.291 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 5.466      ;
; 4.292 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 5.468      ;
; 4.292 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.462      ;
; 4.292 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.462      ;
; 4.292 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 5.466      ;
; 4.292 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 5.466      ;
; 4.292 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.467      ;
; 4.292 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 5.468      ;
; 4.298 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 5.460      ;
; 4.298 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 5.460      ;
; 4.298 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 5.460      ;
; 4.298 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.458      ;
; 4.298 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.458      ;
; 4.298 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 5.459      ;
; 4.298 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 5.460      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 20.433 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.109     ; 4.479      ;
; 20.433 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.109     ; 4.479      ;
; 20.433 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.109     ; 4.479      ;
; 20.433 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.109     ; 4.479      ;
; 20.433 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.109     ; 4.479      ;
; 20.433 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.109     ; 4.479      ;
; 20.457 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 4.446      ;
; 20.457 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 4.446      ;
; 20.457 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 4.446      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[8]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 4.465      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[11]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.464      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[10]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 4.465      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[15]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.464      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[6]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.464      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[14]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.464      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[12]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.464      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[4]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 4.465      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[9]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.464      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[1]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.464      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[2]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 4.465      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[7]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.464      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[13]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 4.465      ;
; 20.461 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[5]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 4.465      ;
; 20.474 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.464      ;
; 20.474 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.464      ;
; 20.474 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.464      ;
; 20.474 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.464      ;
; 20.474 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.464      ;
; 20.474 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.464      ;
; 20.474 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.464      ;
; 20.474 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.464      ;
; 20.478 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.112     ; 4.431      ;
; 20.478 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.112     ; 4.431      ;
; 20.478 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.112     ; 4.431      ;
; 20.478 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.107     ; 4.436      ;
; 20.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.458      ;
; 20.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.458      ;
; 20.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.458      ;
; 20.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.458      ;
; 20.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.458      ;
; 20.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.458      ;
; 20.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.458      ;
; 20.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.458      ;
; 20.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.458      ;
; 20.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.458      ;
; 20.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.458      ;
; 20.724 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.264      ; 4.476      ;
; 20.724 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.264      ; 4.476      ;
; 20.724 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.264      ; 4.476      ;
; 20.724 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.264      ; 4.476      ;
; 20.724 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.264      ; 4.476      ;
; 20.724 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.264      ; 4.476      ;
; 20.724 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.264      ; 4.476      ;
; 20.724 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.264      ; 4.476      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.918 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.019      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_write                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.019      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_read                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.019      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.018      ;
; 20.926 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.105     ; 3.990      ;
; 20.926 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.108     ; 3.987      ;
; 20.926 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.110     ; 3.985      ;
; 20.926 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.108     ; 3.987      ;
; 20.926 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.110     ; 3.985      ;
; 20.926 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.110     ; 3.985      ;
; 20.926 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.105     ; 3.990      ;
; 20.930 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|rsp_readdata[28]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 4.019      ;
; 20.930 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|rsp_readdata[25]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 4.019      ;
; 20.930 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|rsp_readdata[3]                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 4.019      ;
; 20.930 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[15]                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 4.019      ;
; 20.930 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 4.019      ;
; 20.930 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[9]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 4.019      ;
; 20.930 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 4.019      ;
; 20.930 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[12]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 4.019      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.988      ;
; 48.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.988      ;
; 48.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.917      ;
; 96.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.909      ;
; 96.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.909      ;
; 96.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.909      ;
; 96.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.909      ;
; 96.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.909      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.553      ;
; 96.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.157      ;
; 96.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.157      ;
; 96.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.157      ;
; 96.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.157      ;
; 96.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.139      ;
; 96.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.139      ;
; 96.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.139      ;
; 96.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.139      ;
; 97.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.768      ;
; 97.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.768      ;
; 97.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.768      ;
; 97.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.768      ;
; 97.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.768      ;
; 97.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.768      ;
; 97.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.768      ;
; 97.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.768      ;
; 97.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.768      ;
; 97.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.768      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.115      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.102      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.102      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.102      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.102      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.102      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.102      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.102      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.102      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.102      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.102      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.093      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.093      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.093      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.093      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.093      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.093      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.093      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.063      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.063      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.063      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.063      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.063      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.063      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.063      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.063      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.063      ;
; 97.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.005      ;
; 97.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.992      ;
; 97.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.992      ;
; 97.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.992      ;
; 97.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.992      ;
; 97.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 97.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.988      ;
; 98.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.802      ;
; 98.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.802      ;
; 98.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.802      ;
; 98.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.802      ;
; 98.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.802      ;
; 98.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.802      ;
; 98.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.802      ;
; 98.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.802      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.637      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.637      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.186  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.186  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.480      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.681      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.681      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.681      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.681      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.681      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.681      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.681      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.681      ;
; 1.607  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.902      ;
; 1.607  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.902      ;
; 1.607  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.902      ;
; 1.607  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.902      ;
; 1.614  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.905      ;
; 1.614  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.905      ;
; 1.614  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.905      ;
; 1.623  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.918      ;
; 1.646  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.936      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.964      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.964      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.964      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.964      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.964      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.964      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.964      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.964      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.964      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.992      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.992      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.992      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.992      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.992      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.992      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.992      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.992      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.992      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.992      ;
; 1.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.006      ;
; 1.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.006      ;
; 1.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.006      ;
; 1.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.006      ;
; 1.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.006      ;
; 1.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.006      ;
; 1.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.006      ;
; 2.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.624  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.891      ;
; 2.624  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.891      ;
; 2.624  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.891      ;
; 2.624  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.891      ;
; 2.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.955      ;
; 2.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.955      ;
; 2.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.955      ;
; 2.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.955      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 2.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.284      ;
; 3.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.609      ;
; 3.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.609      ;
; 3.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.609      ;
; 3.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.609      ;
; 3.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.609      ;
; 51.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.416      ; 1.819      ;
; 51.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.413      ; 1.905      ;
; 51.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.413      ; 1.905      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.931 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[5]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.616      ; 3.759      ;
; 2.931 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[4]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.616      ; 3.759      ;
; 2.931 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[7]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.616      ; 3.759      ;
; 2.931 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[6]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.616      ; 3.759      ;
; 2.931 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[2]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.616      ; 3.759      ;
; 2.931 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[3]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.616      ; 3.759      ;
; 2.931 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[0]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.616      ; 3.759      ;
; 2.931 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[1]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.616      ; 3.759      ;
; 2.931 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmairqena_reg                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.616      ; 3.759      ;
; 2.932 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.613      ; 3.757      ;
; 2.932 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.613      ; 3.757      ;
; 2.932 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.613      ; 3.757      ;
; 2.932 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.613      ; 3.757      ;
; 2.932 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.613      ; 3.757      ;
; 2.932 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.613      ; 3.757      ;
; 2.932 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.613      ; 3.757      ;
; 2.932 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.613      ; 3.757      ;
; 2.932 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.613      ; 3.757      ;
; 2.932 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.613      ; 3.757      ;
; 2.934 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.612      ; 3.758      ;
; 2.934 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.612      ; 3.758      ;
; 2.936 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.627      ; 3.775      ;
; 2.936 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.627      ; 3.775      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[3]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[12]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[10]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[8]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[7]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[9]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[6]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[5]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[2]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[4]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[5]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[13]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.576      ; 3.762      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[31]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[7]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[6]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[10]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[14]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.974 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.761      ;
; 2.976 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 3.749      ;
; 2.976 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 3.749      ;
; 2.976 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 3.749      ;
; 2.985 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 3.774      ;
; 2.985 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.775      ;
; 2.985 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.775      ;
; 2.985 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 3.774      ;
; 2.985 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.775      ;
; 2.985 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.775      ;
; 2.985 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.775      ;
; 2.985 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.775      ;
; 2.985 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.775      ;
; 2.985 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.775      ;
; 2.987 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.556      ; 3.755      ;
; 2.987 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.556      ; 3.755      ;
; 3.006 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[10]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 3.759      ;
; 3.006 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[12]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 3.759      ;
; 3.006 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[15]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 3.759      ;
; 3.006 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[19]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 3.759      ;
; 3.006 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[17]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 3.759      ;
; 3.006 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[18]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 3.759      ;
; 3.006 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[16]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 3.759      ;
; 3.006 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[29]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.760      ;
; 3.006 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[28]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.760      ;
; 3.006 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[30]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.760      ;
; 3.006 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[4]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 3.759      ;
; 3.007 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 3.762      ;
; 3.007 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 3.762      ;
; 3.007 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 3.762      ;
; 3.007 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[11]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.761      ;
; 3.007 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[1]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.761      ;
; 3.007 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[3]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.761      ;
; 3.007 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[6]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.761      ;
; 3.007 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[7]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.761      ;
; 3.007 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[8]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.761      ;
; 3.007 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[11]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.761      ;
; 3.013 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 3.758      ;
; 3.013 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 3.758      ;
; 3.014 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[2]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 3.762      ;
; 3.014 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[9]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 3.762      ;
; 3.014 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[0]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 3.762      ;
; 3.014 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_reg[15]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.530      ; 3.756      ;
; 3.015 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.506      ; 3.733      ;
; 3.015 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.506      ; 3.733      ;
; 3.015 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.506      ; 3.733      ;
; 3.015 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.506      ; 3.733      ;
; 3.015 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.506      ; 3.733      ;
; 3.464 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 3.741      ;
; 3.464 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 3.739      ;
; 3.464 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 3.741      ;
; 3.464 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 3.739      ;
; 3.464 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 3.739      ;
; 3.465 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator|av_readdata_pre[13]                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.755      ;
; 3.465 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator|av_readdata_pre[13]                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.755      ;
; 3.465 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|data_to_cpu[13]                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.755      ;
; 3.465 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|data_to_cpu[12]                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.755      ;
; 3.465 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.755      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.919 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_issue                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.630      ; 4.761      ;
; 3.919 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw_valid                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.630      ; 4.761      ;
; 3.919 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_valid_from_D                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.630      ; 4.761      ;
; 3.919 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM369                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.630      ; 4.761      ;
; 3.919 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM367                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.630      ; 4.761      ;
; 3.919 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM25                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.630      ; 4.761      ;
; 3.935 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[13]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.613      ; 4.760      ;
; 3.935 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[14]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.613      ; 4.760      ;
; 3.935 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[15]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.613      ; 4.760      ;
; 3.935 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[16]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.613      ; 4.760      ;
; 3.935 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[11]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.613      ; 4.760      ;
; 3.935 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[25]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.613      ; 4.760      ;
; 3.935 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_line[3]                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.612      ; 4.759      ;
; 3.939 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.598      ; 4.749      ;
; 3.939 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.598      ; 4.749      ;
; 3.939 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.598      ; 4.749      ;
; 3.939 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.598      ; 4.749      ;
; 3.939 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.598      ; 4.749      ;
; 3.939 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.598      ; 4.749      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[0]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.605      ; 4.761      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[2]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.605      ; 4.761      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[1]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.605      ; 4.761      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[10]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.605      ; 4.761      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[3]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.605      ; 4.761      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc[4]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.605      ; 4.761      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[4]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.605      ; 4.761      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[8]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.605      ; 4.761      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[7]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.605      ; 4.761      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[6]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.605      ; 4.761      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[9]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.605      ; 4.761      ;
; 3.944 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|address_register[6]                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 4.762      ;
; 3.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_compare_op[0]                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 4.760      ;
; 3.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[19]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 4.760      ;
; 3.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[10]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 4.760      ;
; 3.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[17]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 4.760      ;
; 3.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[23]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 4.760      ;
; 3.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[20]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 4.760      ;
; 3.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[18]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 4.760      ;
; 3.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_iw[0]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 4.760      ;
; 3.950 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_waddr[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.591      ; 4.753      ;
; 3.951 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.749      ;
; 3.951 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[1]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.749      ;
; 3.951 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[2]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.749      ;
; 3.951 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[3]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.749      ;
; 3.951 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[4]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.749      ;
; 3.951 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[5]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.749      ;
; 3.951 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[6]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.749      ;
; 3.951 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[7]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.749      ;
; 3.955 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[2]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 4.761      ;
; 3.955 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[1]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 4.761      ;
; 3.955 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_ld_signed                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 4.761      ;
; 3.955 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[5]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 4.761      ;
; 3.955 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[10]                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.576      ; 4.743      ;
; 3.955 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_partial_prod[12]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.576      ; 4.743      ;
; 3.955 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_partial_prod[15]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.576      ; 4.743      ;
; 3.955 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[10]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.576      ; 4.743      ;
; 3.955 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[10]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.576      ; 4.743      ;
; 3.956 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[15]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.754      ;
; 3.956 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[8]                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.754      ;
; 3.956 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[14]                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.754      ;
; 3.956 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[14]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.754      ;
; 3.956 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mem_byte_en[2]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.754      ;
; 3.956 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[31]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.754      ;
; 3.956 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mem_byte_en[0]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.754      ;
; 3.956 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mem_byte_en[3]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.754      ;
; 3.957 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_pc[18]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.592      ; 4.761      ;
; 3.957 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[0]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.585      ; 4.754      ;
; 3.957 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[24]                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.585      ; 4.754      ;
; 3.957 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[31]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.585      ; 4.754      ;
; 3.957 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[2]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.585      ; 4.754      ;
; 3.957 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[18]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.585      ; 4.754      ;
; 3.957 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[18]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.585      ; 4.754      ;
; 3.957 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[18]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.585      ; 4.754      ;
; 3.957 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[4]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.592      ; 4.761      ;
; 3.957 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[23]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.585      ; 4.754      ;
; 3.957 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[18]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.585      ; 4.754      ;
; 3.960 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_fill_bit                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.592      ; 4.764      ;
; 3.961 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_iw[2]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 4.755      ;
; 3.961 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_ld                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 4.755      ;
; 3.961 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_st                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 4.755      ;
; 3.961 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[5]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 4.755      ;
; 3.961 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[17]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 4.755      ;
; 3.961 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[11]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 4.753      ;
; 3.961 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator|av_readdata_pre[22]                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 4.753      ;
; 3.961 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 4.753      ;
; 3.965 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[26]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 4.744      ;
; 3.967 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[0]                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.583      ; 4.762      ;
; 3.968 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 4.773      ;
; 3.968 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[27]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 4.773      ;
; 3.968 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[26]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 4.773      ;
; 3.968 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[25]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 4.773      ;
; 3.970 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_mask[0]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 4.770      ;
; 3.970 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[10]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.747      ;
; 3.970 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[11]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.747      ;
; 3.970 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[20]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.747      ;
; 3.970 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[12]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.747      ;
; 3.970 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[19]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.747      ;
; 3.970 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_mask[3]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 4.770      ;
; 3.970 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_mask[1]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 4.770      ;
; 3.970 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[18]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.747      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                  ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_2 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_3 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]~_Duplicate_1 ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[0]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[1]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[2]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[3]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[4]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[5]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[6]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[7]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[0]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[1]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[2]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[3]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[4]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[5]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[6]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[7]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[10]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[11]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[12]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[13]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[14]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[15]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[1]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[2]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[3]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[4]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[5]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[6]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[7]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[8]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[9]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[10]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[11]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[12]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[13]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[14]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[15]              ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[1]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[2]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[3]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[4]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[5]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[6]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[7]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[8]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[9]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[10]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[11]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[12]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[13]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[14]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[15]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[16]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[17]               ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[8]                ;
; 4.578 ; 4.979        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|mult_u0_reg[9]                ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_4 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_5 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]~_Duplicate_2 ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[0]               ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[1]               ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[2]               ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[3]               ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[4]               ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[5]               ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[6]               ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[7]               ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[0]               ;
; 4.580 ; 4.981        ; 0.401          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[1]               ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[2]                                                                                                                                             ;
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[0]                                                                                                                                           ;
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[9]                                                                                                                                           ;
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                      ;
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                      ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_reg[15]                                                                                                                                           ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[10]                                                                                                                                            ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[11]                                                                                                                                            ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[12]                                                                                                                                            ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[3]                                                                                                                                             ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[5]                                                                                                                                             ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[6]                                                                                                                                             ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[7]                                                                                                                                             ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[8]                                                                                                                                             ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[9]                                                                                                                                             ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[11]                                                                                                                                          ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[13]                                                                                                                                          ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[1]                                                                                                                                           ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[28]                                                                                                                                          ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[29]                                                                                                                                          ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[2]                                                                                                                                           ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[30]                                                                                                                                          ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[31]                                                                                                                                          ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[3]                                                                                                                                           ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[4]                                                                                                                                           ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[5]                                                                                                                                           ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[6]                                                                                                                                           ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[7]                                                                                                                                           ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[8]                                                                                                                                           ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmairqena_reg                                                                                                                                                              ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[0]                                                                                                                                                         ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[1]                                                                                                                                                         ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[2]                                                                                                                                                         ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[3]                                                                                                                                                         ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[4]                                                                                                                                                         ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[5]                                                                                                                                                         ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[6]                                                                                                                                                         ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[7]                                                                                                                                                         ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                        ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1      ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[10]                                                                                                                                                  ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[14]                                                                                                                                                  ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[6]                                                                                                                                                   ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[7]                                                                                                                                                   ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[4]                                                                                                                                             ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[10]                                                                                                                                          ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[12]                                                                                                                                          ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[15]                                                                                                                                          ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[16]                                                                                                                                          ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[17]                                                                                                                                          ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[18]                                                                                                                                          ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[19]                                                                                                                                          ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                        ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                         ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                         ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                      ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                      ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                 ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 12.208 ; 12.428       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                  ;
; 12.208 ; 12.428       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                   ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[10]                                                                                                                                   ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[13]                                                                                                                                   ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[2]                                                                                                                                    ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[4]                                                                                                                                    ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[5]                                                                                                                                    ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[8]                                                                                                                                    ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.458 ; 49.678       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                         ;
; 49.459 ; 49.679       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ;
; 49.459 ; 49.679       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.514 ; 49.702       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.514 ; 49.702       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.514 ; 49.702       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.514 ; 49.702       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[0]                                                        ;
; 49.514 ; 49.702       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[15]                                                       ;
; 49.514 ; 49.702       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[35]                                                       ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[10]                                                       ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[12]                                                       ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[13]                                                       ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[14]                                                       ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[1]                                                        ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[2]                                                        ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[3]                                                        ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[4]                                                        ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[5]                                                        ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[6]                                                        ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[8]                                                        ;
; 49.515 ; 49.703       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[9]                                                        ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                          ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                          ;
; 49.517 ; 49.705       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                          ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[11]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[36]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[37]                                                       ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                     ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ;
; 49.518 ; 49.706       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.164 ; 3.189 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 8.548 ; 8.497 ; Rise       ; altera_reserved_tck                               ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.339 ; 1.444 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.341 ; 1.446 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.347 ; 1.452 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; adc_DOUT            ; CLOCK_50            ; 5.482 ; 5.854 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DO              ; CLOCK_50            ; 5.567 ; 5.848 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.407  ; 1.258  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.568 ; -0.644 ; Rise       ; altera_reserved_tck                               ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.756 ; -0.860 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.756 ; -0.860 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.753 ; -0.857 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.760 ; -0.864 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.761 ; -0.865 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.761 ; -0.865 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.758 ; -0.862 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.758 ; -0.862 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; adc_DOUT            ; CLOCK_50            ; -4.637 ; -4.975 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DO              ; CLOCK_50            ; -4.749 ; -5.022 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.367 ; 12.825 ; Fall       ; altera_reserved_tck                               ;
; sdr_clk             ; CLOCK_50            ; 2.880  ;        ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; sdr_clk             ; CLOCK_50            ;        ; 2.544  ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; SDR_A[*]            ; CLOCK_50            ; 4.182  ; 3.855  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[0]           ; CLOCK_50            ; 4.157  ; 3.830  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[1]           ; CLOCK_50            ; 3.879  ; 3.628  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[2]           ; CLOCK_50            ; 4.182  ; 3.855  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[3]           ; CLOCK_50            ; 3.862  ; 3.611  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[4]           ; CLOCK_50            ; 3.857  ; 3.606  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[5]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[6]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[7]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[8]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[9]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[10]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[11]          ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_BA[*]           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CAS_N           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CS_N            ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.889  ; 3.622  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_RAS_N           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_WE_N            ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]           ; CLOCK_50            ; 6.749  ; 6.459  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]          ; CLOCK_50            ; 5.153  ; 4.986  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]          ; CLOCK_50            ; 5.103  ; 4.976  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]          ; CLOCK_50            ; 5.852  ; 5.551  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]          ; CLOCK_50            ; 5.481  ; 5.351  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]          ; CLOCK_50            ; 5.388  ; 5.242  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]          ; CLOCK_50            ; 6.749  ; 6.459  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]          ; CLOCK_50            ; 5.597  ; 5.400  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]          ; CLOCK_50            ; 5.630  ; 5.432  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_RS             ; CLOCK_50            ; 5.477  ; 5.218  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nCS            ; CLOCK_50            ; 6.074  ; 6.364  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nWR            ; CLOCK_50            ; 4.560  ; 4.760  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; START_LED           ; CLOCK_50            ; 7.096  ; 6.707  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DCLK            ; CLOCK_50            ; 4.726  ; 4.533  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DIN             ; CLOCK_50            ; 5.898  ; 5.682  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_CLK             ; CLOCK_50            ; 5.135  ; 5.336  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DI              ; CLOCK_50            ; 5.115  ; 5.265  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_nCS             ; CLOCK_50            ; 5.518  ; 5.723  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.032 ; 10.495 ; Fall       ; altera_reserved_tck                               ;
; sdr_clk             ; CLOCK_50            ; 2.381  ;        ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; sdr_clk             ; CLOCK_50            ;        ; 2.048  ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; SDR_A[*]            ; CLOCK_50            ; 3.433  ; 3.182  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[0]           ; CLOCK_50            ; 3.734  ; 3.407  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[1]           ; CLOCK_50            ; 3.454  ; 3.203  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[2]           ; CLOCK_50            ; 3.757  ; 3.430  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[3]           ; CLOCK_50            ; 3.438  ; 3.187  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[4]           ; CLOCK_50            ; 3.433  ; 3.182  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[5]           ; CLOCK_50            ; 3.436  ; 3.185  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[6]           ; CLOCK_50            ; 3.437  ; 3.186  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[7]           ; CLOCK_50            ; 3.437  ; 3.186  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[8]           ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[9]           ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[10]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[11]          ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_BA[*]           ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CAS_N           ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CS_N            ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.474  ; 3.206  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.473  ; 3.205  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.473  ; 3.205  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.469  ; 3.201  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.469  ; 3.201  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.472  ; 3.204  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.466  ; 3.198  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.472  ; 3.204  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_RAS_N           ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_WE_N            ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]           ; CLOCK_50            ; 4.514  ; 4.387  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]          ; CLOCK_50            ; 4.556  ; 4.391  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]          ; CLOCK_50            ; 4.514  ; 4.387  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]          ; CLOCK_50            ; 5.233  ; 4.939  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]          ; CLOCK_50            ; 4.876  ; 4.747  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]          ; CLOCK_50            ; 4.787  ; 4.643  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]          ; CLOCK_50            ; 6.093  ; 5.810  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]          ; CLOCK_50            ; 4.988  ; 4.794  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]          ; CLOCK_50            ; 5.019  ; 4.824  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_RS             ; CLOCK_50            ; 4.873  ; 4.619  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nCS            ; CLOCK_50            ; 5.442  ; 5.725  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nWR            ; CLOCK_50            ; 3.989  ; 4.185  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; START_LED           ; CLOCK_50            ; 6.428  ; 6.050  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DCLK            ; CLOCK_50            ; 4.152  ; 3.962  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DIN             ; CLOCK_50            ; 5.277  ; 5.065  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_CLK             ; CLOCK_50            ; 4.535  ; 4.732  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DI              ; CLOCK_50            ; 4.521  ; 4.670  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_nCS             ; CLOCK_50            ; 4.908  ; 5.110  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.670 ; 3.324 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.670 ; 3.324 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.664 ; 3.318 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.664 ; 3.318 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.667 ; 3.321 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.660 ; 3.314 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.662 ; 3.316 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.662 ; 3.316 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 5.388 ; 5.218 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 6.721 ; 6.568 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 6.881 ; 6.703 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 6.881 ; 6.703 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 6.881 ; 6.703 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 6.888 ; 6.710 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 6.344 ; 6.174 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 5.388 ; 5.218 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 5.388 ; 5.218 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.249 ; 2.903 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.249 ; 2.903 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.248 ; 2.902 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.247 ; 2.901 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.247 ; 2.901 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.243 ; 2.897 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.243 ; 2.897 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.246 ; 2.900 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.240 ; 2.894 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 4.761 ; 4.591 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 6.076 ; 5.923 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 6.236 ; 6.058 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 6.236 ; 6.058 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 6.236 ; 6.058 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 6.243 ; 6.065 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 5.679 ; 5.509 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 4.761 ; 4.591 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 4.761 ; 4.591 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.369     ; 3.715     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.369     ; 3.715     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.363     ; 3.709     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.363     ; 3.709     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.366     ; 3.712     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.359     ; 3.705     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.361     ; 3.707     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.361     ; 3.707     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 5.175     ; 5.345     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 6.477     ; 6.630     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 6.612     ; 6.790     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 6.612     ; 6.790     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 6.612     ; 6.790     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 6.619     ; 6.797     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 6.053     ; 6.223     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 5.175     ; 5.345     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 5.175     ; 5.345     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.947     ; 3.293     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.947     ; 3.293     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.946     ; 3.292     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.945     ; 3.291     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.945     ; 3.291     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.941     ; 3.287     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.941     ; 3.287     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.944     ; 3.290     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.938     ; 3.284     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 4.550     ; 4.720     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 5.835     ; 5.988     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 5.970     ; 6.148     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 5.970     ; 6.148     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 5.970     ; 6.148     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 5.977     ; 6.155     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 5.393     ; 5.563     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 4.550     ; 4.720     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 4.550     ; 4.720     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 35
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 11.650 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_touchpanel:touchpanel|irq_reg                                                                                                                                 ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                                                                            ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                     ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                                    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|monitor_ready ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 11.650                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.678        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 2.972        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 12.838                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 8.847        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 3.991        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 12.869                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 8.848        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 4.021        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 12.890                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 8.847        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 4.043        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.023                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 8.850        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 4.173        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.026                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 8.872        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 4.154        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.028                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 9.057        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 3.971        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.054                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 9.054        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 4.000        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.081                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 9.056        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 4.025        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.805                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 8.846        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 4.959        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 13.919                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.849        ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 5.070        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.256                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.845        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.411        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 14.290                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7] ;                        ;              ;                  ; 9.058        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7] ;                        ;              ;                  ; 5.232        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 14.423                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8] ;                        ;              ;                  ; 8.845        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8] ;                        ;              ;                  ; 5.578        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 14.601                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.846        ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.755        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.014                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4] ;                        ;              ;                  ; 8.849        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4] ;                        ;              ;                  ; 6.165        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.215                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2] ;                        ;              ;                  ; 8.848        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2] ;                        ;              ;                  ; 6.367        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.307                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0] ;                        ;              ;                  ; 8.848        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0] ;                        ;              ;                  ; 6.459        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.340                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5] ;                        ;              ;                  ; 9.056        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5] ;                        ;              ;                  ; 6.284        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.395                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3] ;                        ;              ;                  ; 9.056        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3] ;                        ;              ;                  ; 6.339        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.501                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6] ;                        ;              ;                  ; 9.058        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6] ;                        ;              ;                  ; 6.443        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 16.016                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 8.232        ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 7.784        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 16.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1] ;                        ;              ;                  ; 8.646        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1] ;                        ;              ;                  ; 7.541        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 16.928                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 8.850        ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 8.078        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 17.668                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 8.847        ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 8.821        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_touchpanel:touchpanel|irq_reg                                                                                     ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 23.598                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                         ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_touchpanel:touchpanel|irq_reg                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 8.356        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 8.846        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 6.396        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                            ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 25.822                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 8.845        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 8.849        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.128        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 26.622                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                         ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|dmairqena_reg                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|irqena_reg                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.059        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 8.849        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.714        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                        ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 26.831                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                         ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.059        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.059        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.713        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 43.301                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.831       ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 19.470       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 44.307                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.826       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 20.481       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 45.361                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.850       ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 21.511       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 46.316                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.829       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 22.487       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.025                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.849       ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.176       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.590                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.059       ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.531       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 88.28 MHz  ; 88.28 MHz       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 114.53 MHz ; 114.53 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 139.65 MHz ; 139.65 MHz      ; altera_reserved_tck                               ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1.269  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 13.672 ; 0.000         ;
; altera_reserved_tck                               ; 46.766 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.382 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.382 ; 0.000         ;
; altera_reserved_tck                               ; 0.401 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.337  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 20.747 ; 0.000         ;
; altera_reserved_tck                               ; 48.553 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 1.094 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 2.596 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 3.498 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.608  ; 0.000         ;
; CLOCK_50                                          ; 9.855  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 12.162 ; 0.000         ;
; altera_reserved_tck                               ; 49.328 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.269 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.657      ;
; 1.269 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.657      ;
; 1.270 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.656      ;
; 1.298 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.627      ;
; 1.298 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.627      ;
; 1.299 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.626      ;
; 1.380 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.543      ;
; 1.380 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.543      ;
; 1.381 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.542      ;
; 1.382 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.541      ;
; 1.382 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.541      ;
; 1.383 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.540      ;
; 1.501 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.462      ;
; 1.501 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.462      ;
; 1.501 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.462      ;
; 1.517 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.446      ;
; 1.517 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.446      ;
; 1.517 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.446      ;
; 1.552 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.388      ;
; 1.552 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.388      ;
; 1.552 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.388      ;
; 1.552 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.388      ;
; 1.552 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.388      ;
; 1.552 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.388      ;
; 1.559 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_hazard_M                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.373      ;
; 1.559 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_hazard_M                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.373      ;
; 1.560 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_hazard_M                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.372      ;
; 1.563 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.377      ;
; 1.563 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.377      ;
; 1.563 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[20]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.377      ;
; 1.563 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.377      ;
; 1.563 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.377      ;
; 1.568 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.372      ;
; 1.568 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.372      ;
; 1.568 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.372      ;
; 1.568 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.372      ;
; 1.568 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.372      ;
; 1.568 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.372      ;
; 1.579 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.361      ;
; 1.579 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.361      ;
; 1.579 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[20]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.361      ;
; 1.579 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.361      ;
; 1.579 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.361      ;
; 1.587 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.351      ;
; 1.587 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.351      ;
; 1.588 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.350      ;
; 1.602 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[20]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.323      ;
; 1.613 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.327      ;
; 1.619 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 8.341      ;
; 1.619 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 8.341      ;
; 1.619 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 8.341      ;
; 1.642 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.297      ;
; 1.646 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.303      ;
; 1.647 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 8.310      ;
; 1.647 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 8.310      ;
; 1.647 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 8.310      ;
; 1.648 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[20]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.292      ;
; 1.655 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.316      ;
; 1.655 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.316      ;
; 1.655 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.316      ;
; 1.655 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_mul_lsw                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.289      ;
; 1.655 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_mul_lsw                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.289      ;
; 1.656 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_mul_lsw                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.288      ;
; 1.670 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.267      ;
; 1.670 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.267      ;
; 1.670 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.267      ;
; 1.670 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.267      ;
; 1.670 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.267      ;
; 1.670 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.267      ;
; 1.675 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.273      ;
; 1.677 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie_OTERM9           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.249      ;
; 1.677 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM365     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.249      ;
; 1.681 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.282      ;
; 1.681 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.282      ;
; 1.681 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.282      ;
; 1.681 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.256      ;
; 1.681 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.256      ;
; 1.681 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[20]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.256      ;
; 1.681 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.256      ;
; 1.681 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.256      ;
; 1.706 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.242      ;
; 1.706 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.242      ;
; 1.706 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.242      ;
; 1.706 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.242      ;
; 1.706 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.242      ;
; 1.706 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.242      ;
; 1.706 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie_OTERM9           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.219      ;
; 1.706 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM365     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.219      ;
; 1.711 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[20]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 8.241      ;
; 1.717 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.231      ;
; 1.717 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.231      ;
; 1.717 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[20]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.231      ;
; 1.717 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.231      ;
; 1.717 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.231      ;
; 1.720 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[6]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 8.241      ;
; 1.720 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[10]                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 8.241      ;
; 1.722 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[0]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 8.228      ;
; 1.722 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[1]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 8.228      ;
; 1.722 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[3]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 8.228      ;
; 1.722 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc_plus_one[5]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 8.228      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 13.672 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.278     ;
; 13.672 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.278     ;
; 13.686 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.264     ;
; 13.686 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.264     ;
; 13.981 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.969     ;
; 13.981 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.969     ;
; 13.995 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.955     ;
; 13.995 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.955     ;
; 14.021 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.929     ;
; 14.021 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.929     ;
; 14.031 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.919     ;
; 14.031 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.919     ;
; 14.084 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.864     ;
; 14.084 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.864     ;
; 14.084 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.864     ;
; 14.084 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.864     ;
; 14.084 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.864     ;
; 14.084 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.864     ;
; 14.084 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.864     ;
; 14.098 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.850     ;
; 14.098 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.850     ;
; 14.098 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.850     ;
; 14.098 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.850     ;
; 14.098 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.850     ;
; 14.098 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.850     ;
; 14.098 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.850     ;
; 14.162 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.788     ;
; 14.176 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.774     ;
; 14.244 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[11] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.706     ;
; 14.244 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[11] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.706     ;
; 14.266 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[3]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.684     ;
; 14.266 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[3]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.684     ;
; 14.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.654     ;
; 14.308 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.640     ;
; 14.330 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.620     ;
; 14.330 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.620     ;
; 14.339 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_write        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.608     ;
; 14.339 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_read         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.608     ;
; 14.340 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.610     ;
; 14.340 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.610     ;
; 14.387 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[12] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.563     ;
; 14.387 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[12] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.563     ;
; 14.392 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[8]                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.557     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[11] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[9]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[8]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[10] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[12] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[13] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[14] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.396 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[15] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.553     ;
; 14.406 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[8]                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.543     ;
; 14.408 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_write        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.539     ;
; 14.408 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_read         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[11] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[9]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[8]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[10] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[12] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[13] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[14] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.410 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[15] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.539     ;
; 14.418 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[4]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 10.534     ;
; 14.418 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[4]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 10.534     ;
; 14.433 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.515     ;
; 14.433 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.515     ;
; 14.433 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.515     ;
; 14.433 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.515     ;
; 14.433 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.515     ;
; 14.433 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.515     ;
; 14.433 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.515     ;
; 14.443 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.505     ;
; 14.443 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.505     ;
; 14.443 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.505     ;
; 14.443 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.505     ;
; 14.443 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.505     ;
; 14.443 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.505     ;
; 14.443 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.505     ;
; 14.511 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.439     ;
; 14.521 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.429     ;
; 14.553 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[11] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.397     ;
; 14.553 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[11] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.397     ;
; 14.566 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|ncs_reg     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.384     ;
; 14.566 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|irqena_reg  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.384     ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.379      ; 3.635      ;
; 46.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.379      ; 3.614      ;
; 46.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.383      ; 3.570      ;
; 47.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.378      ; 3.240      ;
; 47.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.379      ; 3.199      ;
; 47.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.380      ; 2.862      ;
; 47.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.379      ; 2.823      ;
; 47.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.381      ; 2.817      ;
; 47.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.384      ; 2.819      ;
; 47.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.380      ; 2.776      ;
; 47.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.383      ; 2.650      ;
; 47.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.380      ; 2.578      ;
; 47.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.380      ; 2.565      ;
; 47.856 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.370      ; 2.536      ;
; 47.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.383      ; 2.524      ;
; 47.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.383      ; 2.408      ;
; 49.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.380      ; 1.301      ;
; 49.149 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.382      ; 1.255      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.082      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.082      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.082      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.082      ;
; 93.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.681      ;
; 93.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.681      ;
; 93.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.681      ;
; 93.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.681      ;
; 93.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.483      ;
; 93.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.483      ;
; 93.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.483      ;
; 93.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.483      ;
; 93.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.232      ;
; 93.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.232      ;
; 93.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.232      ;
; 93.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.232      ;
; 93.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.232      ;
; 93.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.232      ;
; 93.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.232      ;
; 93.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.232      ;
; 93.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.232      ;
; 93.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.232      ;
; 93.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.152      ;
; 93.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.152      ;
; 93.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.152      ;
; 93.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.152      ;
; 93.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.146      ;
; 93.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.146      ;
; 93.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.146      ;
; 93.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.146      ;
; 93.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.146      ;
; 93.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.146      ;
; 93.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.146      ;
; 93.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.146      ;
; 93.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.146      ;
; 93.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.146      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.064      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.064      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.064      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.064      ;
; 94.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.884      ;
; 94.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.884      ;
; 94.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.884      ;
; 94.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.884      ;
; 94.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.884      ;
; 94.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.884      ;
; 94.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.884      ;
; 94.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.884      ;
; 94.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.798      ;
; 94.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.798      ;
; 94.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.798      ;
; 94.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.798      ;
; 94.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.798      ;
; 94.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.798      ;
; 94.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.798      ;
; 94.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.798      ;
; 94.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.751      ;
; 94.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.751      ;
; 94.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.751      ;
; 94.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.751      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.722      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.722      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.722      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.722      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.722      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.722      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.722      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.722      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.722      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.722      ;
; 94.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.633      ;
; 94.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.553      ;
; 94.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.553      ;
; 94.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.553      ;
; 94.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.553      ;
; 94.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.451      ;
; 94.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.383      ;
; 94.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.383      ;
; 94.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.383      ;
; 94.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.383      ;
; 94.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.383      ;
; 94.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.374      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.382 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[0]                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[0]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[1]                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[1]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[2]                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[2]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[3]                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[3]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[4]                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[4]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[5]                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[5]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[6]                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[6]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[7]                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[7]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq4                                                                                                                                                ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq4                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq3                                                                                                                                                ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq3                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq8                                                                                                                                                ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq8                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                            ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram|ram_block11a0~porta_datain_reg0      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.050      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_rs_reg                                                                                                                                            ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_rs_reg                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_start                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_start                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.684      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_state.IDLE                                                                                                                                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_state.IDLE                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_active                                                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_active                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_prevent_refill                                                                                                                                            ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_prevent_refill                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_custom_multi                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_custom_multi                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[2]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[2]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|avalon_ociram_readdata_ready            ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|avalon_ociram_readdata_ready            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3] ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4] ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|write                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|write                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|break_on_reset                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|break_on_reset                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[1]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[1]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|datacount[1]                                                                                                                                               ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|datacount[1]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|datacount[0]                                                                                                                                               ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|datacount[0]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|jtag_rd                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|jtag_rd                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_wr_reg                                                                                                                                            ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_wr_reg                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[1]                                                                                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|m_count[1]                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|end_begintransfer                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|end_begintransfer                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|burstcount_register_lint[2]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|burstcount_register_lint[2]                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|dma_state.DATAWAIT                                                                                                                                         ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|dma_state.DATAWAIT                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|read_reg                                                                                                                                                   ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|read_reg                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.382 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.400 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                                                       ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                                                       ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                               ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmastart_reg                                                                                                                                                       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmastart_reg                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.IDLE                                                                                                                                    ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.IDLE                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                                                                                      ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1]                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1]                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0]                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0]                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2]                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2]                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.RESWAIT                                                                                                                                                      ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.RESWAIT                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDI                                                                                                                                     ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDI                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]                                                                                                                                    ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadataerr_reg                                                                                                                                                     ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadataerr_reg                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|cdalter_reg                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|cdalter_reg                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|ROE                                                                                                                                                        ; cq_viola:inst|cq_viola_touchpanel:touchpanel|ROE                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|RRDY                                                                                                                                                       ; cq_viola:inst|cq_viola_touchpanel:touchpanel|RRDY                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|TOE                                                                                                                                                        ; cq_viola:inst|cq_viola_touchpanel:touchpanel|TOE                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator|wait_latency_counter[1]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator|wait_latency_counter[1]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmatimout_reg                                                                                                                                                      ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmatimout_reg                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                                        ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|avalonif_mmcdma:mmcdma|mmcifwr_reg                                                                                                                                                        ; cq_viola:inst|avalonif_mmcdma:mmcdma|mmcifwr_reg                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.READWAIT                                                                                                                                                     ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.READWAIT                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|MISO_reg                                                                                                                                                   ; cq_viola:inst|cq_viola_touchpanel:touchpanel|MISO_reg                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|SCLK_reg                                                                                                                                                   ; cq_viola:inst|cq_viola_touchpanel:touchpanel|SCLK_reg                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|transmitting                                                                                                                                               ; cq_viola:inst|cq_viola_touchpanel:touchpanel|transmitting                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|tx_holding_primed                                                                                                                                          ; cq_viola:inst|cq_viola_touchpanel:touchpanel|tx_holding_primed                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.416 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.010                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.100                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.716      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.725      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.752      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[9]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[37]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.762      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.770      ;
; 0.507 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.774      ;
; 0.511 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.778      ;
; 0.512 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.779      ;
; 0.514 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.781      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.873      ;
; 0.607 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.875      ;
; 0.609 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.877      ;
; 0.617 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[1]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.884      ;
; 0.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.887      ;
; 0.620 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.888      ;
; 0.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[19]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.888      ;
; 0.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.895      ;
; 0.627 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[5]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.895      ;
; 0.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.897      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.910      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.911      ;
; 0.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.919      ;
; 0.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.920      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.921      ;
; 0.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.922      ;
; 0.689 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.961      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.337 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 5.360      ;
; 4.337 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.355      ;
; 4.337 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 5.361      ;
; 4.337 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 5.359      ;
; 4.337 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 5.361      ;
; 4.337 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.355      ;
; 4.337 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 5.359      ;
; 4.337 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 5.358      ;
; 4.342 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.352      ;
; 4.342 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 5.353      ;
; 4.342 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.350      ;
; 4.342 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 5.352      ;
; 4.342 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 5.353      ;
; 4.342 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 5.353      ;
; 4.342 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 5.350      ;
; 4.342 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 5.353      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.363      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.366      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.366      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 5.365      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 5.364      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 5.364      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.360      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.360      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.363      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.370      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.370      ;
; 4.433 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.370      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.361      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.358      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.358      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.357      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.355      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.355      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.357      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.358      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.358      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.361      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.361      ;
; 4.438 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.361      ;
; 4.516 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 5.262      ;
; 4.528 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.254      ;
; 4.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 5.251      ;
; 4.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 5.253      ;
; 4.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 5.253      ;
; 4.541 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 5.257      ;
; 4.541 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 5.257      ;
; 4.545 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 5.240      ;
; 4.636 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_alu_subtract                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.295      ;
; 4.636 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_src2_choose_imm                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.295      ;
; 4.636 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[6]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.295      ;
; 4.636 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[13]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.295      ;
; 4.636 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[13]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.295      ;
; 4.636 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[26]                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.295      ;
; 4.651 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 5.119      ;
; 4.651 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.116      ;
; 4.651 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.113      ;
; 4.651 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.113      ;
; 4.651 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.117      ;
; 4.651 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.117      ;
; 4.651 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.118      ;
; 4.651 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 5.119      ;
; 4.656 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.111      ;
; 4.656 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.111      ;
; 4.656 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 5.110      ;
; 4.656 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.108      ;
; 4.656 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.108      ;
; 4.656 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 5.110      ;
; 4.656 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.111      ;
; 4.656 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.111      ;
; 4.662 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_logic                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.272      ;
; 4.662 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[13]                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.272      ;
; 4.662 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_cnt[0]                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.272      ;
; 4.662 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_cnt[0]                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.272      ;
; 4.662 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_cnt[1]                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.272      ;
; 4.662 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_cnt[2]                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.272      ;
; 4.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[29]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.258      ;
; 4.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[27]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.258      ;
; 4.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[27]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.258      ;
; 4.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[27]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.258      ;
; 4.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[27]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.258      ;
; 4.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[27]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.258      ;
; 4.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[27]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.258      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 5.269      ;
; 4.687 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[19]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.246      ;
; 4.687 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[19]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.246      ;
; 4.687 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[19]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.246      ;
; 4.687 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[19]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.246      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 20.747 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 4.176      ;
; 20.747 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 4.176      ;
; 20.747 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 4.176      ;
; 20.747 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 4.176      ;
; 20.747 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 4.176      ;
; 20.747 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 4.176      ;
; 20.776 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.110     ; 4.136      ;
; 20.776 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.110     ; 4.136      ;
; 20.776 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.110     ; 4.136      ;
; 20.782 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[11]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 4.152      ;
; 20.782 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[15]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 4.152      ;
; 20.782 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[6]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 4.152      ;
; 20.782 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[14]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 4.152      ;
; 20.782 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[12]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 4.152      ;
; 20.782 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[9]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 4.152      ;
; 20.782 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[1]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 4.152      ;
; 20.782 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[7]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 4.152      ;
; 20.783 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[8]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 4.152      ;
; 20.783 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[10]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 4.152      ;
; 20.783 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[4]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 4.152      ;
; 20.783 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[2]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 4.152      ;
; 20.783 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[13]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 4.152      ;
; 20.783 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[5]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 4.152      ;
; 20.792 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.156      ;
; 20.792 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.156      ;
; 20.792 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.156      ;
; 20.792 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.156      ;
; 20.792 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.156      ;
; 20.792 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.156      ;
; 20.792 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.156      ;
; 20.792 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.156      ;
; 20.794 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 4.133      ;
; 20.798 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.101     ; 4.123      ;
; 20.798 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.101     ; 4.123      ;
; 20.798 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.101     ; 4.123      ;
; 20.800 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 4.145      ;
; 20.800 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 4.145      ;
; 20.800 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 4.145      ;
; 20.800 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 4.145      ;
; 20.800 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 4.145      ;
; 20.800 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 4.145      ;
; 20.800 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 4.145      ;
; 20.800 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 4.145      ;
; 20.800 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 4.145      ;
; 20.800 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 4.145      ;
; 20.800 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 4.145      ;
; 21.035 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.228      ; 4.137      ;
; 21.035 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.228      ; 4.137      ;
; 21.035 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.228      ; 4.137      ;
; 21.035 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.228      ; 4.137      ;
; 21.035 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.228      ; 4.137      ;
; 21.035 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.228      ; 4.137      ;
; 21.035 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.228      ; 4.137      ;
; 21.035 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.228      ; 4.137      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_write                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.741      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_read                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.741      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.208 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.740      ;
; 21.214 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 3.711      ;
; 21.214 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 3.711      ;
; 21.215 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 3.714      ;
; 21.215 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 3.708      ;
; 21.215 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 3.708      ;
; 21.215 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 3.708      ;
; 21.215 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 3.714      ;
; 21.218 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 3.733      ;
; 21.218 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 3.733      ;
; 21.218 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|readdata[13]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 3.742      ;
; 21.218 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 3.740      ;
; 21.218 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 3.740      ;
; 21.218 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 3.740      ;
; 21.218 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|rsp_readdata[11]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 3.740      ;
; 21.218 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|rsp_readdata[18]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 3.742      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.381      ; 1.850      ;
; 48.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.381      ; 1.850      ;
; 48.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.383      ; 1.781      ;
; 96.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.690      ;
; 96.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.690      ;
; 96.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.690      ;
; 96.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.690      ;
; 96.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.690      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.344      ;
; 96.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.959      ;
; 96.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.959      ;
; 96.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.959      ;
; 96.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.959      ;
; 96.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.968      ;
; 96.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.968      ;
; 96.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.968      ;
; 96.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.968      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.617      ;
; 97.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 98.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.943      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.930      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.930      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.930      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.930      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.930      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.930      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.930      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.930      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.930      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.930      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.866      ;
; 98.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.850      ;
; 98.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.850      ;
; 98.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.850      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.850      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.850      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.850      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.850      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.621      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.621      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.621      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.621      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.621      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.621      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.621      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.621      ;
; 98.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.471      ;
; 98.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.471      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.717      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.717      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.717      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.717      ;
; 1.454  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.717      ;
; 1.454  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.717      ;
; 1.454  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.717      ;
; 1.456  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.725      ;
; 1.470  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.737      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.787      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.787      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.787      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.787      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.787      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.787      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.787      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.787      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.787      ;
; 1.540  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.813      ;
; 1.540  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.813      ;
; 1.540  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.813      ;
; 1.540  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.813      ;
; 1.540  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.813      ;
; 1.540  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.813      ;
; 1.540  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.813      ;
; 1.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.817      ;
; 1.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.817      ;
; 1.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.817      ;
; 1.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.817      ;
; 1.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.817      ;
; 1.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.817      ;
; 1.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.817      ;
; 1.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.817      ;
; 1.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.817      ;
; 1.546  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.817      ;
; 1.948  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.211      ;
; 1.948  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.211      ;
; 1.948  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.211      ;
; 1.948  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.211      ;
; 1.948  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.211      ;
; 1.948  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.211      ;
; 1.948  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.211      ;
; 1.948  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.211      ;
; 1.948  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.211      ;
; 1.948  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.211      ;
; 2.358  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.600      ;
; 2.358  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.600      ;
; 2.358  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.600      ;
; 2.358  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.600      ;
; 2.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.662      ;
; 2.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.662      ;
; 2.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.662      ;
; 2.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.662      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.959      ;
; 2.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.246      ;
; 2.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.246      ;
; 2.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.246      ;
; 2.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.246      ;
; 2.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.246      ;
; 50.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.544      ; 1.639      ;
; 50.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.542      ; 1.717      ;
; 50.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.542      ; 1.717      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.596 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.576      ; 3.367      ;
; 2.596 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.576      ; 3.367      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.590      ; 3.383      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.590      ; 3.383      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.365      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.365      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.365      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.365      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.365      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.365      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.365      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.365      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.365      ;
; 2.598 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.365      ;
; 2.600 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[5]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.370      ;
; 2.600 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[4]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.370      ;
; 2.600 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[7]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.370      ;
; 2.600 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[6]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.370      ;
; 2.600 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[2]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.370      ;
; 2.600 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[3]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.370      ;
; 2.600 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[0]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.370      ;
; 2.600 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[1]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.370      ;
; 2.600 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmairqena_reg                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.575      ; 3.370      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 3.370      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[3]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[12]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[10]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[8]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[7]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[9]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[6]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[5]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[2]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[4]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[5]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[31]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.371      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 3.370      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[7]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 3.370      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[6]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 3.370      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[10]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 3.370      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[14]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 3.370      ;
; 2.639 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 3.370      ;
; 2.640 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.522      ; 3.357      ;
; 2.640 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.522      ; 3.357      ;
; 2.640 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.522      ; 3.357      ;
; 2.642 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[13]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 3.374      ;
; 2.643 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 3.382      ;
; 2.643 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 3.382      ;
; 2.643 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 3.382      ;
; 2.643 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 3.382      ;
; 2.643 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 3.382      ;
; 2.643 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 3.382      ;
; 2.643 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 3.382      ;
; 2.643 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 3.382      ;
; 2.644 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 3.382      ;
; 2.644 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 3.382      ;
; 2.651 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.517      ; 3.363      ;
; 2.651 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.517      ; 3.363      ;
; 2.672 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.504      ; 3.371      ;
; 2.672 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.504      ; 3.371      ;
; 2.672 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.504      ; 3.371      ;
; 2.672 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[11]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 3.370      ;
; 2.672 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[1]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 3.370      ;
; 2.672 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[3]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 3.370      ;
; 2.672 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[6]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 3.370      ;
; 2.672 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[7]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 3.370      ;
; 2.672 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[8]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 3.370      ;
; 2.672 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[11]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 3.370      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[10]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.501      ; 3.369      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[12]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.501      ; 3.369      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[15]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.501      ; 3.369      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[19]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.501      ; 3.369      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[17]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.501      ; 3.369      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[18]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.501      ; 3.369      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[16]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.501      ; 3.369      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[29]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.502      ; 3.370      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[28]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.502      ; 3.370      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[30]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.502      ; 3.370      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[4]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.501      ; 3.369      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.343      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.343      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.343      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.343      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.343      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.493      ; 3.368      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[2]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 3.371      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[9]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 3.371      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[0]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 3.371      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_reg[15]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.491      ; 3.366      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.493      ; 3.368      ;
; 3.098 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 3.352      ;
; 3.098 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 3.352      ;
; 3.099 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 3.356      ;
; 3.099 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 3.350      ;
; 3.099 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 3.350      ;
; 3.099 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 3.350      ;
; 3.099 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 3.356      ;
; 3.101 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 3.372      ;
; 3.101 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 3.372      ;
; 3.101 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 3.368      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_issue                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 4.288      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw_valid                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 4.288      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_valid_from_D                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 4.288      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM369                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 4.288      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM367                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 4.288      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM25                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 4.288      ;
; 3.513 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[13]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 4.287      ;
; 3.513 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[14]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 4.287      ;
; 3.513 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[15]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 4.287      ;
; 3.513 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[16]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 4.287      ;
; 3.513 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[11]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 4.287      ;
; 3.513 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[25]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 4.287      ;
; 3.513 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_line[3]                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 4.286      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[0]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.288      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[2]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.288      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[1]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.288      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[10]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.288      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[3]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.288      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc[4]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.288      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[4]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.288      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[8]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.288      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[7]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.288      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[6]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.288      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[9]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.288      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|address_register[6]                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 4.289      ;
; 3.525 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 4.279      ;
; 3.525 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 4.279      ;
; 3.525 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 4.279      ;
; 3.525 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 4.279      ;
; 3.525 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 4.279      ;
; 3.525 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 4.279      ;
; 3.527 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_compare_op[0]                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.287      ;
; 3.527 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[19]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.287      ;
; 3.527 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[10]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.287      ;
; 3.527 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[17]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.287      ;
; 3.527 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[23]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.287      ;
; 3.527 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[20]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.287      ;
; 3.527 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[18]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.287      ;
; 3.527 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_iw[0]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.287      ;
; 3.531 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[2]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 4.288      ;
; 3.531 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_waddr[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.556      ; 4.282      ;
; 3.531 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[1]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 4.288      ;
; 3.531 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_ld_signed                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 4.288      ;
; 3.531 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[5]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 4.288      ;
; 3.532 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[15]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.553      ; 4.280      ;
; 3.532 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[8]                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.553      ; 4.280      ;
; 3.532 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[14]                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.553      ; 4.280      ;
; 3.532 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[14]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.553      ; 4.280      ;
; 3.532 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mem_byte_en[2]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.553      ; 4.280      ;
; 3.532 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[31]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.553      ; 4.280      ;
; 3.532 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mem_byte_en[0]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.553      ; 4.280      ;
; 3.532 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mem_byte_en[3]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.553      ; 4.280      ;
; 3.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[0]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 4.280      ;
; 3.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[24]                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 4.280      ;
; 3.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[31]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 4.280      ;
; 3.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[2]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 4.280      ;
; 3.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[18]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 4.280      ;
; 3.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[18]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 4.280      ;
; 3.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[18]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 4.280      ;
; 3.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[23]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 4.280      ;
; 3.533 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[18]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 4.280      ;
; 3.535 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 4.279      ;
; 3.535 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[1]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 4.279      ;
; 3.535 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[2]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 4.279      ;
; 3.535 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[3]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 4.279      ;
; 3.535 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[4]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 4.279      ;
; 3.535 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[5]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 4.279      ;
; 3.535 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[6]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 4.279      ;
; 3.535 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[7]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 4.279      ;
; 3.536 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_pc[18]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 4.288      ;
; 3.536 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[4]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 4.288      ;
; 3.541 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_fill_bit                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.553      ; 4.289      ;
; 3.542 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[26]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 4.277      ;
; 3.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_iw[2]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 4.282      ;
; 3.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_ld                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 4.282      ;
; 3.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_st                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 4.282      ;
; 3.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[5]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 4.282      ;
; 3.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[10]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 4.275      ;
; 3.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[11]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 4.275      ;
; 3.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[20]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 4.275      ;
; 3.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[12]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 4.275      ;
; 3.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[19]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 4.275      ;
; 3.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[18]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 4.275      ;
; 3.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[17]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 4.282      ;
; 3.544 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[10]                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 4.276      ;
; 3.544 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_partial_prod[12]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 4.276      ;
; 3.544 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_partial_prod[15]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 4.276      ;
; 3.544 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[10]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 4.276      ;
; 3.544 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[10]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 4.276      ;
; 3.545 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[11]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 4.280      ;
; 3.545 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator|av_readdata_pre[22]                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 4.280      ;
; 3.545 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 4.280      ;
; 3.546 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[0]                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 4.290      ;
; 3.547 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_waddr[13]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.545      ; 4.287      ;
; 3.547 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_iw[19]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.545      ; 4.287      ;
; 3.547 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[13]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.545      ; 4.287      ;
; 3.547 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[14]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.545      ; 4.287      ;
; 3.549 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 4.296      ;
; 3.552 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 4.299      ;
; 3.552 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.548      ; 4.295      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_2                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]~_Duplicate_3                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]~_Duplicate_1                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[0]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[1]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[2]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[3]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[4]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[5]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[6]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|dataa_reg[7]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[0]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[1]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[2]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[3]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[4]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[5]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[6]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|datab_reg[7]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[0]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[10]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[11]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[12]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[13]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[14]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[15]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[1]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[2]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[3]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[4]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[5]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[6]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[7]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[8]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multa_reg[9]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[0]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[10]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[11]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[12]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[13]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[14]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[15]                                                                                                                                                                                                                                                        ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[1]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[2]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[3]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[4]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[5]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[6]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[7]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[8]                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|multb_reg[9]                                                                                                                                                                                                                                                         ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[0]                                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[10]                                                                                                                                                                                                                                                                             ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[11]                                                                                                                                                                                                                                                                             ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[12]                                                                                                                                                                                                                                                                             ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[13]                                                                                                                                                                                                                                                                             ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[14]                                                                                                                                                                                                                                                                             ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[15]                                                                                                                                                                                                                                                                             ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[1]                                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[2]                                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[3]                                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[4]                                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[5]                                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[6]                                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[7]                                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[8]                                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_src1[9]                                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.162 ; 12.378       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ;
; 12.162 ; 12.378       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                 ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                  ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                        ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                         ;
; 12.165 ; 12.381       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                         ;
; 12.166 ; 12.382       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmairqena_reg                                                                                                                                                              ;
; 12.166 ; 12.382       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[0]                                                                                                                                                         ;
; 12.166 ; 12.382       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[1]                                                                                                                                                         ;
; 12.166 ; 12.382       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[2]                                                                                                                                                         ;
; 12.166 ; 12.382       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[3]                                                                                                                                                         ;
; 12.166 ; 12.382       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[4]                                                                                                                                                         ;
; 12.166 ; 12.382       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[5]                                                                                                                                                         ;
; 12.166 ; 12.382       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[6]                                                                                                                                                         ;
; 12.166 ; 12.382       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[7]                                                                                                                                                         ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[12]                                                                                                                                            ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[2]                                                                                                                                             ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[7]                                                                                                                                             ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[8]                                                                                                                                             ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[9]                                                                                                                                             ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[0]                                                                                                                                           ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[4]                                                                                                                                           ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[5]                                                                                                                                           ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[9]                                                                                                                                           ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                        ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1      ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[10]                                                                                                                                                  ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[14]                                                                                                                                                  ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[6]                                                                                                                                                   ;
; 12.168 ; 12.384       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[7]                                                                                                                                                   ;
; 12.169 ; 12.385       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[10]                                                                                                                                            ;
; 12.169 ; 12.385       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[3]                                                                                                                                             ;
; 12.169 ; 12.385       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[5]                                                                                                                                             ;
; 12.169 ; 12.385       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[6]                                                                                                                                             ;
; 12.169 ; 12.385       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[2]                                                                                                                                           ;
; 12.169 ; 12.385       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[31]                                                                                                                                          ;
; 12.169 ; 12.385       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                        ;
; 12.169 ; 12.385       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                        ;
; 12.169 ; 12.385       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                        ;
; 12.169 ; 12.385       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_reg[15]                                                                                                                                           ;
; 12.170 ; 12.386       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                      ;
; 12.170 ; 12.386       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                      ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[11]                                                                                                                                            ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[11]                                                                                                                                          ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[13]                                                                                                                                          ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[1]                                                                                                                                           ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[3]                                                                                                                                           ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[6]                                                                                                                                           ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[7]                                                                                                                                           ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[8]                                                                                                                                           ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                  ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                   ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                  ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                      ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                      ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                      ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[4]                                                                                                                                             ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[10]                                                                                                                                          ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[12]                                                                                                                                          ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[15]                                                                                                                                          ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[16]                                                                                                                                          ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[17]                                                                                                                                          ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[18]                                                                                                                                          ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[19]                                                                                                                                          ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[28]                                                                                                                                          ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[29]                                                                                                                                          ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[30]                                                                                                                                          ;
; 12.175 ; 12.391       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 12.175 ; 12.391       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.328 ; 49.544       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ;
; 49.328 ; 49.544       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                ;
; 49.330 ; 49.546       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                         ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[0]                                                        ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[15]                                                       ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[35]                                                       ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[10]                                                       ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[12]                                                       ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[13]                                                       ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[14]                                                       ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[1]                                                        ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[2]                                                        ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[3]                                                        ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[4]                                                        ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[5]                                                        ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[6]                                                        ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[8]                                                        ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[9]                                                        ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ;
; 49.372 ; 49.556       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16]                                                       ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25]                                                       ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26]                                                       ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27]                                                       ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28]                                                       ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29]                                                       ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30]                                                       ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32]                                                       ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33]                                                       ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34]                                                       ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[31]                                                       ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[7]                                                        ;
; 49.375 ; 49.559       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[17]                                                       ;
; 49.375 ; 49.559       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18]                                                       ;
; 49.375 ; 49.559       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[19]                                                       ;
; 49.375 ; 49.559       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[20]                                                       ;
; 49.375 ; 49.559       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[21]                                                       ;
; 49.375 ; 49.559       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[22]                                                       ;
; 49.375 ; 49.559       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[23]                                                       ;
; 49.375 ; 49.559       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[24]                                                       ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                 ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                 ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                 ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ;
; 49.376 ; 49.560       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.186 ; 3.168 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 8.430 ; 8.199 ; Rise       ; altera_reserved_tck                               ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.140 ; 1.234 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.140 ; 1.234 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.141 ; 1.235 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.142 ; 1.236 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.142 ; 1.236 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.146 ; 1.240 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.146 ; 1.240 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.143 ; 1.237 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.149 ; 1.243 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.149 ; 1.243 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; adc_DOUT            ; CLOCK_50            ; 4.855 ; 5.019 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DO              ; CLOCK_50            ; 4.932 ; 5.030 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.166  ; 0.968  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.777 ; -0.915 ; Rise       ; altera_reserved_tck                               ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.616 ; -0.711 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.617 ; -0.712 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.617 ; -0.712 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.621 ; -0.716 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.621 ; -0.716 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.618 ; -0.713 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.623 ; -0.718 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.623 ; -0.718 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.626 ; -0.721 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.626 ; -0.721 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; adc_DOUT            ; CLOCK_50            ; -4.103 ; -4.245 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DO              ; CLOCK_50            ; -4.205 ; -4.304 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.627 ; 11.941 ; Fall       ; altera_reserved_tck                               ;
; sdr_clk             ; CLOCK_50            ; 2.622  ;        ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; sdr_clk             ; CLOCK_50            ;        ; 2.308  ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; SDR_A[*]            ; CLOCK_50            ; 3.790  ; 3.516  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[0]           ; CLOCK_50            ; 3.769  ; 3.495  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[1]           ; CLOCK_50            ; 3.535  ; 3.349  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[2]           ; CLOCK_50            ; 3.790  ; 3.516  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[3]           ; CLOCK_50            ; 3.518  ; 3.332  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[4]           ; CLOCK_50            ; 3.515  ; 3.329  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[5]           ; CLOCK_50            ; 3.516  ; 3.330  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[6]           ; CLOCK_50            ; 3.517  ; 3.331  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[7]           ; CLOCK_50            ; 3.517  ; 3.331  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[8]           ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[9]           ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[10]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[11]          ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_BA[*]           ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CAS_N           ; CLOCK_50            ; 3.555  ; 3.359  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CS_N            ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.553  ; 3.357  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.552  ; 3.356  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.552  ; 3.356  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.548  ; 3.352  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.548  ; 3.352  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.546  ; 3.350  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.546  ; 3.350  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.543  ; 3.347  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.543  ; 3.347  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_RAS_N           ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_WE_N            ; CLOCK_50            ; 3.555  ; 3.359  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]           ; CLOCK_50            ; 6.376  ; 5.927  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]          ; CLOCK_50            ; 4.862  ; 4.603  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]          ; CLOCK_50            ; 4.751  ; 4.529  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]          ; CLOCK_50            ; 5.484  ; 5.044  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]          ; CLOCK_50            ; 5.125  ; 4.867  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]          ; CLOCK_50            ; 5.033  ; 4.770  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]          ; CLOCK_50            ; 6.376  ; 5.927  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]          ; CLOCK_50            ; 5.277  ; 4.973  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]          ; CLOCK_50            ; 5.312  ; 5.001  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_RS             ; CLOCK_50            ; 5.166  ; 4.807  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nCS            ; CLOCK_50            ; 5.584  ; 6.003  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nWR            ; CLOCK_50            ; 4.219  ; 4.488  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; START_LED           ; CLOCK_50            ; 6.690  ; 6.087  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DCLK            ; CLOCK_50            ; 4.453  ; 4.194  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DIN             ; CLOCK_50            ; 5.603  ; 5.223  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_CLK             ; CLOCK_50            ; 4.729  ; 5.082  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DI              ; CLOCK_50            ; 4.719  ; 4.965  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_nCS             ; CLOCK_50            ; 5.084  ; 5.410  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.338 ; 9.659 ; Fall       ; altera_reserved_tck                               ;
; sdr_clk             ; CLOCK_50            ; 2.161 ;       ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; sdr_clk             ; CLOCK_50            ;       ; 1.851 ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; SDR_A[*]            ; CLOCK_50            ; 3.144 ; 2.957 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[0]           ; CLOCK_50            ; 3.398 ; 3.123 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[1]           ; CLOCK_50            ; 3.163 ; 2.976 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[2]           ; CLOCK_50            ; 3.418 ; 3.143 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[3]           ; CLOCK_50            ; 3.147 ; 2.960 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[4]           ; CLOCK_50            ; 3.144 ; 2.957 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[5]           ; CLOCK_50            ; 3.145 ; 2.958 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[6]           ; CLOCK_50            ; 3.146 ; 2.959 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[7]           ; CLOCK_50            ; 3.146 ; 2.959 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[8]           ; CLOCK_50            ; 3.178 ; 2.982 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[9]           ; CLOCK_50            ; 3.178 ; 2.982 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[10]          ; CLOCK_50            ; 3.187 ; 2.991 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[11]          ; CLOCK_50            ; 3.178 ; 2.982 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_BA[*]           ; CLOCK_50            ; 3.187 ; 2.991 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.187 ; 2.991 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.187 ; 2.991 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CAS_N           ; CLOCK_50            ; 3.184 ; 2.988 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CS_N            ; CLOCK_50            ; 3.187 ; 2.991 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.172 ; 2.976 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.183 ; 2.987 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.183 ; 2.987 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.182 ; 2.986 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.181 ; 2.985 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.181 ; 2.985 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.177 ; 2.981 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.177 ; 2.981 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.180 ; 2.984 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.175 ; 2.979 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.175 ; 2.979 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.174 ; 2.978 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.172 ; 2.976 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.172 ; 2.976 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.174 ; 2.978 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.175 ; 2.979 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.175 ; 2.979 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.178 ; 2.982 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.180 ; 2.984 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.178 ; 2.982 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_RAS_N           ; CLOCK_50            ; 3.187 ; 2.991 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_WE_N            ; CLOCK_50            ; 3.184 ; 2.988 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]           ; CLOCK_50            ; 4.209 ; 3.991 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]          ; CLOCK_50            ; 4.312 ; 4.059 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]          ; CLOCK_50            ; 4.209 ; 3.991 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]          ; CLOCK_50            ; 4.913 ; 4.485 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]          ; CLOCK_50            ; 4.569 ; 4.316 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]          ; CLOCK_50            ; 4.480 ; 4.222 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]          ; CLOCK_50            ; 5.769 ; 5.333 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]          ; CLOCK_50            ; 4.714 ; 4.418 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]          ; CLOCK_50            ; 4.747 ; 4.444 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_RS             ; CLOCK_50            ; 4.607 ; 4.258 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nCS            ; CLOCK_50            ; 5.004 ; 5.411 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nWR            ; CLOCK_50            ; 3.694 ; 3.956 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; START_LED           ; CLOCK_50            ; 6.070 ; 5.485 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DCLK            ; CLOCK_50            ; 3.923 ; 3.670 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DIN             ; CLOCK_50            ; 5.027 ; 4.658 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_CLK             ; CLOCK_50            ; 4.179 ; 4.522 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DI              ; CLOCK_50            ; 4.173 ; 4.413 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_nCS             ; CLOCK_50            ; 4.524 ; 4.841 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.336 ; 3.060 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.336 ; 3.060 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.335 ; 3.059 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.334 ; 3.058 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.334 ; 3.058 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.330 ; 3.054 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.330 ; 3.054 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.333 ; 3.057 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.328 ; 3.052 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.328 ; 3.052 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 5.054 ; 4.888 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 6.336 ; 6.186 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 6.433 ; 6.248 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 6.433 ; 6.248 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 6.433 ; 6.248 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 6.443 ; 6.258 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 5.975 ; 5.809 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 5.054 ; 4.888 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 5.054 ; 4.888 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.967 ; 2.691 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.967 ; 2.691 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.966 ; 2.690 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.965 ; 2.689 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.965 ; 2.689 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.961 ; 2.685 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.961 ; 2.685 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.964 ; 2.688 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.958 ; 2.682 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.958 ; 2.682 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 4.484 ; 4.318 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 5.756 ; 5.606 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 5.853 ; 5.668 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 5.853 ; 5.668 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 5.853 ; 5.668 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 5.863 ; 5.678 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 5.367 ; 5.201 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 4.484 ; 4.318 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 4.484 ; 4.318 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.100     ; 3.376     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.100     ; 3.376     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.099     ; 3.375     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.098     ; 3.374     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.098     ; 3.374     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.094     ; 3.370     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.094     ; 3.370     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.097     ; 3.373     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.092     ; 3.368     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.092     ; 3.368     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 4.744     ; 4.910     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 5.901     ; 6.051     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 5.963     ; 6.148     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 5.963     ; 6.148     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 5.963     ; 6.148     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 5.968     ; 6.153     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 5.525     ; 5.691     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 4.744     ; 4.910     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 4.744     ; 4.910     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.730     ; 3.006     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.730     ; 3.006     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.729     ; 3.005     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.728     ; 3.004     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.728     ; 3.004     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.724     ; 3.000     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.724     ; 3.000     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.727     ; 3.003     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.721     ; 2.997     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.721     ; 2.997     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 4.180     ; 4.346     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 5.333     ; 5.483     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 5.395     ; 5.580     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 5.395     ; 5.580     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 5.395     ; 5.580     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 5.400     ; 5.585     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 4.929     ; 5.095     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 4.180     ; 4.346     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 4.180     ; 4.346     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 35
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 12.177 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_touchpanel:touchpanel|irq_reg                                                                                                                                 ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                                                                            ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                     ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                                    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|monitor_ready ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 12.177                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.790        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 3.387        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.315                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 8.945        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 4.370        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.338                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 8.945        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 4.393        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.360                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 8.945        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 4.415        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.478                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 8.947        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 4.531        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.490                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 8.980        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 4.510        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.499                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 9.152        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 4.347        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.520                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 9.150        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 4.370        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 13.546                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 9.152        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 4.394        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 14.168                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 8.943        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 5.225        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.299                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.947        ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 5.352        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.557                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.944        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.613        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 14.598                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7] ;                        ;              ;                  ; 9.153        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7] ;                        ;              ;                  ; 5.445        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 14.759                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8] ;                        ;              ;                  ; 8.943        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8] ;                        ;              ;                  ; 5.816        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 14.944                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.945        ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.999        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.331                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4] ;                        ;              ;                  ; 8.947        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4] ;                        ;              ;                  ; 6.384        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.540                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2] ;                        ;              ;                  ; 8.946        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2] ;                        ;              ;                  ; 6.594        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.603                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0] ;                        ;              ;                  ; 8.945        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0] ;                        ;              ;                  ; 6.658        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.666                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5] ;                        ;              ;                  ; 9.151        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5] ;                        ;              ;                  ; 6.515        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.696                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3] ;                        ;              ;                  ; 9.150        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3] ;                        ;              ;                  ; 6.546        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 15.819                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6] ;                        ;              ;                  ; 9.153        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6] ;                        ;              ;                  ; 6.666        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 16.254                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 8.353        ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 7.901        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 16.442                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1] ;                        ;              ;                  ; 8.742        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1] ;                        ;              ;                  ; 7.700        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 17.153                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 8.948        ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 8.205        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 17.867                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 8.945        ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 8.922        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_touchpanel:touchpanel|irq_reg                                                                                     ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 24.016                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                         ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_touchpanel:touchpanel|irq_reg                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 8.482        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 8.945        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 6.589        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                            ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 26.149                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 8.943        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 8.947        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.259        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 26.945                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                         ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|dmairqena_reg                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|irqena_reg                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.155        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 8.947        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.843        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                        ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 27.149                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                         ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.154        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.154        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.841        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 43.813                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.930       ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 19.883       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 44.655                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.924       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 20.731       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 45.670                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.947       ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 21.723       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 46.574                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.928       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 22.646       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.316                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.946       ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.370       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.876                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.154       ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.722       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.853  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 19.874 ; 0.000         ;
; altera_reserved_tck                               ; 48.801 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.142 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.161 ; 0.000         ;
; altera_reserved_tck                               ; 0.185 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 7.288  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 22.888 ; 0.000         ;
; altera_reserved_tck                               ; 49.563 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 0.502 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 1.300 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1.800 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.732  ; 0.000         ;
; CLOCK_50                                          ; 9.423  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; 12.234 ; 0.000         ;
; altera_reserved_tck                               ; 49.299 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.853 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 4.104      ;
; 5.854 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 4.103      ;
; 5.854 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 4.103      ;
; 5.887 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 4.073      ;
; 5.888 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 4.072      ;
; 5.888 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 4.072      ;
; 5.895 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 4.064      ;
; 5.896 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 4.063      ;
; 5.896 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 4.063      ;
; 5.937 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.021      ;
; 5.938 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.020      ;
; 5.938 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.020      ;
; 5.960 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 4.004      ;
; 5.994 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.973      ;
; 6.002 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.969      ;
; 6.002 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.964      ;
; 6.005 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_hazard_M                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.955      ;
; 6.006 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_hazard_M                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.954      ;
; 6.006 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_hazard_M                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.954      ;
; 6.008 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.958      ;
; 6.009 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.957      ;
; 6.009 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.957      ;
; 6.010 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.960      ;
; 6.027 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_mul_lsw                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.939      ;
; 6.028 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_mul_lsw                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.938      ;
; 6.028 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_mul_lsw                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.938      ;
; 6.035 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie_OTERM9           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.922      ;
; 6.035 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM365     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.922      ;
; 6.044 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.921      ;
; 6.052 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.917      ;
; 6.069 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie_OTERM9           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.891      ;
; 6.069 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM365     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.891      ;
; 6.075 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[1]                                                                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.895      ;
; 6.076 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[1]                                                                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.894      ;
; 6.076 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[1]                                                                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.894      ;
; 6.077 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie_OTERM9           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.882      ;
; 6.077 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM365     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.882      ;
; 6.078 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 3.899      ;
; 6.078 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 3.899      ;
; 6.078 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 3.899      ;
; 6.088 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.025     ; 3.894      ;
; 6.088 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.025     ; 3.894      ;
; 6.088 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.025     ; 3.894      ;
; 6.090 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[8]                                                                                                                      ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.877      ;
; 6.091 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[8]                                                                                                                      ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.876      ;
; 6.091 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[8]                                                                                                                      ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.876      ;
; 6.094 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[7]                                                                                                            ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.876      ;
; 6.095 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[7]                                                                                                            ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.875      ;
; 6.095 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[7]                                                                                                            ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.875      ;
; 6.095 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[1]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.874      ;
; 6.096 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[1]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.873      ;
; 6.096 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[1]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.873      ;
; 6.097 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 3.883      ;
; 6.097 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 3.883      ;
; 6.097 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 3.883      ;
; 6.100 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 3.880      ;
; 6.100 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 3.880      ;
; 6.100 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 3.880      ;
; 6.103 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[8]                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[30]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.858      ;
; 6.112 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_hazard_M                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.855      ;
; 6.115 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[20]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.847      ;
; 6.117 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[14]                                                                                                           ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.856      ;
; 6.117 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[20]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.837      ;
; 6.118 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.841      ;
; 6.118 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.841      ;
; 6.118 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.841      ;
; 6.118 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.841      ;
; 6.118 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.841      ;
; 6.118 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.841      ;
; 6.119 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie_OTERM9           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.839      ;
; 6.119 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM365     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.839      ;
; 6.121 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.839      ;
; 6.121 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.839      ;
; 6.121 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[20]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.839      ;
; 6.121 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.839      ;
; 6.121 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.839      ;
; 6.128 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 3.852      ;
; 6.128 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 3.852      ;
; 6.128 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 3.852      ;
; 6.133 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[1]                                                                                                            ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.836      ;
; 6.133 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_hazard_M                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.833      ;
; 6.134 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[1]                                                                                                            ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.835      ;
; 6.134 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[1]                                                                                                            ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.835      ;
; 6.134 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_hazard_M                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.832      ;
; 6.134 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_hazard_M                                                                                                                    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.832      ;
; 6.137 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[24]                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[30]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.827      ;
; 6.139 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.825      ;
; 6.139 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.825      ;
; 6.139 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.825      ;
; 6.139 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[30]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.825      ;
; 6.139 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[30]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.825      ;
; 6.139 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.825      ;
; 6.141 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.828      ;
; 6.141 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.828      ;
; 6.141 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.828      ;
; 6.145 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[30]                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.818      ;
; 6.148 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.817      ;
; 6.148 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.817      ;
; 6.148 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[20]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.817      ;
; 6.148 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[20]               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.817      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 19.874 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 5.098      ;
; 19.874 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 5.098      ;
; 19.920 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 5.052      ;
; 19.920 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 5.052      ;
; 20.013 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.959      ;
; 20.013 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.959      ;
; 20.050 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.922      ;
; 20.050 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.922      ;
; 20.059 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.913      ;
; 20.059 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.913      ;
; 20.070 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.900      ;
; 20.070 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.900      ;
; 20.070 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.900      ;
; 20.070 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.900      ;
; 20.070 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.900      ;
; 20.070 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.900      ;
; 20.070 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.900      ;
; 20.083 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.888      ;
; 20.083 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.888      ;
; 20.097 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.875      ;
; 20.105 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[8]                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.866      ;
; 20.116 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.854      ;
; 20.116 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.854      ;
; 20.116 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.854      ;
; 20.116 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.854      ;
; 20.116 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.854      ;
; 20.116 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.854      ;
; 20.116 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.854      ;
; 20.143 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.829      ;
; 20.147 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.823      ;
; 20.151 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[8]                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.820      ;
; 20.155 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[11] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.817      ;
; 20.155 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[11] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.817      ;
; 20.168 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[3]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.803      ;
; 20.168 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[3]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.803      ;
; 20.174 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_write        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.795      ;
; 20.174 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_read         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.795      ;
; 20.183 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[12] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.789      ;
; 20.183 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[12] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.789      ;
; 20.189 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.783      ;
; 20.189 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.783      ;
; 20.193 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.777      ;
; 20.206 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_write        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.763      ;
; 20.206 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_read         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.763      ;
; 20.222 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.749      ;
; 20.222 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.749      ;
; 20.246 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.724      ;
; 20.246 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.724      ;
; 20.246 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.724      ;
; 20.246 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.724      ;
; 20.246 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.724      ;
; 20.246 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.724      ;
; 20.246 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.724      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[11] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[9]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[8]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[10] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[12] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[13] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[14] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.248 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[15] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.722      ;
; 20.251 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[4]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.033     ; 4.723      ;
; 20.251 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[4]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.033     ; 4.723      ;
; 20.273 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.699      ;
; 20.278 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|ncs_reg     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.694      ;
; 20.278 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|irqena_reg  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.694      ;
; 20.279 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.690      ;
; 20.279 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.690      ;
; 20.279 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.690      ;
; 20.279 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.690      ;
; 20.279 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.690      ;
; 20.279 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.690      ;
; 20.279 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[5]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.690      ;
; 20.281 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[8]                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.690      ;
; 20.289 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[10]                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.682      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[11] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDO   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.678      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[11] ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.DONE  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 4.678      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[11] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[9]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[8]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[10] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[12] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[13] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[7]  ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[14] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.676      ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.652      ;
; 48.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.640      ;
; 48.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.626      ;
; 48.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.492      ;
; 48.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.475      ;
; 49.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.312      ;
; 49.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.280      ;
; 49.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.273      ;
; 49.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.274      ;
; 49.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.261      ;
; 49.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.226      ;
; 49.278 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.170      ;
; 49.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.163      ;
; 49.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.157      ;
; 49.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.131      ;
; 49.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.117      ;
; 49.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 0.593      ;
; 49.888 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 0.569      ;
; 96.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.346      ;
; 96.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.346      ;
; 96.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.346      ;
; 96.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.346      ;
; 96.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.129      ;
; 96.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.129      ;
; 96.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.129      ;
; 96.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.129      ;
; 96.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.034      ;
; 96.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.034      ;
; 96.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.034      ;
; 96.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.034      ;
; 96.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.951      ;
; 96.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.951      ;
; 96.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.951      ;
; 96.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.951      ;
; 97.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.923      ;
; 97.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.872      ;
; 97.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.872      ;
; 97.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.872      ;
; 97.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.872      ;
; 97.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.872      ;
; 97.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.872      ;
; 97.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.872      ;
; 97.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.872      ;
; 97.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.872      ;
; 97.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.872      ;
; 97.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.824      ;
; 97.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.824      ;
; 97.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.824      ;
; 97.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.824      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.836      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.836      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.836      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.836      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.836      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.836      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.836      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.836      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.836      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.836      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.723      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.723      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.723      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.723      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.723      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.723      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.723      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.723      ;
; 97.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.687      ;
; 97.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.687      ;
; 97.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.687      ;
; 97.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.687      ;
; 97.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.687      ;
; 97.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.687      ;
; 97.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.687      ;
; 97.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.687      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.646      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.646      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.646      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.646      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.646      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.646      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.646      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.646      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.646      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.646      ;
; 97.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.607      ;
; 97.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.607      ;
; 97.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.607      ;
; 97.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.607      ;
; 97.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.588      ;
; 97.389 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.566      ;
; 97.389 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.566      ;
; 97.389 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.566      ;
; 97.389 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.566      ;
; 97.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.567      ;
; 97.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.512      ;
; 97.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.512      ;
; 97.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.512      ;
; 97.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.512      ;
; 97.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.498      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.142 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[22]          ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a16~porta_datain_reg0                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.474      ;
; 0.149 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_tag[10]                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated|ram_block1a0~porta_datain_reg0                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.473      ;
; 0.149 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]         ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.480      ;
; 0.150 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_tag[7]                                                                                                                                                      ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated|ram_block1a0~porta_datain_reg0                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                              ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram|ram_block11a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                              ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram|ram_block11a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.482      ;
; 0.154 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]  ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a16~porta_address_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.484      ;
; 0.156 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]         ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.498      ;
; 0.161 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                              ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram|ram_block11a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.494      ;
; 0.161 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]  ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a16~porta_address_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.491      ;
; 0.163 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12] ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a16~porta_address_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.493      ;
; 0.175 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12] ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a0~porta_address_reg0                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.509      ;
; 0.178 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[0]                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[0]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[1]                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[1]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[2]                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[2]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[3]                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[3]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[4]                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[4]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[5]                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[5]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[6]                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[6]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[7]                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[7]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq4                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq4                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq3                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq3                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq8                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq8                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.183 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_dp_offset[0]                                                                                                                                                ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_address_reg0              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.506      ;
; 0.185 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|MonDReg[8]                                ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|MonDReg[8]                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_dp_offset[1]                                                                                                                                                ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_address_reg0              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.508      ;
; 0.185 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|jtag_rd                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|jtag_rd                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_rs_reg                                                                                                                                              ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_rs_reg                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator|wait_latency_counter[1]                                                                       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator|wait_latency_counter[1]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|iowrreq_reg                                                                                                                                                 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|iowrreq_reg                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|lcdsel_reg                                                                                                                                                  ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|lcdsel_reg                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|lcdrst_reg                                                                                                                                                  ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|lcdrst_reg                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|busy_reg                                                                                                                                                    ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|busy_reg                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|doneirq_reg                                                                                                                                                 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|doneirq_reg                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|doneirqena_reg                                                                                                                                              ; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|doneirqena_reg                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                          ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                          ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                          ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                          ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                          ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                          ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                          ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                          ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                          ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                        ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|waitcount[2]                                                                                                                                             ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|waitcount[2]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_state.IDLE                                                                                                                                          ; cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_state.IDLE                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.161 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.484      ;
; 0.163 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmaread_count[4]                                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.486      ;
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.504      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                                                       ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                                                       ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]                                                                                                                                    ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[0]                                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadataerr_reg                                                                                                                                                     ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadataerr_reg                                                                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|cdalter_reg                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|cdalter_reg                                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                               ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|ROE                                                                                                                                                        ; cq_viola:inst|cq_viola_touchpanel:touchpanel|ROE                                                                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|RRDY                                                                                                                                                       ; cq_viola:inst|cq_viola_touchpanel:touchpanel|RRDY                                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|TOE                                                                                                                                                        ; cq_viola:inst|cq_viola_touchpanel:touchpanel|TOE                                                                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmastart_reg                                                                                                                                                       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmastart_reg                                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.IDLE                                                                                                                                    ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.IDLE                                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                                                                                      ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1]                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1]                                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0]                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0]                                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2]                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[2]                                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator|wait_latency_counter[1]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator|wait_latency_counter[1]                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                                        ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|mmcifwr_reg                                                                                                                                                        ; cq_viola:inst|avalonif_mmcdma:mmcdma|mmcifwr_reg                                                                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.READWAIT                                                                                                                                                     ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.READWAIT                                                                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.RESWAIT                                                                                                                                                      ; cq_viola:inst|avalonif_mmcdma:mmcdma|state.RESWAIT                                                                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|MISO_reg                                                                                                                                                   ; cq_viola:inst|cq_viola_touchpanel:touchpanel|MISO_reg                                                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|SCLK_reg                                                                                                                                                   ; cq_viola:inst|cq_viola_touchpanel:touchpanel|SCLK_reg                                                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDI                                                                                                                                     ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state.SDI                                                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmatimout_reg                                                                                                                                                      ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmatimout_reg                                                                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmaread_count[6]                                                                                                                                                   ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.510      ;
; 0.187 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|transmitting                                                                                                                                               ; cq_viola:inst|cq_viola_touchpanel:touchpanel|transmitting                                                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_touchpanel:touchpanel|tx_holding_primed                                                                                                                                          ; cq_viola:inst|cq_viola_touchpanel:touchpanel|tx_holding_primed                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.010                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.100                                                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.204 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[37]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[9]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.328      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.332      ;
; 0.225 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.345      ;
; 0.229 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.349      ;
; 0.231 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.351      ;
; 0.234 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.354      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.258 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.383      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[1]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[19]                                                       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[5]                                                        ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.392      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.403      ;
; 0.294 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.417      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 2.575      ;
; 7.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 2.570      ;
; 7.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.576      ;
; 7.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 2.574      ;
; 7.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.576      ;
; 7.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 2.570      ;
; 7.288 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 2.574      ;
; 7.289 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 2.573      ;
; 7.290 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 2.573      ;
; 7.291 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.573      ;
; 7.291 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.570      ;
; 7.291 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.573      ;
; 7.291 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.573      ;
; 7.291 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.570      ;
; 7.291 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.573      ;
; 7.292 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 2.571      ;
; 7.316 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.583      ;
; 7.323 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.576      ;
; 7.326 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.579      ;
; 7.326 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.579      ;
; 7.327 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.577      ;
; 7.328 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.584      ;
; 7.328 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.584      ;
; 7.328 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.583      ;
; 7.328 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.582      ;
; 7.328 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.582      ;
; 7.328 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.578      ;
; 7.328 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.578      ;
; 7.328 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.588      ;
; 7.328 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.588      ;
; 7.328 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.588      ;
; 7.329 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.581      ;
; 7.329 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.581      ;
; 7.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.581      ;
; 7.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.579      ;
; 7.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.579      ;
; 7.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_alu_subtract                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.634      ;
; 7.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_src2_choose_imm                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.634      ;
; 7.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[6]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.634      ;
; 7.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[13]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.634      ;
; 7.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[13]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.634      ;
; 7.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[26]                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.634      ;
; 7.331 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.584      ;
; 7.331 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.581      ;
; 7.331 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.581      ;
; 7.331 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.578      ;
; 7.331 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.578      ;
; 7.331 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.581      ;
; 7.331 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.581      ;
; 7.331 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.584      ;
; 7.331 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.584      ;
; 7.331 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.584      ;
; 7.332 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.579      ;
; 7.336 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.569      ;
; 7.341 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_logic                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.627      ;
; 7.341 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[13]                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.627      ;
; 7.341 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_cnt[0]                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.627      ;
; 7.341 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_cnt[0]                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.627      ;
; 7.341 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_cnt[1]                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.627      ;
; 7.341 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_cnt[2]                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.627      ;
; 7.348 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[29]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.611      ;
; 7.348 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[27]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.611      ;
; 7.348 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[27]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.611      ;
; 7.348 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[27]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.611      ;
; 7.348 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[27]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.611      ;
; 7.348 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[27]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.611      ;
; 7.348 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[27]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.611      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.351 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.621      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[2]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.620      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[29]                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.620      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[5]                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.620      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[7]                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.620      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_alu_result[5]                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.620      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[19]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.608      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[19]                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.608      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[7]                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.620      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[19]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.608      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[19]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.608      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[19]                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.608      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[14]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.620      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[18]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.620      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[18]                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.620      ;
; 7.353 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[12]                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.620      ;
; 7.376 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 2.604      ;
; 7.376 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 2.604      ;
; 7.376 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 2.604      ;
; 7.376 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 2.604      ;
; 7.377 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 2.589      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 22.888 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.056     ; 2.063      ;
; 22.888 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.056     ; 2.063      ;
; 22.888 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.056     ; 2.063      ;
; 22.888 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.056     ; 2.063      ;
; 22.888 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.056     ; 2.063      ;
; 22.888 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.056     ; 2.063      ;
; 22.905 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.067     ; 2.035      ;
; 22.905 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.067     ; 2.035      ;
; 22.905 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.067     ; 2.035      ;
; 22.909 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[11]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 2.043      ;
; 22.909 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[15]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 2.043      ;
; 22.909 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[6]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 2.043      ;
; 22.909 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[14]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 2.043      ;
; 22.909 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[12]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 2.043      ;
; 22.909 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[9]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 2.043      ;
; 22.909 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[1]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 2.043      ;
; 22.909 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[7]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 2.043      ;
; 22.911 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[8]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.053     ; 2.043      ;
; 22.911 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[10]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.053     ; 2.043      ;
; 22.911 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[4]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.053     ; 2.043      ;
; 22.911 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[2]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.053     ; 2.043      ;
; 22.911 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[13]                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.053     ; 2.043      ;
; 22.911 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[5]                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.053     ; 2.043      ;
; 22.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 2.054      ;
; 22.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 2.054      ;
; 22.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 2.054      ;
; 22.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 2.054      ;
; 22.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 2.054      ;
; 22.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 2.054      ;
; 22.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 2.054      ;
; 22.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 2.054      ;
; 22.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.058     ; 2.030      ;
; 22.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.058     ; 2.030      ;
; 22.919 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.058     ; 2.030      ;
; 22.921 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.052     ; 2.034      ;
; 22.922 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 2.046      ;
; 22.922 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 2.046      ;
; 22.922 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 2.046      ;
; 22.922 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 2.046      ;
; 22.922 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 2.046      ;
; 22.922 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 2.046      ;
; 22.922 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 2.046      ;
; 22.922 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 2.046      ;
; 22.922 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 2.046      ;
; 22.922 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 2.046      ;
; 22.922 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 2.046      ;
; 23.063 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 2.026      ;
; 23.063 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 2.026      ;
; 23.063 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 2.026      ;
; 23.063 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 2.026      ;
; 23.063 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 2.026      ;
; 23.063 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 2.026      ;
; 23.063 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 2.026      ;
; 23.063 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 2.026      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_write                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_read                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.858      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.111 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.857      ;
; 23.115 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.054     ; 1.838      ;
; 23.115 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.056     ; 1.836      ;
; 23.115 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.054     ; 1.838      ;
; 23.115 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.056     ; 1.836      ;
; 23.115 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.056     ; 1.836      ;
; 23.116 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|readdata[13]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.032     ; 1.859      ;
; 23.116 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.034     ; 1.857      ;
; 23.116 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.034     ; 1.857      ;
; 23.116 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.033     ; 1.858      ;
; 23.116 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.033     ; 1.858      ;
; 23.116 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.034     ; 1.857      ;
; 23.116 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.033     ; 1.858      ;
; 23.116 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.033     ; 1.858      ;
; 23.116 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.033     ; 1.858      ;
; 23.116 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.033     ; 1.858      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 0.893      ;
; 49.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 0.893      ;
; 49.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 0.850      ;
; 98.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.822      ;
; 98.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.822      ;
; 98.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.822      ;
; 98.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.822      ;
; 98.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.822      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.654      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.479      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.479      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.479      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.479      ;
; 98.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.444      ;
; 98.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.444      ;
; 98.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.444      ;
; 98.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.444      ;
; 98.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.219      ;
; 98.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.219      ;
; 98.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.219      ;
; 98.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.219      ;
; 98.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.219      ;
; 98.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.219      ;
; 98.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.219      ;
; 98.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.219      ;
; 98.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.219      ;
; 98.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.219      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.958      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.958      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.958      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.958      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.958      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.958      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.958      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.958      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.959      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.959      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.959      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.959      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.959      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.959      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.958      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.958      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.959      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.941      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.943      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.943      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.943      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.943      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.943      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.943      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.943      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.943      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.943      ;
; 99.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.906      ;
; 99.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.900      ;
; 99.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.900      ;
; 99.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.900      ;
; 99.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.900      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.893      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.893      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.893      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.802      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.802      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.802      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.802      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.802      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.802      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.802      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.802      ;
; 99.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.729      ;
; 99.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.729      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.502  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.622      ;
; 0.502  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.622      ;
; 0.585  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.676  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.794      ;
; 0.676  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.794      ;
; 0.676  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.794      ;
; 0.678  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.800      ;
; 0.690  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.809      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.831      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.831      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.831      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.831      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.831      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.831      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.831      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.831      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.831      ;
; 0.711  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.836      ;
; 0.711  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.836      ;
; 0.711  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.836      ;
; 0.711  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.836      ;
; 0.711  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.836      ;
; 0.711  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.836      ;
; 0.711  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.836      ;
; 0.711  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.836      ;
; 0.711  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.836      ;
; 0.711  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.836      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.845      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.845      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.845      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.845      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.845      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.845      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.845      ;
; 0.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.057      ;
; 0.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.057      ;
; 0.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.057      ;
; 0.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.057      ;
; 0.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.057      ;
; 0.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.057      ;
; 0.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.057      ;
; 0.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.057      ;
; 0.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.057      ;
; 0.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.057      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 1.270      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 1.270      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 1.270      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 1.270      ;
; 1.169  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.291      ;
; 1.169  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.291      ;
; 1.169  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.291      ;
; 1.169  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.291      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.441      ;
; 1.458  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.578      ;
; 1.458  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.578      ;
; 1.458  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.578      ;
; 1.458  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.578      ;
; 1.458  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.578      ;
; 50.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.529      ; 0.762      ;
; 50.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.527      ; 0.794      ;
; 50.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.527      ; 0.794      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.300 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                 ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.254      ; 1.638      ;
; 1.300 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.254      ; 1.638      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[5]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.632      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[4]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.632      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[7]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.632      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[6]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.632      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[2]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.632      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[3]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.632      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[0]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.632      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[1]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.632      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmairqena_reg                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.632      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.244      ; 1.629      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.244      ; 1.629      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.244      ; 1.629      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.244      ; 1.629      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.244      ; 1.629      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.244      ; 1.629      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.244      ; 1.629      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.244      ; 1.629      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.244      ; 1.629      ;
; 1.301 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.244      ; 1.629      ;
; 1.302 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 1.632      ;
; 1.302 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 1.632      ;
; 1.314 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.634      ;
; 1.314 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[13]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 1.635      ;
; 1.314 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.634      ;
; 1.314 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.634      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[3]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[12]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[10]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[8]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[7]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[9]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[6]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[5]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[2]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[4]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[5]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[31]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.635      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[7]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.634      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[6]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.634      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[10]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.634      ;
; 1.315 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[14]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.634      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 1.638      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 1.638      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 1.638      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 1.638      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 1.638      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 1.638      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 1.638      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 1.638      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 1.623      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 1.623      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 1.621      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 1.621      ;
; 1.317 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 1.621      ;
; 1.318 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                   ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.638      ;
; 1.318 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.638      ;
; 1.325 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 1.635      ;
; 1.325 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 1.635      ;
; 1.325 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 1.635      ;
; 1.325 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[11]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.634      ;
; 1.325 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[1]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.634      ;
; 1.325 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[3]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.634      ;
; 1.325 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[6]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.634      ;
; 1.325 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[7]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.634      ;
; 1.325 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[8]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.634      ;
; 1.325 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[11]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 1.634      ;
; 1.326 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[10]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.633      ;
; 1.326 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[12]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.633      ;
; 1.326 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[15]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.633      ;
; 1.326 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[19]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.633      ;
; 1.326 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[17]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.633      ;
; 1.326 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[18]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.633      ;
; 1.326 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[16]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.633      ;
; 1.326 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[29]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 1.634      ;
; 1.326 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[28]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 1.634      ;
; 1.326 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[30]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 1.634      ;
; 1.326 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[4]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 1.633      ;
; 1.327 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.201      ; 1.612      ;
; 1.327 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.201      ; 1.612      ;
; 1.327 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.201      ; 1.612      ;
; 1.327 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.201      ; 1.612      ;
; 1.327 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.201      ; 1.612      ;
; 1.328 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 1.632      ;
; 1.328 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_reg[15]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 1.630      ;
; 1.328 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                      ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 1.632      ;
; 1.329 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[2]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 1.635      ;
; 1.329 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[9]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 1.635      ;
; 1.329 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[0]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 1.635      ;
; 1.510 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.624      ;
; 1.510 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.027      ; 1.621      ;
; 1.510 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.025      ; 1.619      ;
; 1.510 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                         ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.027      ; 1.621      ;
; 1.510 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.025      ; 1.619      ;
; 1.510 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.025      ; 1.619      ;
; 1.510 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                        ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.624      ;
; 1.513 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator|av_readdata_pre[5]                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.632      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_issue                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.146      ;
; 1.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw_valid                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.146      ;
; 1.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_valid_from_D                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.146      ;
; 1.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM369                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.146      ;
; 1.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM367                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.146      ;
; 1.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM25                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.146      ;
; 1.806 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_compare_op[0]                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.146      ;
; 1.806 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[19]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.146      ;
; 1.806 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[10]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.146      ;
; 1.806 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[17]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.146      ;
; 1.806 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[23]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.146      ;
; 1.806 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[20]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.146      ;
; 1.806 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[18]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.146      ;
; 1.806 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_iw[0]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.146      ;
; 1.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[13]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.254      ; 2.146      ;
; 1.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[14]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.254      ; 2.146      ;
; 1.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[15]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.254      ; 2.146      ;
; 1.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[16]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.254      ; 2.146      ;
; 1.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[11]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.254      ; 2.146      ;
; 1.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[25]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.254      ; 2.146      ;
; 1.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_line[3]                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.253      ; 2.145      ;
; 1.810 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[15]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 2.139      ;
; 1.810 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[8]                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 2.139      ;
; 1.810 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[14]                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 2.139      ;
; 1.810 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[14]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 2.139      ;
; 1.810 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mem_byte_en[2]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 2.139      ;
; 1.810 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[31]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 2.139      ;
; 1.810 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mem_byte_en[0]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 2.139      ;
; 1.810 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mem_byte_en[3]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 2.139      ;
; 1.811 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[2]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 2.146      ;
; 1.811 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[1]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 2.146      ;
; 1.811 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_ld_signed                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 2.146      ;
; 1.811 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[5]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 2.146      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_pc[18]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 2.147      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[4]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 2.147      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.140      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.140      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.140      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.140      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.140      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.140      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[10]                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.139      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_partial_prod[12]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.139      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_partial_prod[15]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.139      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[10]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.139      ;
; 1.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[10]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.139      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[0]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.146      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[2]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.146      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[1]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.146      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[10]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.146      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[3]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.146      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_pc[4]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.146      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[4]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.146      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[8]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.146      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[7]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.146      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[6]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.146      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|D_br_taken_waddr_partial[9]                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.146      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[11]                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.139      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator|av_readdata_pre[22]                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.139      ;
; 1.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.139      ;
; 1.814 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[0]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.140      ;
; 1.814 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[24]                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.140      ;
; 1.814 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[31]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.140      ;
; 1.814 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[2]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.140      ;
; 1.814 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src1[18]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.140      ;
; 1.814 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_src2[18]                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.140      ;
; 1.814 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[18]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.140      ;
; 1.814 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[23]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.140      ;
; 1.814 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[18]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.140      ;
; 1.814 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|address_register[6]                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 2.147      ;
; 1.815 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_iw[2]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.141      ;
; 1.815 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_ld                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.141      ;
; 1.815 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_st                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.141      ;
; 1.815 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[5]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.141      ;
; 1.815 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_fill_bit                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 2.144      ;
; 1.815 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[17]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.141      ;
; 1.817 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_wr_data[26]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.140      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_waddr[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 2.143      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_dst_regnum[0]                                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 2.148      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_waddr[13]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.145      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_iw[19]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.145      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[13]                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.145      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_extra_pc[14]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.145      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_iw[1]                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 2.140      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 2.140      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[1]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 2.140      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[2]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 2.140      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[3]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 2.140      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[4]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 2.140      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[5]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 2.140      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[6]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 2.140      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_fill_valid_bits[7]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 2.140      ;
; 1.818 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.248      ; 2.150      ;
; 1.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[10]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 2.133      ;
; 1.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[11]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 2.133      ;
; 1.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[20]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 2.133      ;
; 1.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[12]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 2.133      ;
; 1.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[19]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 2.133      ;
; 1.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[18]                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 2.133      ;
; 1.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.150      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                         ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                               ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                          ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                       ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                             ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a2~portb_re_reg                                                                                                                                             ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nq81:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nq81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nq81:auto_generated|ram_block1a8~porta_we_reg       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram|altsyncram_n4h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram|altsyncram_n4h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram|altsyncram_o4h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram|altsyncram_o4h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                           ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                             ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                      ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                            ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                             ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                             ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                             ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                             ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                             ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram|altsyncram_n4h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram|altsyncram_n4h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                             ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram|altsyncram_o4h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram|altsyncram_o4h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                       ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                       ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~portb_re_reg                                                                                                                                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                       ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~portb_re_reg                                                                                                                                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nq81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nq81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nq81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nq81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram|altsyncram_n4h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram|altsyncram_o4h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                                                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                                                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~portb_address_reg0                                                                                                                                      ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~portb_re_reg                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                                       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a5~portb_re_reg                                                                                                                                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                                        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a9~portb_address_reg0                                                                                                                                       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a9~portb_re_reg                                                                                                                                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                       ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a8~portb_re_reg                                                                                                                                             ;
; 4.765 ; 4.949        ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_pc[0]                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated|ram_block1a0~porta_we_reg                                                                                                         ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                    ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                   ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                    ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                     ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                                                     ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                      ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                           ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                           ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                           ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                           ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                           ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                           ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                           ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                           ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                            ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                            ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                        ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                        ;
; 12.271 ; 12.455       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                   ;
; 12.271 ; 12.455       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                   ;
; 12.271 ; 12.455       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                                                     ;
; 12.271 ; 12.455       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                     ;
; 12.271 ; 12.455       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ;
; 12.271 ; 12.455       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                     ;
; 12.271 ; 12.455       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                    ;
; 12.271 ; 12.455       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                         ;
; 12.271 ; 12.455       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                        ;
; 12.271 ; 12.455       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                       ;
; 12.272 ; 12.456       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmairqena_reg                                                                                                                                                                                                 ;
; 12.272 ; 12.456       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[0]                                                                                                                                                                                            ;
; 12.272 ; 12.456       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[1]                                                                                                                                                                                            ;
; 12.272 ; 12.456       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[2]                                                                                                                                                                                            ;
; 12.272 ; 12.456       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[3]                                                                                                                                                                                            ;
; 12.272 ; 12.456       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[4]                                                                                                                                                                                            ;
; 12.272 ; 12.456       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[5]                                                                                                                                                                                            ;
; 12.272 ; 12.456       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[6]                                                                                                                                                                                            ;
; 12.272 ; 12.456       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmarefcount_reg[7]                                                                                                                                                                                            ;
; 12.273 ; 12.457       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                            ;
; 12.273 ; 12.457       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                           ;
; 12.277 ; 12.461       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                           ;
; 12.277 ; 12.461       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                           ;
; 12.277 ; 12.461       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                           ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[10]                                                                                                                                                                               ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[12]                                                                                                                                                                               ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[3]                                                                                                                                                                                ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[5]                                                                                                                                                                                ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[6]                                                                                                                                                                                ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[7]                                                                                                                                                                                ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[8]                                                                                                                                                                                ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[9]                                                                                                                                                                                ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[2]                                                                                                                                                                              ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[31]                                                                                                                                                                             ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[4]                                                                                                                                                                              ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[5]                                                                                                                                                                              ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[10]                                                                                                                                                                                     ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[14]                                                                                                                                                                                     ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[6]                                                                                                                                                                                      ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[7]                                                                                                                                                                                      ;
; 12.280 ; 12.464       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[13]                                                                                                                                                                             ;
; 12.280 ; 12.464       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                           ;
; 12.280 ; 12.464       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                         ;
; 12.280 ; 12.464       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                        ;
; 12.280 ; 12.464       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[4]                                                                                                                                                                                ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[10]                                                                                                                                                                             ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[12]                                                                                                                                                                             ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[15]                                                                                                                                                                             ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[16]                                                                                                                                                                             ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[17]                                                                                                                                                                             ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[18]                                                                                                                                                                             ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[19]                                                                                                                                                                             ;
; 12.282 ; 12.466       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[11]                                                                                                                                                                               ;
; 12.282 ; 12.466       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[11]                                                                                                                                                                             ;
; 12.282 ; 12.466       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[1]                                                                                                                                                                              ;
; 12.282 ; 12.466       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[28]                                                                                                                                                                             ;
; 12.282 ; 12.466       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[29]                                                                                                                                                                             ;
; 12.282 ; 12.466       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[30]                                                                                                                                                                             ;
; 12.282 ; 12.466       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[3]                                                                                                                                                                              ;
; 12.282 ; 12.466       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[6]                                                                                                                                                                              ;
; 12.282 ; 12.466       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[7]                                                                                                                                                                              ;
; 12.282 ; 12.466       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_writedata[8]                                                                                                                                                                              ;
; 12.283 ; 12.467       ; 0.184          ; Low Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ;
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                ;
; 49.300 ; 49.516       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                         ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[0]                                                        ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[15]                                                       ;
; 49.340 ; 49.524       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[35]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[10]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[12]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[13]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[14]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[1]                                                        ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[2]                                                        ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[3]                                                        ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[4]                                                        ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[5]                                                        ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[6]                                                        ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[8]                                                        ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[9]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[11]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[16]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[25]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[27]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[28]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[29]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[30]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[31]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[32]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[34]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[36]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[37]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[7]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.140 ; 1.696 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 3.230 ; 3.883 ; Rise       ; altera_reserved_tck                               ;
; SDR_DQ[*]           ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 0.700 ; 1.249 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 0.700 ; 1.249 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 0.701 ; 1.250 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 0.706 ; 1.255 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 0.706 ; 1.255 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 0.705 ; 1.254 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 0.705 ; 1.254 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; adc_DOUT            ; CLOCK_50            ; 2.628 ; 3.463 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DO              ; CLOCK_50            ; 2.643 ; 3.454 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.851  ; 0.373  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.023  ; -0.442 ; Rise       ; altera_reserved_tck                               ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.439 ; -0.988 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.439 ; -0.988 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.435 ; -0.984 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.438 ; -0.987 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.440 ; -0.989 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.440 ; -0.989 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.438 ; -0.987 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; adc_DOUT            ; CLOCK_50            ; -2.245 ; -3.057 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DO              ; CLOCK_50            ; -2.270 ; -3.070 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.122 ; 6.559 ; Fall       ; altera_reserved_tck                               ;
; sdr_clk             ; CLOCK_50            ; 1.041 ;       ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; sdr_clk             ; CLOCK_50            ;       ; 0.941 ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; SDR_A[*]            ; CLOCK_50            ; 2.031 ; 1.902 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[0]           ; CLOCK_50            ; 2.021 ; 1.892 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[1]           ; CLOCK_50            ; 1.858 ; 1.722 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[2]           ; CLOCK_50            ; 2.031 ; 1.902 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[3]           ; CLOCK_50            ; 1.848 ; 1.712 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[4]           ; CLOCK_50            ; 1.849 ; 1.713 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[5]           ; CLOCK_50            ; 1.850 ; 1.714 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[6]           ; CLOCK_50            ; 1.851 ; 1.715 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[7]           ; CLOCK_50            ; 1.851 ; 1.715 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[8]           ; CLOCK_50            ; 1.879 ; 1.733 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[9]           ; CLOCK_50            ; 1.879 ; 1.733 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[10]          ; CLOCK_50            ; 1.885 ; 1.739 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[11]          ; CLOCK_50            ; 1.879 ; 1.733 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_BA[*]           ; CLOCK_50            ; 1.885 ; 1.739 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.884 ; 1.738 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.885 ; 1.739 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CAS_N           ; CLOCK_50            ; 1.881 ; 1.735 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CS_N            ; CLOCK_50            ; 1.884 ; 1.738 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.881 ; 1.735 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.881 ; 1.735 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.881 ; 1.735 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.879 ; 1.733 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.879 ; 1.733 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.879 ; 1.733 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.874 ; 1.728 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.874 ; 1.728 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.878 ; 1.732 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.876 ; 1.730 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.876 ; 1.730 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.875 ; 1.729 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.873 ; 1.727 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.873 ; 1.727 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.875 ; 1.729 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.876 ; 1.730 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.876 ; 1.730 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.879 ; 1.733 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.878 ; 1.732 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.879 ; 1.733 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_RAS_N           ; CLOCK_50            ; 1.884 ; 1.738 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_WE_N            ; CLOCK_50            ; 1.881 ; 1.735 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]           ; CLOCK_50            ; 3.033 ; 3.160 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]          ; CLOCK_50            ; 2.329 ; 2.382 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]          ; CLOCK_50            ; 2.321 ; 2.351 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]          ; CLOCK_50            ; 2.613 ; 2.652 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]          ; CLOCK_50            ; 2.484 ; 2.548 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]          ; CLOCK_50            ; 2.438 ; 2.484 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]          ; CLOCK_50            ; 3.033 ; 3.160 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]          ; CLOCK_50            ; 2.532 ; 2.596 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]          ; CLOCK_50            ; 2.544 ; 2.612 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_RS             ; CLOCK_50            ; 2.453 ; 2.482 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nCS            ; CLOCK_50            ; 2.943 ; 2.845 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nWR            ; CLOCK_50            ; 2.146 ; 2.143 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; START_LED           ; CLOCK_50            ; 3.154 ; 3.258 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DCLK            ; CLOCK_50            ; 2.137 ; 2.138 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DIN             ; CLOCK_50            ; 2.651 ; 2.741 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_CLK             ; CLOCK_50            ; 2.421 ; 2.363 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DI              ; CLOCK_50            ; 2.446 ; 2.397 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_nCS             ; CLOCK_50            ; 2.665 ; 2.580 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 4.955 ; 5.392 ; Fall       ; altera_reserved_tck                               ;
; sdr_clk             ; CLOCK_50            ; 0.806 ;       ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; sdr_clk             ; CLOCK_50            ;       ; 0.705 ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; SDR_A[*]            ; CLOCK_50            ; 1.645 ; 1.510 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[0]           ; CLOCK_50            ; 1.818 ; 1.690 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[1]           ; CLOCK_50            ; 1.655 ; 1.520 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[2]           ; CLOCK_50            ; 1.828 ; 1.700 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[3]           ; CLOCK_50            ; 1.645 ; 1.510 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[4]           ; CLOCK_50            ; 1.646 ; 1.511 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[5]           ; CLOCK_50            ; 1.647 ; 1.512 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[6]           ; CLOCK_50            ; 1.647 ; 1.512 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[7]           ; CLOCK_50            ; 1.647 ; 1.512 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[8]           ; CLOCK_50            ; 1.676 ; 1.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[9]           ; CLOCK_50            ; 1.676 ; 1.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[10]          ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[11]          ; CLOCK_50            ; 1.676 ; 1.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_BA[*]           ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CAS_N           ; CLOCK_50            ; 1.678 ; 1.532 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CS_N            ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.670 ; 1.524 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.677 ; 1.531 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.677 ; 1.531 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.676 ; 1.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.675 ; 1.529 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.675 ; 1.529 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.671 ; 1.525 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.671 ; 1.525 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.675 ; 1.529 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.673 ; 1.527 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.673 ; 1.527 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.672 ; 1.526 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.670 ; 1.524 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.670 ; 1.524 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.672 ; 1.526 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.673 ; 1.527 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.673 ; 1.527 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.675 ; 1.529 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.675 ; 1.529 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.676 ; 1.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_RAS_N           ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_WE_N            ; CLOCK_50            ; 1.678 ; 1.532 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]           ; CLOCK_50            ; 2.051 ; 2.077 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]          ; CLOCK_50            ; 2.056 ; 2.104 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]          ; CLOCK_50            ; 2.051 ; 2.077 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]          ; CLOCK_50            ; 2.331 ; 2.366 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]          ; CLOCK_50            ; 2.208 ; 2.266 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]          ; CLOCK_50            ; 2.163 ; 2.205 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]          ; CLOCK_50            ; 2.730 ; 2.850 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]          ; CLOCK_50            ; 2.250 ; 2.309 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]          ; CLOCK_50            ; 2.261 ; 2.324 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_RS             ; CLOCK_50            ; 2.173 ; 2.199 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nCS            ; CLOCK_50            ; 2.641 ; 2.549 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nWR            ; CLOCK_50            ; 1.877 ; 1.876 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; START_LED           ; CLOCK_50            ; 2.849 ; 2.947 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DCLK            ; CLOCK_50            ; 1.870 ; 1.868 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DIN             ; CLOCK_50            ; 2.363 ; 2.447 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_CLK             ; CLOCK_50            ; 2.141 ; 2.087 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DI              ; CLOCK_50            ; 2.164 ; 2.119 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_nCS             ; CLOCK_50            ; 2.375 ; 2.295 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.770 ; 1.597 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.770 ; 1.597 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.763 ; 1.590 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.763 ; 1.590 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.767 ; 1.594 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.764 ; 1.591 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.764 ; 1.591 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 2.450 ; 2.376 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 3.012 ; 2.947 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 3.092 ; 2.999 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 3.092 ; 2.999 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 3.092 ; 2.999 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 3.090 ; 2.997 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 2.837 ; 2.763 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 2.450 ; 2.376 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 2.450 ; 2.376 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.567 ; 1.394 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.567 ; 1.394 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.566 ; 1.393 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.561 ; 1.388 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.561 ; 1.388 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.562 ; 1.389 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.562 ; 1.389 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 2.170 ; 2.096 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 2.715 ; 2.650 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 2.795 ; 2.702 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 2.795 ; 2.702 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 2.795 ; 2.702 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 2.793 ; 2.700 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 2.540 ; 2.466 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 2.170 ; 2.096 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 2.170 ; 2.096 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.616     ; 1.789     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.616     ; 1.789     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.609     ; 1.782     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.609     ; 1.782     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.613     ; 1.786     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.610     ; 1.783     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.610     ; 1.783     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 2.488     ; 2.562     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 3.138     ; 3.203     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 3.190     ; 3.283     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 3.190     ; 3.283     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 3.190     ; 3.283     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 3.197     ; 3.290     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 2.917     ; 2.991     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 2.488     ; 2.562     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 2.488     ; 2.562     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+
; SDR_DQ[*]   ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.413     ; 1.586     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.413     ; 1.586     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.412     ; 1.585     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.407     ; 1.580     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.407     ; 1.580     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.408     ; 1.581     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.408     ; 1.581     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]   ; CLOCK_50   ; 2.203     ; 2.277     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]  ; CLOCK_50   ; 2.834     ; 2.899     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]  ; CLOCK_50   ; 2.886     ; 2.979     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]  ; CLOCK_50   ; 2.886     ; 2.979     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]  ; CLOCK_50   ; 2.886     ; 2.979     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]  ; CLOCK_50   ; 2.893     ; 2.986     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]  ; CLOCK_50   ; 2.614     ; 2.688     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]  ; CLOCK_50   ; 2.203     ; 2.277     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]  ; CLOCK_50   ; 2.203     ; 2.277     ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 35
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.359 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1]                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                      ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                     ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_touchpanel:touchpanel|irq_reg                                                                                                                                 ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                                                                            ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                     ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                                    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|monitor_ready ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 16.359                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 9.448        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 6.911        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 16.936                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 9.530        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 7.406        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 16.942                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 9.531        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 7.411        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 16.956                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 9.532        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 7.424        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 16.972                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 9.595        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 7.377        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 16.976                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 9.596        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 7.380        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 16.985                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 9.522        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 7.463        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 16.986                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 9.594        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 7.392        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 17.025                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 9.533        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 7.492        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 17.286                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 9.530        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 7.756        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.352                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 9.533        ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.819        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.499                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 9.529        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 7.970        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 17.527                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7] ;                        ;              ;                  ; 9.596        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7] ;                        ;              ;                  ; 7.931        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 17.608                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 9.531        ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 8.077        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 17.613                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8] ;                        ;              ;                  ; 9.529        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8] ;                        ;              ;                  ; 8.084        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 17.892                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4] ;                        ;              ;                  ; 9.533        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4] ;                        ;              ;                  ; 8.359        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 17.968                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2] ;                        ;              ;                  ; 9.533        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2] ;                        ;              ;                  ; 8.435        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 18.009                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5] ;                        ;              ;                  ; 9.595        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5] ;                        ;              ;                  ; 8.414        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 18.027                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0] ;                        ;              ;                  ; 9.530        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0] ;                        ;              ;                  ; 8.497        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 18.054                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3] ;                        ;              ;                  ; 9.594        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3] ;                        ;              ;                  ; 8.460        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 18.086                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6] ;                        ;              ;                  ; 9.598        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6] ;                        ;              ;                  ; 8.488        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.221                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.204        ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.017        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                        ;
; Synchronization Node    ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                            ; 18.370                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1] ;                        ;              ;                  ; 9.430        ;
;  cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1] ;                        ;              ;                  ; 8.940        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 18.651                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.533        ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.118        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 19.040                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.529        ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.511        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_touchpanel:touchpanel|irq_reg                                                                                     ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 27.115                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                         ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_touchpanel:touchpanel|irq_reg                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.332        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.530        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.253        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                            ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 28.212                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.528        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.531        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 9.153        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 28.575                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                         ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|dmairqena_reg                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|irqena_reg                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.598        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.533        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 9.444        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                        ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 28.637                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                         ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.598        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.597        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 9.442        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 47.189                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 24.525       ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 22.664       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 47.603                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 24.520       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 23.083       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 48.029                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                               ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.532       ;
;  cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 23.497       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 48.450                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.525       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 23.925       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 198.264                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.532       ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.732       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 198.484                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.598       ;
;  cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.886       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 0.744  ; 0.142 ; 3.946    ; 0.502   ; 4.578               ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  altera_reserved_tck                               ; 46.412 ; 0.185 ; 48.274   ; 0.502   ; 49.299              ;
;  inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.744  ; 0.142 ; 3.946    ; 1.800   ; 4.578               ;
;  inst2|altpll_component|auto_generated|pll1|clk[2] ; 12.917 ; 0.161 ; 20.433   ; 1.300   ; 12.162              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.186 ; 3.189 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 8.548 ; 8.497 ; Rise       ; altera_reserved_tck                               ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.339 ; 1.444 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.341 ; 1.446 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.347 ; 1.452 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; adc_DOUT            ; CLOCK_50            ; 5.482 ; 5.854 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DO              ; CLOCK_50            ; 5.567 ; 5.848 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.407  ; 1.258  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.023  ; -0.442 ; Rise       ; altera_reserved_tck                               ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.434 ; -0.711 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.434 ; -0.712 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.434 ; -0.712 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.439 ; -0.716 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.439 ; -0.716 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.435 ; -0.713 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.437 ; -0.718 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.437 ; -0.718 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.438 ; -0.719 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.440 ; -0.721 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.440 ; -0.721 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.438 ; -0.719 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.437 ; -0.719 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.437 ; -0.719 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; adc_DOUT            ; CLOCK_50            ; -2.245 ; -3.057 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DO              ; CLOCK_50            ; -2.270 ; -3.070 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.367 ; 12.825 ; Fall       ; altera_reserved_tck                               ;
; sdr_clk             ; CLOCK_50            ; 2.880  ;        ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; sdr_clk             ; CLOCK_50            ;        ; 2.544  ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; SDR_A[*]            ; CLOCK_50            ; 4.182  ; 3.855  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[0]           ; CLOCK_50            ; 4.157  ; 3.830  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[1]           ; CLOCK_50            ; 3.879  ; 3.628  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[2]           ; CLOCK_50            ; 4.182  ; 3.855  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[3]           ; CLOCK_50            ; 3.862  ; 3.611  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[4]           ; CLOCK_50            ; 3.857  ; 3.606  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[5]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[6]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[7]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[8]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[9]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[10]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[11]          ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_BA[*]           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CAS_N           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CS_N            ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.889  ; 3.622  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_RAS_N           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_WE_N            ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]           ; CLOCK_50            ; 6.749  ; 6.459  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]          ; CLOCK_50            ; 5.153  ; 4.986  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]          ; CLOCK_50            ; 5.103  ; 4.976  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]          ; CLOCK_50            ; 5.852  ; 5.551  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]          ; CLOCK_50            ; 5.481  ; 5.351  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]          ; CLOCK_50            ; 5.388  ; 5.242  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]          ; CLOCK_50            ; 6.749  ; 6.459  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]          ; CLOCK_50            ; 5.597  ; 5.400  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]          ; CLOCK_50            ; 5.630  ; 5.432  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_RS             ; CLOCK_50            ; 5.477  ; 5.218  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nCS            ; CLOCK_50            ; 6.074  ; 6.364  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nWR            ; CLOCK_50            ; 4.560  ; 4.760  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; START_LED           ; CLOCK_50            ; 7.096  ; 6.707  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DCLK            ; CLOCK_50            ; 4.726  ; 4.533  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DIN             ; CLOCK_50            ; 5.898  ; 5.682  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_CLK             ; CLOCK_50            ; 5.135  ; 5.336  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DI              ; CLOCK_50            ; 5.115  ; 5.265  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_nCS             ; CLOCK_50            ; 5.518  ; 5.723  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 4.955 ; 5.392 ; Fall       ; altera_reserved_tck                               ;
; sdr_clk             ; CLOCK_50            ; 0.806 ;       ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; sdr_clk             ; CLOCK_50            ;       ; 0.705 ; Fall       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; SDR_A[*]            ; CLOCK_50            ; 1.645 ; 1.510 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[0]           ; CLOCK_50            ; 1.818 ; 1.690 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[1]           ; CLOCK_50            ; 1.655 ; 1.520 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[2]           ; CLOCK_50            ; 1.828 ; 1.700 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[3]           ; CLOCK_50            ; 1.645 ; 1.510 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[4]           ; CLOCK_50            ; 1.646 ; 1.511 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[5]           ; CLOCK_50            ; 1.647 ; 1.512 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[6]           ; CLOCK_50            ; 1.647 ; 1.512 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[7]           ; CLOCK_50            ; 1.647 ; 1.512 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[8]           ; CLOCK_50            ; 1.676 ; 1.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[9]           ; CLOCK_50            ; 1.676 ; 1.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[10]          ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_A[11]          ; CLOCK_50            ; 1.676 ; 1.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_BA[*]           ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CAS_N           ; CLOCK_50            ; 1.678 ; 1.532 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_CS_N            ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.670 ; 1.524 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.677 ; 1.531 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.677 ; 1.531 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.676 ; 1.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.675 ; 1.529 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.675 ; 1.529 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.671 ; 1.525 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.671 ; 1.525 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.675 ; 1.529 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.673 ; 1.527 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.673 ; 1.527 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.672 ; 1.526 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.670 ; 1.524 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.670 ; 1.524 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.672 ; 1.526 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.673 ; 1.527 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.673 ; 1.527 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.675 ; 1.529 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.675 ; 1.529 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.676 ; 1.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_RAS_N           ; CLOCK_50            ; 1.681 ; 1.535 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; SDR_WE_N            ; CLOCK_50            ; 1.678 ; 1.532 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_D[*]           ; CLOCK_50            ; 2.051 ; 2.077 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[0]          ; CLOCK_50            ; 2.056 ; 2.104 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[1]          ; CLOCK_50            ; 2.051 ; 2.077 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[2]          ; CLOCK_50            ; 2.331 ; 2.366 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[3]          ; CLOCK_50            ; 2.208 ; 2.266 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[4]          ; CLOCK_50            ; 2.163 ; 2.205 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[5]          ; CLOCK_50            ; 2.730 ; 2.850 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[6]          ; CLOCK_50            ; 2.250 ; 2.309 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
;  lcdc_D[7]          ; CLOCK_50            ; 2.261 ; 2.324 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_RS             ; CLOCK_50            ; 2.173 ; 2.199 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nCS            ; CLOCK_50            ; 2.641 ; 2.549 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; lcdc_nWR            ; CLOCK_50            ; 1.877 ; 1.876 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
; START_LED           ; CLOCK_50            ; 2.849 ; 2.947 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DCLK            ; CLOCK_50            ; 1.870 ; 1.868 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; adc_DIN             ; CLOCK_50            ; 2.363 ; 2.447 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_CLK             ; CLOCK_50            ; 2.141 ; 2.087 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_DI              ; CLOCK_50            ; 2.164 ; 2.119 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
; mmc_nCS             ; CLOCK_50            ; 2.375 ; 2.295 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdr_clk             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mmc_nCS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcdc_nCS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcdc_RS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcdc_nWR            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_DIN             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mmc_DI              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mmc_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; START_LED           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcdc_D[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcdc_D[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcdc_D[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcdc_D[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcdc_D[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcdc_D[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcdc_D[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcdc_D[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; lcdc_D[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcdc_D[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcdc_D[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcdc_D[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcdc_D[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcdc_D[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcdc_D[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcdc_D[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mmc_DO              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; adc_DOUT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; mmc_nCS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcdc_nCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcdc_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcdc_nWR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; adc_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; adc_DIN             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; mmc_DI              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; mmc_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; lcdc_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcdc_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcdc_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcdc_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lcdc_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lcdc_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lcdc_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lcdc_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; mmc_nCS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcdc_nCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcdc_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcdc_nWR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; adc_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; adc_DIN             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; mmc_DI              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; mmc_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; lcdc_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcdc_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcdc_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcdc_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lcdc_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lcdc_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lcdc_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lcdc_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; mmc_nCS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcdc_nCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcdc_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcdc_nWR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adc_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adc_DIN             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; mmc_DI              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; mmc_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; lcdc_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcdc_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcdc_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcdc_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcdc_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcdc_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcdc_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcdc_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 1735       ; 0          ; 32       ; 2        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 286809     ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 87         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; false path ; false path ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 85         ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 79114      ; 0          ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 1735       ; 0          ; 32       ; 2        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 286809     ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 87         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                               ; inst2|altpll_component|auto_generated|pll1|clk[2] ; false path ; false path ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 85         ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 79114      ; 0          ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 81       ; 0        ; 3        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 2478     ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 911      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 81       ; 0        ; 3        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 2478     ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[2] ; inst2|altpll_component|auto_generated|pll1|clk[2] ; 911      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 85    ; 85   ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 79    ; 79   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed May 14 01:01:12 2014
Info: Command: quartus_sta cq_viola_top -c cq_viola_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_kak1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cq_viola/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'cq_viola/synthesis/submodules/cq_viola_nios2_s.sdc'
Info (332104): Reading SDC File: 'peridot_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -22.50 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[1]} {inst2|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[2]} {inst2|altpll_component|auto_generated|pll1|clk[2]}
Warning (332174): Ignored filter at peridot_top.sdc(14): SCI_SCLK could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at peridot_top.sdc(14): Argument <targets> is not an object ID
    Info (332050): create_clock -period "83.333 ns" -name {SCI_SCLK} {SCI_SCLK}
Warning (332174): Ignored filter at peridot_top.sdc(16): SCI_SCLK could not be matched with a clock
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.744               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.917               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.412               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.410               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.433               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 3.946
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.946               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.433               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    48.274               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.186               0.000 altera_reserved_tck 
    Info (332119):     2.931               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.919               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.578
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.578               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 CLOCK_50 
    Info (332119):    12.188               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.458               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 35 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 35
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 11.650 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.269               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.672               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.766               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.382               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.337               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.747               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    48.553               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.094               0.000 altera_reserved_tck 
    Info (332119):     2.596               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.498               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.608               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 CLOCK_50 
    Info (332119):    12.162               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.328               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 35 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 35
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 12.177 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.853               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.874               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    48.801               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.161               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.185               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.288               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    22.888               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.563               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.502               0.000 altera_reserved_tck 
    Info (332119):     1.300               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.800               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.732               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.423               0.000 CLOCK_50 
    Info (332119):    12.234               0.000 inst2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.299               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 35 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 35
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.359 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 645 megabytes
    Info: Processing ended: Wed May 14 01:01:20 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:10


