/**
 * @file cpu/operations_arithmetic.cpp
 * Arithmetic operations of the Simple CPU.
 *
 * begin:     Sat, 11 Nov 2006 19:15:19 +0100
 * last:      $Date$ by $Author$
 *
 *  Copyright (C) 2006, Xos√© Otero <xoseotero@users.sourceforge.net>
 *
 *  License: See COPYING file that comes with this distribution
 */

#include "../simple/config.hpp"
#include "operations.hpp"

#ifdef IS_BIG_ENDIAN
#define HIGHBITS_64BITS SINT64(0xFFFFFFFF00000000)
#define LOWBITS_64BITS SINT64(0x00000000FFFFFFFF)
#else
#define HIGHBITS_64BITS SINT64(0x00000000FFFFFFFF)
#define LOWBITS_64BITS SINT64(0xFFFFFFFF00000000)
#endif

namespace SimpleWorld
{
namespace CPU
{

Update add(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, regs[inst.second * 4] + regs[inst.address * 4]);

  return UpdatePC;
}

Update addi(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, regs[inst.second * 4] + inst.address);

  return UpdatePC;
}

Update sub(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, regs[inst.second * 4] -
                regs[inst.address * 4]);

  return UpdatePC;
}

Update subi(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, regs[inst.second * 4] - inst.address);

  return UpdatePC;
}

Update multl(Memory& regs, Memory& mem, Instruction inst)
{
  Sint64 result = static_cast<Sint32>(regs[inst.second * 4]) *
    static_cast<Sint32>(regs[inst.address * 4]);
  regs.set_word(inst.first * 4, static_cast<Sint32>(result & LOWBITS_64BITS));

  return UpdatePC;
}

Update multli(Memory& regs, Memory& mem, Instruction inst)
{
  Sint64 result = static_cast<Sint32>(regs[inst.second * 4]) *
    static_cast<Sint32>(inst.address);
  regs.set_word(inst.first * 4, static_cast<Sint32>(result & LOWBITS_64BITS));

  return UpdatePC;
}

Update multlu(Memory& regs, Memory& mem, Instruction inst)
{
  Uint64 result = regs[inst.second * 4] * regs[inst.address * 4];
  regs.set_word(inst.first * 4, static_cast<Uint32>(result & LOWBITS_64BITS));

  return UpdatePC;
}

Update multlui(Memory& regs, Memory& mem, Instruction inst)
{
  Uint64 result = regs[inst.second * 4] *  static_cast<Uint32>(inst.address);
  regs.set_word(inst.first * 4, static_cast<Uint32>(result & LOWBITS_64BITS));

  return UpdatePC;
}

Update multh(Memory& regs, Memory& mem, Instruction inst)
{
  Sint64 result = static_cast<Sint32>(regs[inst.second * 4]) *
    static_cast<Sint32>(regs[inst.address * 4]);
  regs.set_word(inst.first * 4,
                static_cast<Sint32>((result & HIGHBITS_64BITS) >> 32));

  return UpdatePC;
}

Update multhi(Memory& regs, Memory& mem, Instruction inst)
{
  Sint64 result = static_cast<Sint32>(regs[inst.second * 4]) *
    static_cast<Sint32>(inst.address);
  regs.set_word(inst.first * 4,
                static_cast<Sint32>((result & HIGHBITS_64BITS) >> 32));

  return UpdatePC;
}

Update multhu(Memory& regs, Memory& mem, Instruction inst)
{
  Uint64 result = regs[inst.second * 4] * regs[inst.address * 4];
  regs.set_word(inst.first * 4,
                static_cast<Uint32>((result & HIGHBITS_64BITS) >> 32));

  return UpdatePC;
}

Update multhui(Memory& regs, Memory& mem, Instruction inst)
{
  Uint64 result = regs[inst.second * 4] * inst.address;
  regs.set_word(inst.first * 4,
                static_cast<Uint32>((result & HIGHBITS_64BITS) >> 32));

  return UpdatePC;
}

Update div(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, static_cast<Sint32>(regs[inst.second * 4]) /
                static_cast<Sint32>(regs[inst.address * 4]));

  return UpdatePC;
}

Update divi(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, static_cast<Sint32>(regs[inst.second * 4]) /
                static_cast<Sint32>(inst.address));

  return UpdatePC;
}

Update divu(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, regs[inst.second * 4] / regs[inst.address * 4]);

  return UpdatePC;
}

Update divui(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, regs[inst.second * 4] / inst.address);

  return UpdatePC;
}

Update mod(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, static_cast<Sint32>(regs[inst.second * 4]) %
                static_cast<Sint32>(regs[inst.address * 4]));

  return UpdatePC;
}

Update modi(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, static_cast<Sint32>(regs[inst.second * 4]) %
                static_cast<Sint32>(inst.address));

  return UpdatePC;
}

Update modu(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, regs[inst.second * 4] % regs[inst.address * 4]);

  return UpdatePC;
}

Update modui(Memory& regs, Memory& mem, Instruction inst)
{
  regs.set_word(inst.first * 4, regs[inst.second * 4] % inst.address);

  return UpdatePC;
}

} // namespace CPU
} // namespace SimpleWorld
