<reference anchor="IEEE.IEC 63003" target="https://ieeexplore.ieee.org/document/7358452">
  <front>
    <title>IEC/IEEE International standard for the common test interface pin map configuration for high-density, single-tier electronics test requirements utilizing IEEE Std 1505(TM)</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2015.7358452"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2015" month="December" day="16"/>
    <keyword>IEC Standards</keyword>
    <keyword>IEC Standards</keyword>
    <keyword>Receivers</keyword>
    <keyword>Scalability</keyword>
    <keyword>Testing</keyword>
    <keyword>High density testing</keyword>
    <keyword>ATE</keyword>
    <keyword>ATS</keyword>
    <keyword>fixture</keyword>
    <keyword>ICD</keyword>
    <keyword>IEEE 1505.1(TM)</keyword>
    <keyword>interface</keyword>
    <keyword>ITA</keyword>
    <keyword>mass termination</keyword>
    <keyword>receiver</keyword>
    <keyword>scalable</keyword>
    <keyword>TPS</keyword>
    <keyword>UUT</keyword>
    <abstract>This standard represents an extension to the IEEE 1505 receiver fixture interface (RFI) standard specification. Particular emphasis is placed on defining within the IEEE 1505 RFI standard a more specific set of performance requirements that employ a common scalable: (a) pin map configuration; (b) specific connector modules; (c) respective contacts; (d) recommended switching implementation; and (e) legacy automatic test equipment (ATE) transitional devices. This is intentionally done to standardize the footprint and assure mechanical and electrical interoperability between past and future automatic test systems (ATS).</abstract>
  </front>
</reference>