# Thu Apr 13 12:04:21 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS release 6.10 (Final)
Hostname: ws25
max virtual memory: unlimited (bytes)
max user processes: 1024
max stack size: 10485760 (bytes)


Database state : /home/course/csr530605/HAPS/lab/finalProject/RCPU/|sg0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)

@N: MF913 |Option synthesis_strategy=fast is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

@N: MF119 |Unified Time Budget flow enabled 

Start loading fpga timing model (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished loading fpga timing model (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 782MB peak: 782MB)


Finished insertion of fpga timing model (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 782MB peak: 782MB)

@N: MF404 |Running Normal timing estimation with effort level 'LOW'

Finished time budget netlist preparation (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 782MB peak: 782MB)


Finished writer setup (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 782MB peak: 782MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 782MB peak: 782MB)

@N: MT649 |During time budgeting, Vivado latch mode is off. 
@N: MT650 |During time budgeting, latch-based time borrowing is disabled. 
@N: MT615 |Found clock clk with period 45.00ns 


@S0 |##### START OF TIMING REPORT #####[
# Timing report written on Thu Apr 13 12:04:29 2023
#


Top view:               top
Requested Frequency:    22.2 MHz
Wire load mode:         top
Paths requested:        5
The system contains the following FPGAs:
    FB1.uB : XCVU19PFSVA3824, speedgrade -1-e
    FB1.uA : XCVU19PFSVA3824, speedgrade -1-e
Constraint File(s):    /home/course/csr530605/HAPS/lab/finalProject/design.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


@S0.0 |Performance Summary
*******************


Worst slack in design: 43.699

                   Requested     Estimated      Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency      Period        Period        Slack       Type         Group           
---------------------------------------------------------------------------------------------------------------------
clk                22.2 MHz      2425.4 MHz     45.000        0.412         44.588      declared     default_clkgroup
System             1.0 MHz       176.2 MHz      1000.000      5.676         994.324     system       system_clkgroup 
=====================================================================================================================





@S0.0 |Clock Relationships
*******************

Clocks            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  1000.000    994.324  |  No paths    -      |  No paths    -      |  No paths    -    
System    clk     |  45.000      43.699   |  No paths    -      |  No paths    -      |  No paths    -    
clk       clk     |  45.000      44.588   |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port           Starting            User           Arrival     Required            
Name           Reference           Constraint     Time        Time         Slack  
               Clock                                                              
----------------------------------------------------------------------------------
AddrIn[0]      System (rising)     NA             0.000       995.269      995.269
AddrIn[1]      System (rising)     NA             0.000       995.269      995.269
AddrIn[2]      System (rising)     NA             0.000       994.324      994.324
AddrIn[3]      System (rising)     NA             0.000       994.691      994.691
AddrIn[4]      System (rising)     NA             0.000       994.710      994.710
AddrIn[5]      System (rising)     NA             0.000       994.710      994.710
AddrIn[6]      System (rising)     NA             0.000       994.711      994.711
AddrIn[7]      System (rising)     NA             0.000       994.710      994.710
AddrIn[8]      System (rising)     NA             0.000       994.737      994.737
AddrIn[9]      System (rising)     NA             0.000       994.737      994.737
AddrIn[10]     System (rising)     NA             0.000       994.725      994.725
AddrIn[11]     System (rising)     NA             0.000       994.728      994.728
AddrIn[12]     System (rising)     NA             0.000       994.747      994.747
AddrIn[13]     System (rising)     NA             0.000       994.747      994.747
AddrIn[14]     System (rising)     NA             0.000       994.748      994.748
AddrIn[15]     System (rising)     NA             0.000       994.747      994.747
AddrIn[16]     System (rising)     NA             0.000       994.773      994.773
AddrIn[17]     System (rising)     NA             0.000       994.773      994.773
AddrIn[18]     System (rising)     NA             0.000       994.762      994.762
AddrIn[19]     System (rising)     NA             0.000       994.764      994.764
AddrIn[20]     System (rising)     NA             0.000       994.783      994.783
AddrIn[21]     System (rising)     NA             0.000       994.783      994.783
AddrIn[22]     System (rising)     NA             0.000       994.785      994.785
AddrIn[23]     System (rising)     NA             0.000       994.783      994.783
AddrIn[24]     System (rising)     NA             0.000       994.810      994.810
AddrIn[25]     System (rising)     NA             0.000       994.810      994.810
AddrIn[26]     System (rising)     NA             0.000       994.831      994.831
AddrIn[27]     System (rising)     NA             0.000       994.833      994.833
AddrIn[28]     System (rising)     NA             0.000       994.857      994.857
AddrIn[29]     System (rising)     NA             0.000       994.867      994.867
AddrIn[30]     System (rising)     NA             0.000       994.926      994.926
AddrIn[31]     System (rising)     NA             0.000       994.951      994.951
clk            NA                  NA             NA          NA           NA     
==================================================================================


Output Ports: 

Port            Starting            User           Arrival     Required            
Name            Reference           Constraint     Time        Time         Slack  
                Clock                                                              
-----------------------------------------------------------------------------------
AddrOut[0]      System (rising)     NA             4.731       1000.000     995.269
AddrOut[1]      System (rising)     NA             4.731       1000.000     995.269
AddrOut[2]      System (rising)     NA             5.095       1000.000     994.905
AddrOut[3]      System (rising)     NA             5.439       1000.000     994.561
AddrOut[4]      System (rising)     NA             5.464       1000.000     994.536
AddrOut[5]      System (rising)     NA             5.468       1000.000     994.532
AddrOut[6]      System (rising)     NA             5.512       1000.000     994.488
AddrOut[7]      System (rising)     NA             5.533       1000.000     994.467
AddrOut[8]      System (rising)     NA             5.529       1000.000     994.471
AddrOut[9]      System (rising)     NA             5.534       1000.000     994.466
AddrOut[10]     System (rising)     NA             5.563       1000.000     994.437
AddrOut[11]     System (rising)     NA             5.577       1000.000     994.423
AddrOut[12]     System (rising)     NA             5.579       1000.000     994.421
AddrOut[13]     System (rising)     NA             5.580       1000.000     994.420
AddrOut[14]     System (rising)     NA             5.582       1000.000     994.418
AddrOut[15]     System (rising)     NA             5.602       1000.000     994.398
AddrOut[16]     System (rising)     NA             5.599       1000.000     994.401
AddrOut[17]     System (rising)     NA             5.603       1000.000     994.397
AddrOut[18]     System (rising)     NA             5.599       1000.000     994.401
AddrOut[19]     System (rising)     NA             5.614       1000.000     994.386
AddrOut[20]     System (rising)     NA             5.616       1000.000     994.384
AddrOut[21]     System (rising)     NA             5.616       1000.000     994.384
AddrOut[22]     System (rising)     NA             5.619       1000.000     994.381
AddrOut[23]     System (rising)     NA             5.639       1000.000     994.361
AddrOut[24]     System (rising)     NA             5.635       1000.000     994.365
AddrOut[25]     System (rising)     NA             5.640       1000.000     994.360
AddrOut[26]     System (rising)     NA             5.636       1000.000     994.364
AddrOut[27]     System (rising)     NA             5.650       1000.000     994.350
AddrOut[28]     System (rising)     NA             5.652       1000.000     994.348
AddrOut[29]     System (rising)     NA             5.653       1000.000     994.347
AddrOut[30]     System (rising)     NA             5.655       1000.000     994.345
AddrOut[31]     System (rising)     NA             5.676       1000.000     994.324
===================================================================================



====================================
@S0.0 |Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                               Arrival           
Instance                                      Reference     Type     Pin      Net                                    Time        Slack 
                                              Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------
FB1.uA.dut_inst.aptn_reset_sync_reset_n_2     clk           dff      Q[0]     dut_inst.aptn_reset_sync_reset_n_1     0.137       44.588
FB1.uA.dut_inst.aptn_reset_sync_reset_n_3     clk           dff      Q[0]     dut_inst.aptn_reset_sync_reset_n_2     0.137       44.588
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                               Required           
Instance                                      Reference     Type     Pin      Net                                    Time         Slack 
                                              Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------
FB1.uA.dut_inst.aptn_reset_sync_reset_n_2     clk           dff      D[0]     dut_inst.aptn_reset_sync_reset_n_2     44.998       44.588
FB1.uA.dut_inst.aptn_reset_sync_reset_n_4     clk           dff      D[0]     dut_inst.aptn_reset_sync_reset_n_1     44.998       44.588
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      45.000
    - Setup time:                            0.002
    = Required time:                         44.998

    - Propagation time:                      0.410
    = Slack (non-critical) :                 44.588

    Number of logic level(s):                0
    Starting point:                          FB1.uA.dut_inst.aptn_reset_sync_reset_n_2 / Q[0]
    Ending point:                            FB1.uA.dut_inst.aptn_reset_sync_reset_n_4 / D[0]
    The start point is clocked by            clk [rising] (rise=0.000 fall=22.500 period=45.000) on pin C
    The end   point is clocked by            clk [rising] (rise=0.000 fall=22.500 period=45.000) on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
FB1.uA.dut_inst.aptn_reset_sync_reset_n_2     dff      Q[0]     Out     0.137     0.137 r     -         
dut_inst.aptn_reset_sync_reset_n_1            Net      -        -       0.273     -           1         
FB1.uA.dut_inst.aptn_reset_sync_reset_n_4     dff      D[0]     In      -         0.410 r     -         
========================================================================================================
Total path delay (propagation time + setup) of 0.412 is 0.139(33.8%) logic and 0.273(66.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Start Clock :                                 clk                                                       
------------                                                                                            
clk                                           Port     clk      In      -         0.000 r     -         
clk                                           Net      -        -       0.000     -           3         
FB1.uA.dut_inst.aptn_reset_sync_reset_n_2     dff      C        In      -         0.000 r     -         
========================================================================================================


End clock path:

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Start Clock :                                 clk                                                       
------------                                                                                            
clk                                           Port     clk      In      -         0.000 r     -         
clk                                           Net      -        -       0.000     -           3         
FB1.uA.dut_inst.aptn_reset_sync_reset_n_4     dff      C        In      -         0.000 r     -         
========================================================================================================




====================================
@S0.0 |Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                                    Arrival            
Instance                                          Reference     Type                                    Pin            Net                    Time        Slack  
                                                  Clock                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
FB1.uA.dut_inst.hyper_connect_USR_LOCAL_RESET     System        syn_hyper_connect_internal_1_FB1_uA     out1[0]        dut_inst.reset_n_c     0.000       43.699 
AddrIn[31:0]                                      System        Port                                    AddrIn[2]      AddrIn[2]              0.000       994.324
AddrIn[31:0]                                      System        Port                                    AddrIn[3]      AddrIn[3]              0.000       994.691
AddrIn[31:0]                                      System        Port                                    AddrIn[4]      AddrIn[4]              0.000       994.710
AddrIn[31:0]                                      System        Port                                    AddrIn[5]      AddrIn[5]              0.000       994.710
AddrIn[31:0]                                      System        Port                                    AddrIn[7]      AddrIn[7]              0.000       994.710
AddrIn[31:0]                                      System        Port                                    AddrIn[6]      AddrIn[6]              0.000       994.711
AddrIn[31:0]                                      System        Port                                    AddrIn[10]     AddrIn[10]             0.000       994.725
AddrIn[31:0]                                      System        Port                                    AddrIn[11]     AddrIn[11]             0.000       994.728
AddrIn[31:0]                                      System        Port                                    AddrIn[8]      AddrIn[8]              0.000       994.737
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                    Required            
Instance                                      Reference     Type     Pin             Net                  Time         Slack  
                                              Clock                                                                           
------------------------------------------------------------------------------------------------------------------------------
FB1.uA.dut_inst.aptn_reset_sync_reset_n_3     System        dff      D[0]            dut_inst.reset_n     44.998       43.699 
AddrOut[31:0]                                 System        Port     AddrOut[31]     AddrOut[31]          1000.000     994.324
AddrOut[31:0]                                 System        Port     AddrOut[30]     AddrOut[30]          1000.000     994.345
AddrOut[31:0]                                 System        Port     AddrOut[29]     AddrOut[29]          1000.000     994.347
AddrOut[31:0]                                 System        Port     AddrOut[28]     AddrOut[28]          1000.000     994.348
AddrOut[31:0]                                 System        Port     AddrOut[27]     AddrOut[27]          1000.000     994.350
AddrOut[31:0]                                 System        Port     AddrOut[25]     AddrOut[25]          1000.000     994.360
AddrOut[31:0]                                 System        Port     AddrOut[23]     AddrOut[23]          1000.000     994.361
AddrOut[31:0]                                 System        Port     AddrOut[26]     AddrOut[26]          1000.000     994.364
AddrOut[31:0]                                 System        Port     AddrOut[24]     AddrOut[24]          1000.000     994.365
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      45.000
    - Setup time:                            0.002
    = Required time:                         44.998

    - Propagation time:                      1.299
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     43.699

    Number of logic level(s):                1
    Starting point:                          FB1.uA.dut_inst.hyper_connect_USR_LOCAL_RESET / out1[0]
    Ending point:                            FB1.uA.dut_inst.aptn_reset_sync_reset_n_3 / D[0]
    The start point is clocked by            System [rising]
    The end   point is clocked by            clk [rising] (rise=0.000 fall=22.500 period=45.000) on pin C

Instance / Net                                                                            Pin         Pin               Arrival     No. of    
Name                                              Type                                    Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
FB1.uA.dut_inst.hyper_connect_USR_LOCAL_RESET     syn_hyper_connect_internal_1_FB1_uA     out1[0]     Out     0.000     0.000 r     -         
dut_inst.reset_n_c                                Net                                     -           -       0.273     -           1         
FB1.uA.dut_inst.reset_n_obuf                      OBUF                                    I           In      -         0.273 r     -         
FB1.uA.dut_inst.reset_n_obuf                      OBUF                                    O           Out     1.026     1.299 r     -         
dut_inst.reset_n                                  Net                                     -           -       0.000     -           1         
FB1.uA.dut_inst.aptn_reset_sync_reset_n_3         dff                                     D[0]        In      -         1.299 r     -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 1.301 is 1.028(79.0%) logic and 0.273(21.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


End clock path:

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Start Clock :                                 clk                                                       
------------                                                                                            
clk                                           Port     clk      In      -         0.000 r     -         
clk                                           Net      -        -       0.000     -           3         
FB1.uA.dut_inst.aptn_reset_sync_reset_n_3     dff      C        In      -         0.000 r     -         
========================================================================================================



##### END OF TIMING REPORT #####]

@S0.0 |Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 1242MB peak: 1242MB)


Starting Time budgeting (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 1242MB peak: 1242MB)


Starting CTB multihop constraint generation  (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 1242MB peak: 1242MB)


Time-Budgeting stats:
-----------------------------------------------------
	 # partitions  			=          3
	 # paths       			=          0
	 # timing segments 		=          0
	 # logic segments  		=          0
-----------------------------------------------------

Finished CTB multihop constraint generation  (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 1242MB peak: 1242MB)


Finished Time budgeting (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 1242MB peak: 1242MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 1242MB peak: 1242MB)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 1242MB peak: 1242MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Thu Apr 13 12:04:29 2023

###########################################################]
