
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2 <build 117120>)
| Date         : Fri Jul  7 19:32:36 2023
| Design       : DDR_HDMI_Loop_Demo
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                          
*********************************************************************************************************************************************************************************************************
                                                                                                                     Clock   Non-clock                                                                   
 Clock                                                        Period       Waveform       Type                       Loads       Loads  Sources                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 System_Clock                                                 20.000       {0 10}         Declared                     117           7  {i_clk}                                                          
   ioclk0                                                     2.500        {0 1.25}       Generated (System_Clock)       2           0  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                                     2.500        {0 1.25}       Generated (System_Clock)      18           1  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk2                                                     2.500        {0 1.25}       Generated (System_Clock)       2           0  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_2/gopclkgate/OUT}  
   ioclk_gate_clk                                             10.000       {0 5}          Generated (System_Clock)       1           0  {DDR3_Interface_Inst/DDR3_Inst/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   ddrphy_clkin                                               10.000       {0 5}          Generated (System_Clock)    3708           1  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
     ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (ddrphy_clkin)     239           0  {Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0}                       
   clk_25M                                                    40.000       {0 20}         Generated (System_Clock)       0           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                                  
   System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred               40.000       {0 20}         Generated (System_Clock)       7           0  {u_pll/u_pll_e3/goppll/CLKOUT0}                                  
 pixel_clock1                                                 6.737        {0 3.369}      Declared                     287           1  {i_hdmi1_clk}                                                    
 cmos1_pclk                                                   11.900       {0 5.95}       Declared                      42           1  {cmos1_pclk}                                                     
   cmos1_pclk_16bit                                           23.800       {0 11.9}       Generated (cmos1_pclk)       238           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}                  
 cmos2_pclk                                                   11.900       {0 5.95}       Declared                       0           0  {cmos2_pclk}                                                     
   cmos2_pclk_16bit                                           23.800       {0 11.9}       Generated (cmos2_pclk)         0           0  {}                                                               
=========================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 System_Clock                50.000 MHz     204.374 MHz         20.000          4.893         15.107
 pixel_clock1               148.434 MHz     120.482 MHz          6.737          8.300         -1.563
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ddrphy_clkin               100.000 MHz     103.029 MHz         10.000          9.706          0.294
 cmos1_pclk                  84.034 MHz     321.854 MHz         11.900          3.107          8.793
 cmos1_pclk_16bit            42.017 MHz     181.159 MHz         23.800          5.520         18.280
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     181.061 MHz        100.000          5.523         94.477
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                             25.000 MHz     305.437 MHz         40.000          3.274         36.726
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                15.107       0.000              0            363
 ddrphy_clkin           System_Clock                 1.351       0.000              0             44
 pixel_clock1           pixel_clock1                -1.563      -5.879              6           1185
 ddrphy_clkin           pixel_clock1                -9.953    -348.034             36             36
 System_Clock           pixel_clock1                -6.010    -148.963            100            100
 ioclk1                 ioclk1                       1.692       0.000              0             48
 ddrphy_clkin           ddrphy_clkin                 0.294       0.000              0          13522
 System_Clock           ddrphy_clkin                 9.615       0.000              0            705
 pixel_clock1           ddrphy_clkin                 5.996       0.000              0             38
 cmos1_pclk             cmos1_pclk                   8.793       0.000              0             65
 cmos1_pclk_16bit       cmos1_pclk_16bit            18.280       0.000              0            832
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    94.477       0.000              0           1104
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                        System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    36.726       0.000              0             31
 System_Clock           System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    17.455       0.000              0              7
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                 0.118       0.000              0            363
 ddrphy_clkin           System_Clock                 4.801       0.000              0             44
 pixel_clock1           pixel_clock1                 0.274       0.000              0           1185
 ddrphy_clkin           pixel_clock1                 7.833       0.000              0             36
 System_Clock           pixel_clock1                -1.400     -55.389             93            100
 ioclk1                 ioclk1                       0.450       0.000              0             48
 ddrphy_clkin           ddrphy_clkin                -4.076    -832.510            902          13522
 System_Clock           ddrphy_clkin                -9.196   -4134.865            705            705
 pixel_clock1           ddrphy_clkin                -8.734    -323.973             38             38
 cmos1_pclk             cmos1_pclk                   0.111       0.000              0             65
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.056       0.000              0            832
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.198       0.000              0           1104
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                        System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.428       0.000              0             31
 System_Clock           System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -0.286      -0.572              2              7
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                14.984       0.000              0             64
 pixel_clock1           pixel_clock1                 2.604       0.000              0            183
 System_Clock           ddrphy_clkin                 8.348       0.000              0           1430
 ddrphy_clkin           ddrphy_clkin                 4.733       0.000              0           1660
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.538       0.000              0            122
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    97.885       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                 0.650       0.000              0             64
 pixel_clock1           pixel_clock1                 1.024       0.000              0            183
 System_Clock           ddrphy_clkin                -4.902   -3844.511           1430           1430
 ddrphy_clkin           ddrphy_clkin                 0.031       0.000              0           1660
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.852       0.000              0            122
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.235       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock                                        9.380       0.000              0            117
 pixel_clock1                                        1.851       0.000              0            287
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.397       0.000              0             18
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 ddrphy_clkin                                        3.100       0.000              0           3708
 cmos1_pclk                                          5.330       0.000              0             42
 cmos1_pclk_16bit                                   11.002       0.000              0            238
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            239
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred       19.380       0.000              0              7
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                16.502       0.000              0            363
 ddrphy_clkin           System_Clock                 4.294       0.000              0             44
 pixel_clock1           pixel_clock1                 0.902       0.000              0           1185
 ddrphy_clkin           pixel_clock1                -6.310    -220.067             36             36
 System_Clock           pixel_clock1                -4.477    -134.712            100            100
 ioclk1                 ioclk1                       1.834       0.000              0             48
 ddrphy_clkin           ddrphy_clkin                 3.365       0.000              0          13522
 System_Clock           ddrphy_clkin                 9.139       0.000              0            705
 pixel_clock1           ddrphy_clkin                 3.610       0.000              0             38
 cmos1_pclk             cmos1_pclk                   9.593       0.000              0             65
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.871       0.000              0            832
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    96.129       0.000              0           1104
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                        System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    37.617       0.000              0             31
 System_Clock           System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    18.081       0.000              0              7
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                 0.138       0.000              0            363
 ddrphy_clkin           System_Clock                 3.139       0.000              0             44
 pixel_clock1           pixel_clock1                 0.209       0.000              0           1185
 ddrphy_clkin           pixel_clock1                 4.986       0.000              0             36
 System_Clock           pixel_clock1                -0.553      -8.182             32            100
 ioclk1                 ioclk1                       0.383       0.000              0             48
 ddrphy_clkin           ddrphy_clkin                -2.533    -446.852            745          13522
 System_Clock           ddrphy_clkin                -5.525   -2442.993            705            705
 pixel_clock1           ddrphy_clkin                -5.538    -205.397             38             38
 cmos1_pclk             cmos1_pclk                   0.040       0.000              0             65
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.001      -0.001              1            832
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.142       0.000              0           1104
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                        System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.335       0.000              0             31
 System_Clock           System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.074       0.000              0              7
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                16.373       0.000              0             64
 pixel_clock1           pixel_clock1                 3.809       0.000              0            183
 System_Clock           ddrphy_clkin                 8.313       0.000              0           1430
 ddrphy_clkin           ddrphy_clkin                 6.287       0.000              0           1660
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.710       0.000              0            122
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    98.433       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                 0.493       0.000              0             64
 pixel_clock1           pixel_clock1                 0.784       0.000              0            183
 System_Clock           ddrphy_clkin                -3.126   -2251.004           1430           1430
 ddrphy_clkin           ddrphy_clkin                 0.025       0.000              0           1660
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.561       0.000              0            122
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.866       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock                                        9.504       0.000              0            117
 pixel_clock1                                        2.155       0.000              0            287
 ioclk0                                              0.568       0.000              0              2
 ioclk1                                              0.568       0.000              0             18
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 ddrphy_clkin                                        3.480       0.000              0           3708
 cmos1_pclk                                          5.454       0.000              0             42
 cmos1_pclk_16bit                                   11.182       0.000              0            238
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            239
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred       19.504       0.000              0              7
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_42_161/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q2                    tco                   0.290       5.717 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.404       6.121         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_42_157/Y0                    td                    0.493       6.614 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.442       7.056         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48616
 CLMA_46_140/Y2                    td                    0.492       7.548 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.547       8.095         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48619
 CLMS_42_153/Y2                    td                    0.286       8.381 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.460       8.841         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_42_160/Y2                    td                    0.196       9.037 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.580       9.617         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_46_144/CE                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.617         Logic Levels: 4  
                                                                                   Logic: 1.757ns(41.933%), Route: 2.433ns(58.067%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_144/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   9.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.107                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_42_161/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q2                    tco                   0.290       5.717 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.404       6.121         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_42_157/Y0                    td                    0.493       6.614 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.442       7.056         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48616
 CLMA_46_140/Y2                    td                    0.492       7.548 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.547       8.095         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48619
 CLMS_42_153/Y2                    td                    0.286       8.381 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.460       8.841         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_42_160/Y2                    td                    0.196       9.037 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.580       9.617         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_46_144/CE                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.617         Logic Levels: 4  
                                                                                   Logic: 1.757ns(41.933%), Route: 2.433ns(58.067%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_144/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   9.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.107                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_42_161/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q2                    tco                   0.290       5.717 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.404       6.121         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_42_157/Y0                    td                    0.493       6.614 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.442       7.056         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48616
 CLMA_46_140/Y2                    td                    0.492       7.548 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.547       8.095         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48619
 CLMS_42_153/Y2                    td                    0.286       8.381 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.460       8.841         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_42_160/Y2                    td                    0.196       9.037 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.580       9.617         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_46_144/CE                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.617         Logic Levels: 4  
                                                                                   Logic: 1.757ns(41.933%), Route: 2.433ns(58.067%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_144/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   9.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.107                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_dut1/btn_deb_1d/opit_0/D
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.928
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  -0.486

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.889       3.092         nt_i_clk         
 CLMA_194_141/CLK                                                          r       key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMA_194_141/Q0                   tco                   0.226       3.318 r       key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.228       3.546         key_ctl_dut1/btn_deb
 CLMA_198_140/M2                                                           r       key_ctl_dut1/btn_deb_1d/opit_0/D

 Data arrival time                                                   3.546         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.780%), Route: 0.228ns(50.220%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.474       3.928         nt_i_clk         
 CLMA_198_140/CLK                                                          r       key_ctl_dut1/btn_deb_1d/opit_0/CLK
 clock pessimism                                        -0.486       3.442                          
 clock uncertainty                                       0.000       3.442                          

 Hold time                                              -0.014       3.428                          

 Data required time                                                  3.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.428                          
 Data arrival time                                                   3.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_184/Q3                    tco                   0.221       5.316 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.089       5.405         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [1]
 CLMS_50_185/D4                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.405         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.034       5.090                          

 Data required time                                                  5.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.090                          
 Data arrival time                                                   5.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/u_btn_deb/btn_in_reg[0]/opit_0/CLK
Endpoint    : key_ctl_dut1/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.928
  Launch Clock Delay      :  3.309
  Clock Pessimism Removal :  -0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.106       3.309         nt_i_clk         
 CLMA_198_140/CLK                                                          r       key_ctl_dut1/u_btn_deb/btn_in_reg[0]/opit_0/CLK

 CLMA_198_140/Q2                   tco                   0.224       3.533 f       key_ctl_dut1/u_btn_deb/btn_in_reg[0]/opit_0/Q
                                   net (fanout=1)        0.084       3.617         key_ctl_dut1/u_btn_deb/btn_in_reg [0]
 CLMA_198_140/A4                                                           f       key_ctl_dut1/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.617         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.474       3.928         nt_i_clk         
 CLMA_198_140/CLK                                                          r       key_ctl_dut1/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.595       3.333                          
 clock uncertainty                                       0.000       3.333                          

 Hold time                                              -0.035       3.298                          

 Data required time                                                  3.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.298                          
 Data arrival time                                                   3.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.922  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  10.313
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      11.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      13.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      15.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      17.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      17.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720      17.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927      18.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149      18.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.339      20.313         ntR1717          
 CLMA_34_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.291      20.604 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.780      21.384         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_46_192/Y0                    td                    0.210      21.594 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.764      22.358         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_46_192/Y2                    td                    0.286      22.644 r       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.614      23.258         _N6595           
 CLMA_50_192/COUT                  td                    0.507      23.765 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.765         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5168
                                   td                    0.058      23.823 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.823         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5170
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  23.823         Logic Levels: 3  
                                                                                   Logic: 1.352ns(38.519%), Route: 2.158ns(61.481%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_196/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  23.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.351                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.922  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  10.313
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      11.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      13.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      15.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      17.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      17.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720      17.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927      18.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149      18.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.339      20.313         ntR1717          
 CLMA_34_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.291      20.604 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.780      21.384         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_46_192/Y0                    td                    0.210      21.594 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.764      22.358         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_46_192/Y2                    td                    0.286      22.644 r       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.614      23.258         _N6595           
 CLMA_50_192/COUT                  td                    0.507      23.765 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.765         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5168
 CLMA_50_196/CIN                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  23.765         Logic Levels: 3  
                                                                                   Logic: 1.294ns(37.486%), Route: 2.158ns(62.514%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_196/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  23.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.406                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/I12
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.922  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  10.313
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      11.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      13.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      15.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      17.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      17.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720      17.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927      18.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149      18.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.339      20.313         ntR1717          
 CLMA_34_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.291      20.604 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.780      21.384         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_46_192/Y0                    td                    0.210      21.594 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.764      22.358         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_46_192/Y2                    td                    0.286      22.644 r       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.614      23.258         _N6595           
 CLMA_50_192/D2                                                            r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/I12

 Data arrival time                                                  23.258         Logic Levels: 2  
                                                                                   Logic: 0.787ns(26.723%), Route: 2.158ns(73.277%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_192/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.368      24.973                          

 Data required time                                                 24.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.973                          
 Data arrival time                                                  23.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.715                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  9.377
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      25.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      25.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      27.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      27.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      28.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      28.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.056      29.377         ntR1717          
 CLMA_14_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_14_184/Q1                    tco                   0.224      29.601 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.346      29.947         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMS_22_185/A4                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.947         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.298%), Route: 0.346ns(60.702%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      21.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      23.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585      25.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_22_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296      25.131                          
 clock uncertainty                                       0.050      25.181                          

 Hold time                                              -0.035      25.146                          

 Data required time                                                 25.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.146                          
 Data arrival time                                                  29.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.801                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/D
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  9.493
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      25.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      25.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      27.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      27.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      28.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      28.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.172      29.493         ntR1717          
 CLMS_14_181/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_14_181/Q0                    tco                   0.226      29.719 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.347      30.066         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/wrlvl_ck_dly_start_rst
 CLMA_18_180/M0                                                            r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/D

 Data arrival time                                                  30.066         Logic Levels: 0  
                                                                                   Logic: 0.226ns(39.442%), Route: 0.347ns(60.558%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      21.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      23.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585      25.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_18_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                        -0.296      25.131                          
 clock uncertainty                                       0.050      25.181                          

 Hold time                                              -0.014      25.167                          

 Data required time                                                 25.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.167                          
 Data arrival time                                                  30.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.899                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  9.453
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      25.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      25.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      27.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      27.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      28.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      28.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.132      29.453         ntR1717          
 CLMS_38_197/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_38_197/Q1                    tco                   0.224      29.677 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.329      30.006         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_42_193/B0                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.006         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.506%), Route: 0.329ns(59.494%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      21.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      23.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585      25.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_42_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296      25.131                          
 clock uncertainty                                       0.050      25.181                          

 Hold time                                              -0.080      25.101                          

 Data required time                                                 25.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.101                          
 Data arrival time                                                  30.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.905                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_130_185/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_130_185/Q0                   tco                   0.287       5.810 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       1.187       6.997         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_172/Y0                   td                    0.341       7.338 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       6.368      13.706         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_142_88/WEA[0]                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                  13.706         Logic Levels: 1  
                                                                                   Logic: 0.628ns(7.674%), Route: 7.555ns(92.326%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      11.927         hdmi3_clk        
 DRM_142_88/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.279      12.206                          
 clock uncertainty                                      -0.050      12.156                          

 Setup time                                             -0.013      12.143                          

 Data required time                                                 12.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.143                          
 Data arrival time                                                  13.706                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.563                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_130_185/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_130_185/Q0                   tco                   0.287       5.810 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       1.187       6.997         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_172/Y0                   td                    0.341       7.338 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       6.120      13.458         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_142_128/WEA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                  13.458         Logic Levels: 1  
                                                                                   Logic: 0.628ns(7.914%), Route: 7.307ns(92.086%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      11.927         hdmi3_clk        
 DRM_142_128/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.297      12.224                          
 clock uncertainty                                      -0.050      12.174                          

 Setup time                                             -0.013      12.161                          

 Data required time                                                 12.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.161                          
 Data arrival time                                                  13.458                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.297                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_130_185/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_130_185/Q0                   tco                   0.287       5.810 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       1.187       6.997         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_172/Y0                   td                    0.341       7.338 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       5.913      13.251         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_178_108/WEA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                  13.251         Logic Levels: 1  
                                                                                   Logic: 0.628ns(8.126%), Route: 7.100ns(91.874%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      11.927         hdmi3_clk        
 DRM_178_108/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.279      12.206                          
 clock uncertainty                                      -0.050      12.156                          

 Setup time                                             -0.013      12.143                          

 Data required time                                                 12.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.143                          
 Data arrival time                                                  13.251                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.108                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMA_182_156/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_156/Q1                   tco                   0.224       5.414 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.247       5.661         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/wr_addr [9]
 DRM_178_148/ADA0[9]                                                       f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   5.661         Logic Levels: 0  
                                                                                   Logic: 0.224ns(47.558%), Route: 0.247ns(52.442%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 DRM_178_148/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.161       5.387                          

 Data required time                                                  5.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.387                          
 Data arrival time                                                   5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[0]
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMS_174_181/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_174_181/Q0                   tco                   0.222       5.412 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=19)       0.226       5.638         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/wr_addr [0]
 DRM_178_168/ADA0[0]                                                       f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[0]

 Data arrival time                                                   5.638         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.554%), Route: 0.226ns(50.446%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 DRM_178_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.113       5.339                          

 Data required time                                                  5.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.339                          
 Data arrival time                                                   5.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMS_46_201/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK

 CLMS_46_201/Q1                    tco                   0.224       5.414 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/Q
                                   net (fanout=1)        0.217       5.631         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr1 [2]
 CLMA_50_200/AD                                                            f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D

 Data arrival time                                                   5.631         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_50_200/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.053       5.279                          

 Data required time                                                  5.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.279                          
 Data arrival time                                                   5.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -8.829  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  14.019
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076     641.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438     643.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     643.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     645.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     645.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     646.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     647.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     647.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     647.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     647.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     647.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927     648.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149     648.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460     652.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000     652.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585     654.019         axi_clk          
 CLMA_186_196/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_186_196/Q3                   tco                   0.286     654.305 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.715     655.020         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [10]
 CLMS_186_201/M2                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                 655.020         Logic Levels: 0  
                                                                                   Logic: 0.286ns(28.571%), Route: 0.715ns(71.429%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 CLMS_186_201/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.088     645.067                          

 Data required time                                                645.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                645.067                          
 Data arrival time                                                 655.020                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.953                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -8.829  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  14.019
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076     641.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438     643.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     643.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     645.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     645.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     646.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     647.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     647.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     647.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     647.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     647.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927     648.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149     648.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460     652.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000     652.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585     654.019         axi_clk          
 CLMA_174_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_174_160/Q0                   tco                   0.289     654.308 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.603     654.911         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_174_144/M1                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 654.911         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.399%), Route: 0.603ns(67.601%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 CLMA_174_144/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.079     645.076                          

 Data required time                                                645.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                645.076                          
 Data arrival time                                                 654.911                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.835                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -8.829  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  14.019
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076     641.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438     643.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     643.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     645.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     645.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     646.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     647.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     647.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     647.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     647.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     647.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927     648.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149     648.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460     652.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000     652.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585     654.019         axi_clk          
 CLMA_186_196/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_186_196/Q1                   tco                   0.289     654.308 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.571     654.879         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [9]
 CLMS_186_197/M3                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                 654.879         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.605%), Route: 0.571ns(66.395%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 CLMS_186_197/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.088     645.067                          

 Data required time                                                645.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                645.067                          
 Data arrival time                                                 654.879                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.812                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -7.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  12.953
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795       8.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116       8.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.101      11.422         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      11.422 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531      12.953         axi_clk          
 CLMS_46_197/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_46_197/Q0                    tco                   0.226      13.179 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213      13.392         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/wptr [1]
 CLMA_50_200/M0                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  13.392         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_50_200/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.014       5.559                          

 Data required time                                                  5.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.559                          
 Data arrival time                                                  13.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.833                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -7.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  12.953
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795       8.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116       8.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.101      11.422         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      11.422 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531      12.953         axi_clk          
 CLMA_174_140/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_174_140/Q0                   tco                   0.226      13.179 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.231      13.410         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_174_144/M0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  13.410         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.453%), Route: 0.231ns(50.547%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_174_144/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.014       5.559                          

 Data required time                                                  5.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.559                          
 Data arrival time                                                  13.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.851                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -7.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  12.953
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795       8.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116       8.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.101      11.422         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      11.422 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531      12.953         axi_clk          
 CLMS_170_153/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMS_170_153/Q1                   tco                   0.229      13.182 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.230      13.412         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [11]
 CLMS_170_157/M0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                  13.412         Logic Levels: 0  
                                                                                   Logic: 0.229ns(49.891%), Route: 0.230ns(50.109%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_170_157/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.014       5.559                          

 Data required time                                                  5.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.559                          
 Data arrival time                                                  13.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.853                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  3.885
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126     641.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.431     643.885         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.290     644.175 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.413     644.588         nt_ctrl_led[0]   
 CLMA_182_172/Y0                   td                    0.196     644.784 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       6.368     651.152         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_142_88/WEA[0]                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                 651.152         Logic Levels: 1  
                                                                                   Logic: 0.486ns(6.688%), Route: 6.781ns(93.312%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 DRM_142_88/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.013     645.142                          

 Data required time                                                645.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                645.142                          
 Data arrival time                                                 651.152                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.010                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  3.885
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126     641.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.431     643.885         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.290     644.175 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.413     644.588         nt_ctrl_led[0]   
 CLMA_182_172/Y0                   td                    0.196     644.784 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       6.120     650.904         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_142_128/WEA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                 650.904         Logic Levels: 1  
                                                                                   Logic: 0.486ns(6.924%), Route: 6.533ns(93.076%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 DRM_142_128/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.013     645.142                          

 Data required time                                                645.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                645.142                          
 Data arrival time                                                 650.904                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.762                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  3.885
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126     641.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.431     643.885         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.290     644.175 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.413     644.588         nt_ctrl_led[0]   
 CLMA_182_172/Y0                   td                    0.196     644.784 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       5.913     650.697         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_178_108/WEA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                 650.697         Logic Levels: 1  
                                                                                   Logic: 0.486ns(7.134%), Route: 6.326ns(92.866%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 DRM_178_108/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.013     645.142                          

 Data required time                                                645.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                645.142                          
 Data arrival time                                                 650.697                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.555                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  3.251
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.048       3.251         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.224       3.475 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.089       3.564         nt_ctrl_led[0]   
 CLMA_182_165/Y0                   td                    0.155       3.719 f       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        0.360       4.079         Image_Process_Interface_Inst/ctrl_video1_vde
 CLMA_182_148/A0                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.079         Logic Levels: 1  
                                                                                   Logic: 0.379ns(45.773%), Route: 0.449ns(54.227%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_182_148/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.094       5.479                          

 Data required time                                                  5.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.479                          
 Data arrival time                                                   4.079                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.400                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I10
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  3.251
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.048       3.251         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.224       3.475 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.089       3.564         nt_ctrl_led[0]   
 CLMA_182_165/Y0                   td                    0.155       3.719 f       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        0.506       4.225         Image_Process_Interface_Inst/ctrl_video1_vde
 CLMA_182_148/B0                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   4.225         Logic Levels: 1  
                                                                                   Logic: 0.379ns(38.912%), Route: 0.595ns(61.088%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_182_148/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.080       5.493                          

 Data required time                                                  5.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.493                          
 Data arrival time                                                   4.225                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.268                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  3.251
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.048       3.251         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.224       3.475 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.089       3.564         nt_ctrl_led[0]   
 CLMA_182_165/Y0                   td                    0.162       3.726 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        0.510       4.236         Image_Process_Interface_Inst/ctrl_video1_vde
 CLMS_174_181/A0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.236         Logic Levels: 1  
                                                                                   Logic: 0.386ns(39.188%), Route: 0.599ns(60.812%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_174_181/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.093       5.480                          

 Data required time                                                  5.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.480                          
 Data arrival time                                                   4.236                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.244                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       7.252         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       3.669 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.080       9.283         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       7.252         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       3.669 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.080       9.283         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       7.252         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       3.669 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.080       9.283         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       6.762         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.094       7.272         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       6.762         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.094       7.272         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       6.762         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.094       7.272         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.262
  Launch Clock Delay      :  14.019
  Clock Pessimism Removal :  0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460      12.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      12.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.019         axi_clk          
 DRM_178_232/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_232/QB0[2]                tco                   2.307      16.326 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[2]
                                   net (fanout=1)        1.688      18.014         ddr_mbus_wdata1[35]
 CLMA_90_240/Y1                    td                    0.304      18.318 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[35]/gateop_perm/Z
                                   net (fanout=1)        0.755      19.073         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9508
 CLMS_78_241/B0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  19.073         Logic Levels: 1  
                                                                                   Logic: 2.611ns(51.662%), Route: 2.443ns(48.338%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      18.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      18.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.941      19.262         ntR1717          
 CLMS_78_241/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.653      19.915                          
 clock uncertainty                                      -0.350      19.565                          

 Setup time                                             -0.198      19.367                          

 Data required time                                                 19.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.367                          
 Data arrival time                                                  19.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[67]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.268
  Launch Clock Delay      :  14.019
  Clock Pessimism Removal :  0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460      12.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      12.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.019         axi_clk          
 DRM_178_232/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_232/QB0[4]                tco                   2.307      16.326 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        1.987      18.313         ddr_mbus_wdata1[67]
 CLMS_78_249/Y3                    td                    0.287      18.600 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[67]/gateop_perm/Z
                                   net (fanout=1)        0.399      18.999         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9540
 CLMS_78_245/B0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[67]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  18.999         Logic Levels: 1  
                                                                                   Logic: 2.594ns(52.088%), Route: 2.386ns(47.912%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      18.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      18.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.947      19.268         ntR1717          
 CLMS_78_245/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[67]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.653      19.921                          
 clock uncertainty                                      -0.350      19.571                          

 Setup time                                             -0.198      19.373                          

 Data required time                                                 19.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.373                          
 Data arrival time                                                  18.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[115]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.268
  Launch Clock Delay      :  14.019
  Clock Pessimism Removal :  0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460      12.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      12.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.019         axi_clk          
 DRM_178_232/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_232/QB0[7]                tco                   2.307      16.326 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[7]
                                   net (fanout=1)        2.081      18.407         ddr_mbus_wdata1[115]
 CLMS_78_245/Y2                    td                    0.322      18.729 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[115]/gateop_perm/Z
                                   net (fanout=1)        0.255      18.984         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9588
 CLMS_78_245/A0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[115]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  18.984         Logic Levels: 1  
                                                                                   Logic: 2.629ns(52.951%), Route: 2.336ns(47.049%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      18.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      18.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.947      19.268         ntR1717          
 CLMS_78_245/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[115]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.653      19.921                          
 clock uncertainty                                      -0.350      19.571                          

 Setup time                                             -0.194      19.377                          

 Data required time                                                 19.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.377                          
 Data arrival time                                                  18.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.393                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[42]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.142
  Launch Clock Delay      :  9.169
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795       8.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116       8.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.848       9.169         ntR1717          
 CLMA_22_236/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[42]/opit_0_L5Q_perm/CLK

 CLMA_22_236/Q1                    tco                   0.224       9.393 f       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[42]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.376       9.769         ddr_mbus_rdata[42]
 DRM_26_252/DA0[2]                                                         f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                   9.769         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.333%), Route: 0.376ns(62.667%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460      12.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      12.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.708      14.142         axi_clk          
 DRM_26_252/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.653      13.489                          
 clock uncertainty                                       0.200      13.689                          

 Hold time                                               0.156      13.845                          

 Data required time                                                 13.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.845                          
 Data arrival time                                                   9.769                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.076                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[41]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.019
  Launch Clock Delay      :  9.153
  Clock Pessimism Removal :  -0.681

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795       8.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116       8.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.832       9.153         ntR1717          
 CLMS_22_229/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[41]/opit_0_L5Q_perm/CLK

 CLMS_22_229/Q0                    tco                   0.222       9.375 f       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[41]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.315       9.690         ddr_mbus_rdata[41]
 DRM_26_232/DA0[2]                                                         f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                   9.690         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.341%), Route: 0.315ns(58.659%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460      12.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      12.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.019         axi_clk          
 DRM_26_232/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.681      13.338                          
 clock uncertainty                                       0.200      13.538                          

 Hold time                                               0.156      13.694                          

 Data required time                                                 13.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.694                          
 Data arrival time                                                   9.690                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.004                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[88]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.019
  Launch Clock Delay      :  9.159
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795       8.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116       8.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.838       9.159         ntR1717          
 CLMA_22_220/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[88]/opit_0_L5Q_perm/CLK

 CLMA_22_220/Q2                    tco                   0.224       9.383 f       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[88]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.336       9.719         ddr_mbus_rdata[88]
 DRM_26_212/DA0[5]                                                         f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                   9.719         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.000%), Route: 0.336ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460      12.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      12.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.019         axi_clk          
 DRM_26_212/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.742      13.277                          
 clock uncertainty                                       0.200      13.477                          

 Hold time                                               0.156      13.633                          

 Data required time                                                 13.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.633                          
 Data arrival time                                                   9.719                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.914                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.584  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.262
  Launch Clock Delay      :  3.885
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.431       3.885         nt_i_clk         
 CLMA_182_164/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_164/Q0                   tco                   0.289       4.174 r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.937       5.111         nt_ctrl_led[1]   
 CLMA_150_156/Y2                   td                    0.210       5.321 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.400       5.721         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMA_154_156/Y3                   td                    0.468       6.189 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      2.150       8.339         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMA_90_240/Y1                    td                    0.212       8.551 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[35]/gateop_perm/Z
                                   net (fanout=1)        0.755       9.306         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9508
 CLMS_78_241/B0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   9.306         Logic Levels: 3  
                                                                                   Logic: 1.179ns(21.749%), Route: 4.242ns(78.251%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      18.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      18.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.941      19.262         ntR1717          
 CLMS_78_241/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.207      19.469                          
 clock uncertainty                                      -0.350      19.119                          

 Setup time                                             -0.198      18.921                          

 Data required time                                                 18.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.921                          
 Data arrival time                                                   9.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.615                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[51]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.584  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.262
  Launch Clock Delay      :  3.885
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.431       3.885         nt_i_clk         
 CLMA_182_164/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_164/Q0                   tco                   0.289       4.174 r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.937       5.111         nt_ctrl_led[1]   
 CLMA_150_156/Y2                   td                    0.210       5.321 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.400       5.721         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMA_154_156/Y3                   td                    0.468       6.189 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      2.333       8.522         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMA_78_240/Y1                    td                    0.212       8.734 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[51]/gateop_perm/Z
                                   net (fanout=1)        0.548       9.282         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9524
 CLMS_78_241/D0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[51]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   9.282         Logic Levels: 3  
                                                                                   Logic: 1.179ns(21.845%), Route: 4.218ns(78.155%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      18.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      18.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.941      19.262         ntR1717          
 CLMS_78_241/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[51]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.207      19.469                          
 clock uncertainty                                      -0.350      19.119                          

 Setup time                                             -0.197      18.922                          

 Data required time                                                 18.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.922                          
 Data arrival time                                                   9.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.640                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[83]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.584  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.262
  Launch Clock Delay      :  3.885
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.431       3.885         nt_i_clk         
 CLMA_182_164/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_164/Q0                   tco                   0.289       4.174 r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.937       5.111         nt_ctrl_led[1]   
 CLMA_150_156/Y2                   td                    0.210       5.321 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.400       5.721         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMA_154_156/Y3                   td                    0.468       6.189 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      2.229       8.418         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMA_90_240/Y0                    td                    0.210       8.628 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[83]/gateop_perm/Z
                                   net (fanout=1)        0.369       8.997         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9556
 CLMS_78_241/C0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[83]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   8.997         Logic Levels: 3  
                                                                                   Logic: 1.177ns(23.024%), Route: 3.935ns(76.976%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      18.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      18.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.941      19.262         ntR1717          
 CLMS_78_241/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[83]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.207      19.469                          
 clock uncertainty                                      -0.350      19.119                          

 Setup time                                             -0.196      18.923                          

 Data required time                                                 18.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.923                          
 Data arrival time                                                   8.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.926                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    10.561  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.019
  Launch Clock Delay      :  3.251
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.048       3.251         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.228       3.479 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.822       4.301         nt_ctrl_led[0]   
 CLMS_146_161/Y1                   td                    0.221       4.522 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50_5/gateop_perm/Z
                                   net (fanout=21)       0.409       4.931         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50
 CLMA_146_136/B4                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.931         Logic Levels: 1  
                                                                                   Logic: 0.449ns(26.726%), Route: 1.231ns(73.274%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460      12.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      12.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.019         axi_clk          
 CLMA_146_136/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207      13.812                          
 clock uncertainty                                       0.350      14.162                          

 Hold time                                              -0.035      14.127                          

 Data required time                                                 14.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.127                          
 Data arrival time                                                   4.931                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.196                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[10]/opit_0_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    10.561  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.019
  Launch Clock Delay      :  3.251
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.048       3.251         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.228       3.479 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.822       4.301         nt_ctrl_led[0]   
 CLMS_146_161/Y1                   td                    0.219       4.520 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50_5/gateop_perm/Z
                                   net (fanout=21)       0.404       4.924         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50
 CLMA_146_136/A1                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.924         Logic Levels: 1  
                                                                                   Logic: 0.447ns(26.718%), Route: 1.226ns(73.282%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460      12.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      12.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.019         axi_clk          
 CLMA_146_136/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207      13.812                          
 clock uncertainty                                       0.350      14.162                          

 Hold time                                              -0.113      14.049                          

 Data required time                                                 14.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.049                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.125                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    10.561  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.019
  Launch Clock Delay      :  3.251
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.048       3.251         nt_i_clk         
 CLMA_182_164/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_164/Q0                   tco                   0.222       3.473 f       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.777       4.250         nt_ctrl_led[1]   
 CLMA_138_161/Y2                   td                    0.155       4.405 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50_3/gateop_perm/Z
                                   net (fanout=21)       0.676       5.081         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50
 CLMA_150_144/A4                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.081         Logic Levels: 1  
                                                                                   Logic: 0.377ns(20.601%), Route: 1.453ns(79.399%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460      12.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000      12.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.019         axi_clk          
 CLMA_150_144/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207      13.812                          
 clock uncertainty                                       0.350      14.162                          

 Hold time                                              -0.035      14.127                          

 Data required time                                                 14.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.127                          
 Data arrival time                                                   5.081                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.046                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    7.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.953
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254    3511.309 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.309         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076    3511.385 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530    3513.915         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3513.915 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585    3515.500         hdmi3_clk        
 CLMA_182_153/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_182_153/Q3                   tco                   0.288    3515.788 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.740    3516.528         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [9]
 CLMS_166_153/M2                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                3516.528         Logic Levels: 0  
                                                                                   Logic: 0.288ns(28.016%), Route: 0.740ns(71.984%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047    3511.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048    3511.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    3513.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3513.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    3515.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    3515.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    3516.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    3516.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3516.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3516.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707    3517.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3517.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795    3518.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116    3518.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.101    3521.422         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    3521.422 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531    3522.953         axi_clk          
 CLMS_166_153/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000    3522.953                          
 clock uncertainty                                      -0.350    3522.603                          

 Setup time                                             -0.079    3522.524                          

 Data required time                                               3522.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3522.524                          
 Data arrival time                                                3516.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.996                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    7.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.953
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254    3511.309 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.309         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076    3511.385 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530    3513.915         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3513.915 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585    3515.500         hdmi3_clk        
 CLMS_170_197/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMS_170_197/Q2                   tco                   0.290    3515.790 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.684    3516.474         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [13]
 CLMA_182_201/M0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                3516.474         Logic Levels: 0  
                                                                                   Logic: 0.290ns(29.774%), Route: 0.684ns(70.226%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047    3511.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048    3511.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    3513.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3513.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    3515.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    3515.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    3516.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    3516.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3516.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3516.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707    3517.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3517.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795    3518.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116    3518.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.101    3521.422         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    3521.422 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531    3522.953         axi_clk          
 CLMA_182_201/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000    3522.953                          
 clock uncertainty                                      -0.350    3522.603                          

 Setup time                                             -0.079    3522.524                          

 Data required time                                               3522.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3522.524                          
 Data arrival time                                                3516.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.050                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    7.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.953
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254    3511.309 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.309         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076    3511.385 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530    3513.915         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3513.915 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585    3515.500         hdmi3_clk        
 CLMA_186_152/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_186_152/Q3                   tco                   0.288    3515.788 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.658    3516.446         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_170_144/M0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                3516.446         Logic Levels: 0  
                                                                                   Logic: 0.288ns(30.444%), Route: 0.658ns(69.556%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047    3511.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048    3511.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    3513.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3513.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    3515.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    3515.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    3516.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    3516.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3516.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3516.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707    3517.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3517.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795    3518.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116    3518.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.101    3521.422         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    3521.422 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531    3522.953         axi_clk          
 CLMA_170_144/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000    3522.953                          
 clock uncertainty                                      -0.350    3522.603                          

 Setup time                                             -0.079    3522.524                          

 Data required time                                               3522.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3522.524                          
 Data arrival time                                                3516.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.078                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    8.829  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.019
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047    4151.117 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.117         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    4151.165 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    4153.651         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4153.651 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531    4155.182         hdmi3_clk        
 CLMA_58_200/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_200/Q3                    tco                   0.226    4155.408 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213    4155.621         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [3]
 CLMA_58_196/M3                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                4155.621         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254    4151.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076    4151.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4153.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4153.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4155.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4155.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4156.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4157.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4157.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4157.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720    4157.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4157.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927    4158.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149    4158.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460    4162.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    4162.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585    4164.019         axi_clk          
 CLMA_58_196/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000    4164.019                          
 clock uncertainty                                       0.350    4164.369                          

 Hold time                                              -0.014    4164.355                          

 Data required time                                               4164.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4164.355                          
 Data arrival time                                                4155.621                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.734                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    8.829  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.019
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047    4151.117 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.117         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    4151.165 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    4153.651         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4153.651 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531    4155.182         hdmi3_clk        
 CLMA_58_212/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_58_212/Q3                    tco                   0.226    4155.408 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213    4155.621         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [8]
 CLMA_58_209/M3                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                4155.621         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254    4151.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076    4151.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4153.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4153.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4155.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4155.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4156.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4157.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4157.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4157.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720    4157.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4157.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927    4158.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149    4158.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460    4162.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    4162.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585    4164.019         axi_clk          
 CLMA_58_209/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000    4164.019                          
 clock uncertainty                                       0.350    4164.369                          

 Hold time                                              -0.014    4164.355                          

 Data required time                                               4164.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4164.355                          
 Data arrival time                                                4155.621                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.734                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    8.829  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.019
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047    4151.117 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.117         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    4151.165 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    4153.651         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4153.651 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531    4155.182         hdmi3_clk        
 CLMA_58_204/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_58_204/Q0                    tco                   0.226    4155.408 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228    4155.636         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [7]
 CLMA_58_208/M0                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                4155.636         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.780%), Route: 0.228ns(50.220%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254    4151.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076    4151.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4153.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4153.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4155.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4155.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4156.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4157.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4157.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4157.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720    4157.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4157.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927    4158.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149    4158.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.460    4162.434         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    4162.434 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585    4164.019         axi_clk          
 CLMA_58_208/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000    4164.019                          
 clock uncertainty                                       0.350    4164.369                          

 Hold time                                              -0.014    4164.355                          

 Data required time                                               4164.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4164.355                          
 Data arrival time                                                4155.636                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.719                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.733       6.543         cmos1_href_d0    
 CLMS_150_57/Y2                    td                    0.341       6.884 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.841       7.725         cmos1_8_16bit/N11
 CLMS_122_81/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   7.725         Logic Levels: 1  
                                                                                   Logic: 0.630ns(28.584%), Route: 1.574ns(71.416%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      17.088         ntclkbufg_2      
 CLMS_122_81/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.793                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.733       6.543         cmos1_href_d0    
 CLMS_150_57/Y2                    td                    0.341       6.884 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.841       7.725         cmos1_8_16bit/N11
 CLMS_122_81/CE                                                            f       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CE

 Data arrival time                                                   7.725         Logic Levels: 1  
                                                                                   Logic: 0.630ns(28.584%), Route: 1.574ns(71.416%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      17.088         ntclkbufg_2      
 CLMS_122_81/CLK                                                           r       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.793                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.733       6.543         cmos1_href_d0    
 CLMS_150_57/Y2                    td                    0.341       6.884 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.838       7.722         cmos1_8_16bit/N11
 CLMA_134_88/CE                                                            f       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CE

 Data arrival time                                                   7.722         Logic Levels: 1  
                                                                                   Logic: 0.630ns(28.623%), Route: 1.571ns(71.377%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      17.088         ntclkbufg_2      
 CLMA_134_88/CLK                                                           r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.796                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[10]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       5.188         ntclkbufg_2      
 CLMS_162_53/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK

 CLMS_162_53/Q0                    tco                   0.226       5.414 r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.100       5.514         cmos1_8_16bit/pdata_i_reg [2]
 CLMA_162_52/M0                                                            r       cmos1_8_16bit/pdata_out1[10]/opit_0_inv/D

 Data arrival time                                                   5.514         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMA_162_52/CLK                                                           r       cmos1_8_16bit/pdata_out1[10]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.014       5.403                          

 Data required time                                                  5.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.403                          
 Data arrival time                                                   5.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[4]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       5.188         ntclkbufg_2      
 CLMA_150_92/CLK                                                           r       cmos1_d_d0[4]/opit_0/CLK

 CLMA_150_92/Q0                    tco                   0.226       5.414 r       cmos1_d_d0[4]/opit_0/Q
                                   net (fanout=2)        0.101       5.515         cmos1_d_d0[4]    
 CLMS_150_93/M0                                                            r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D

 Data arrival time                                                   5.515         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMS_150_93/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.014       5.403                          

 Data required time                                                  5.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.403                          
 Data arrival time                                                   5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[1]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       5.188         ntclkbufg_2      
 CLMA_122_80/CLK                                                           r       cmos1_d_d0[1]/opit_0/CLK

 CLMA_122_80/Q0                    tco                   0.226       5.414 r       cmos1_d_d0[1]/opit_0/Q
                                   net (fanout=2)        0.101       5.515         cmos1_d_d0[1]    
 CLMS_122_81/M0                                                            r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D

 Data arrival time                                                   5.515         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMS_122_81/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.014       5.403                          

 Data required time                                                  5.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.403                          
 Data arrival time                                                   5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMS_146_161/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_146_161/Q2                   tco                   0.290       6.289 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=2)        0.401       6.690         Image_Process_Interface_Inst/video2_vde0
 CLMS_150_161/Y2                   td                    0.210       6.900 r       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       0.802       7.702         Image_Process_Interface_Inst/ctrl_video2_vde
                                   td                    0.288       7.990 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.990         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4798
 CLMA_130_168/COUT                 td                    0.058       8.048 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.048         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4800
                                   td                    0.058       8.106 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.106         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4802
 CLMA_130_172/COUT                 td                    0.058       8.164 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.164         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4804
                                   td                    0.058       8.222 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.222         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4806
 CLMA_130_176/Y3                   td                    0.501       8.723 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.548       9.271         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [11]
 CLMA_126_181/Y1                   td                    0.212       9.483 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.441       9.924         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [11]
                                   td                    0.474      10.398 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.398         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.co [10]
 CLMA_126_173/Y2                   td                    0.158      10.556 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.554      11.110         _N10             
 CLMA_126_177/C4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.110         Logic Levels: 6  
                                                                                   Logic: 2.365ns(46.273%), Route: 2.746ns(53.727%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531      29.364         ntclkbufg_1      
 CLMA_126_177/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.250      29.513                          

 Setup time                                             -0.123      29.390                          

 Data required time                                                 29.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.390                          
 Data arrival time                                                  11.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.280                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMS_146_161/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_146_161/Q2                   tco                   0.290       6.289 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=2)        0.401       6.690         Image_Process_Interface_Inst/video2_vde0
 CLMS_150_161/Y2                   td                    0.210       6.900 r       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       0.655       7.555         Image_Process_Interface_Inst/ctrl_video2_vde
                                   td                    0.288       7.843 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.843         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4761
 CLMA_166_168/COUT                 td                    0.058       7.901 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.901         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4763
                                   td                    0.058       7.959 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.959         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4765
 CLMA_166_172/COUT                 td                    0.058       8.017 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.017         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4767
                                   td                    0.058       8.075 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.075         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4769
 CLMA_166_176/COUT                 td                    0.058       8.133 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.133         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4771
 CLMA_166_180/Y1                   td                    0.498       8.631 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.402       9.033         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMS_166_185/Y0                   td                    0.210       9.243 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.587       9.830         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_170_176/Y2                   td                    0.616      10.446 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.495      10.941         _N8              
 CLMS_162_185/B1                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.941         Logic Levels: 7  
                                                                                   Logic: 2.402ns(48.604%), Route: 2.540ns(51.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531      29.364         ntclkbufg_1      
 CLMS_162_185/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.250      29.495                          

 Setup time                                             -0.213      29.282                          

 Data required time                                                 29.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.282                          
 Data arrival time                                                  10.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.341                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/CLK

 CLMA_150_160/Q0                   tco                   0.289       6.288 r       Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.126       6.414         Image_Process_Interface_Inst/video_valid2 [0]
 CLMS_150_161/Y2                   td                    0.492       6.906 f       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       2.873       9.779         Image_Process_Interface_Inst/ctrl_video2_vde
 DRM_82_316/WEA[0]                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   9.779         Logic Levels: 1  
                                                                                   Logic: 0.781ns(20.661%), Route: 2.999ns(79.339%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.652      29.485         ntclkbufg_1      
 DRM_82_316/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Setup time                                             -0.013      29.603                          

 Data required time                                                 29.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.603                          
 Data arrival time                                                   9.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.824                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMS_170_177/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK

 CLMS_170_177/Q2                   tco                   0.224       5.788 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/Q
                                   net (fanout=1)        0.085       5.873         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr1 [9]
 CLMS_170_177/CD                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/D

 Data arrival time                                                   5.873         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMS_170_177/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.200       5.764                          

 Hold time                                               0.053       5.817                          

 Data required time                                                  5.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.817                          
 Data arrival time                                                   5.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.056                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_o[15]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[7]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMA_138_121/CLK                                                          r       cmos1_8_16bit/pdata_o[15]/opit_0/CLK

 CLMA_138_121/Q0                   tco                   0.226       5.790 r       cmos1_8_16bit/pdata_o[15]/opit_0/Q
                                   net (fanout=1)        0.100       5.890         cmos1_d_16bit[15]
 CLMA_138_120/M0                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[7]/opit_0/D

 Data arrival time                                                   5.890         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_138_120/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[7]/opit_0/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                              -0.014       5.779                          

 Data required time                                                  5.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.779                          
 Data arrival time                                                   5.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMA_126_180/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK

 CLMA_126_180/Q0                   tco                   0.226       5.790 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/Q
                                   net (fanout=1)        0.101       5.891         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr1 [10]
 CLMA_126_181/M0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/D

 Data arrival time                                                   5.891         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_126_181/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                              -0.014       5.779                          

 Data required time                                                  5.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.779                          
 Data arrival time                                                   5.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  13.259
  Launch Clock Delay      :  14.290
  Clock Pessimism Removal :  0.995

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.922       8.820         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.149       8.969 r       CLKROUTE_2/Z     
                                   net (fanout=14)       2.030      10.999         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.107      11.106 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.705         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.705 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.290         ntclkbufg_0      
 CLMA_290_56/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_56/Q0                    tco                   0.289      14.579 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.404      14.983         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_286_53/Y1                    td                    0.304      15.287 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.120      15.407         ms72xx_ctl/ms7200_ctl/_N44013
 CLMA_286_53/Y2                    td                    0.210      15.617 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.263      15.880         ms72xx_ctl/ms7200_ctl/_N44018
 CLMA_286_52/Y2                    td                    0.210      16.090 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.561      16.651         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_45/Y2                    td                    0.210      16.861 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.404      17.265         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_286_44/Y1                    td                    0.212      17.477 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.646      18.123         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_282_45/Y0                    td                    0.490      18.613 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.397      19.010         ms72xx_ctl/ms7200_ctl/N8
 CLMS_282_45/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  19.010         Logic Levels: 6  
                                                                                   Logic: 1.925ns(40.784%), Route: 2.795ns(59.216%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048     101.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     103.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     105.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     105.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     106.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     106.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     106.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     106.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     107.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     107.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.789     108.199         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.116     108.315 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.742     110.057         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.100     110.157 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     111.728         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     111.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     113.259         ntclkbufg_0      
 CLMS_282_45/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.995     114.254                          
 clock uncertainty                                      -0.150     114.104                          

 Setup time                                             -0.617     113.487                          

 Data required time                                                113.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                113.487                          
 Data arrival time                                                  19.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.477                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  13.259
  Launch Clock Delay      :  14.290
  Clock Pessimism Removal :  0.995

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.922       8.820         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.149       8.969 r       CLKROUTE_2/Z     
                                   net (fanout=14)       2.030      10.999         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.107      11.106 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.705         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.705 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.290         ntclkbufg_0      
 CLMA_290_56/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_56/Q0                    tco                   0.289      14.579 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.404      14.983         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_286_53/Y1                    td                    0.304      15.287 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.120      15.407         ms72xx_ctl/ms7200_ctl/_N44013
 CLMA_286_53/Y2                    td                    0.210      15.617 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.263      15.880         ms72xx_ctl/ms7200_ctl/_N44018
 CLMA_286_52/Y2                    td                    0.210      16.090 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.561      16.651         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_45/Y2                    td                    0.210      16.861 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.404      17.265         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_286_44/Y1                    td                    0.212      17.477 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.646      18.123         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_282_45/Y0                    td                    0.490      18.613 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.397      19.010         ms72xx_ctl/ms7200_ctl/N8
 CLMS_282_45/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  19.010         Logic Levels: 6  
                                                                                   Logic: 1.925ns(40.784%), Route: 2.795ns(59.216%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048     101.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     103.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     105.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     105.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     106.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     106.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     106.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     106.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     107.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     107.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.789     108.199         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.116     108.315 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.742     110.057         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.100     110.157 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     111.728         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     111.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     113.259         ntclkbufg_0      
 CLMS_282_45/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.995     114.254                          
 clock uncertainty                                      -0.150     114.104                          

 Setup time                                             -0.617     113.487                          

 Data required time                                                113.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                113.487                          
 Data arrival time                                                  19.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.477                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  13.259
  Launch Clock Delay      :  14.290
  Clock Pessimism Removal :  0.995

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.922       8.820         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.149       8.969 r       CLKROUTE_2/Z     
                                   net (fanout=14)       2.030      10.999         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.107      11.106 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.705         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.705 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.290         ntclkbufg_0      
 CLMA_290_56/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_56/Q0                    tco                   0.289      14.579 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.404      14.983         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_286_53/Y1                    td                    0.304      15.287 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.120      15.407         ms72xx_ctl/ms7200_ctl/_N44013
 CLMA_286_53/Y2                    td                    0.210      15.617 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.263      15.880         ms72xx_ctl/ms7200_ctl/_N44018
 CLMA_286_52/Y2                    td                    0.210      16.090 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.561      16.651         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_45/Y2                    td                    0.210      16.861 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.404      17.265         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_286_44/Y1                    td                    0.212      17.477 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.646      18.123         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_282_45/Y0                    td                    0.478      18.601 r       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.442      19.043         ms72xx_ctl/ms7200_ctl/N8
 CLMS_274_45/B4                                                            r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                  19.043         Logic Levels: 6  
                                                                                   Logic: 1.913ns(40.248%), Route: 2.840ns(59.752%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048     101.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     103.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     105.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     105.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     106.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     106.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     106.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     106.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     107.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     107.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.789     108.199         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.116     108.315 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.742     110.057         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.100     110.157 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     111.728         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     111.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     113.259         ntclkbufg_0      
 CLMS_274_45/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.995     114.254                          
 clock uncertainty                                      -0.150     114.104                          

 Setup time                                             -0.120     113.984                          

 Data required time                                                113.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                113.984                          
 Data arrival time                                                  19.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.941                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.290
  Launch Clock Delay      :  13.259
  Clock Pessimism Removal :  -0.995

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.789       8.199         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.116       8.315 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.742      10.057         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.100      10.157 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      11.728         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      11.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531      13.259         ntclkbufg_0      
 CLMS_274_77/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_274_77/Q1                    tco                   0.224      13.483 f       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.220      13.703         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_278_68/ADA0[6]                                                        f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                  13.703         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.450%), Route: 0.220ns(49.550%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.922       8.820         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.149       8.969 r       CLKROUTE_2/Z     
                                   net (fanout=14)       2.030      10.999         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.107      11.106 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.705         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.705 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.290         ntclkbufg_0      
 DRM_278_68/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.995      13.295                          
 clock uncertainty                                       0.000      13.295                          

 Hold time                                               0.210      13.505                          

 Data required time                                                 13.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.505                          
 Data arrival time                                                  13.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.290
  Launch Clock Delay      :  13.259
  Clock Pessimism Removal :  -0.995

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.789       8.199         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.116       8.315 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.742      10.057         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.100      10.157 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      11.728         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      11.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531      13.259         ntclkbufg_0      
 CLMS_274_81/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMS_274_81/Q0                    tco                   0.222      13.481 f       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.320      13.801         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_278_68/ADA0[9]                                                        f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                  13.801         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.959%), Route: 0.320ns(59.041%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.922       8.820         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.149       8.969 r       CLKROUTE_2/Z     
                                   net (fanout=14)       2.030      10.999         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.107      11.106 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.705         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.705 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.290         ntclkbufg_0      
 DRM_278_68/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.995      13.295                          
 clock uncertainty                                       0.000      13.295                          

 Hold time                                               0.210      13.505                          

 Data required time                                                 13.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.505                          
 Data arrival time                                                  13.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.290
  Launch Clock Delay      :  13.259
  Clock Pessimism Removal :  -0.995

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.789       8.199         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.116       8.315 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.742      10.057         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.100      10.157 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      11.728         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      11.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531      13.259         ntclkbufg_0      
 CLMS_274_77/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_274_77/Q2                    tco                   0.228      13.487 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.338      13.825         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_278_68/ADA0[7]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                  13.825         Logic Levels: 0  
                                                                                   Logic: 0.228ns(40.283%), Route: 0.338ns(59.717%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.922       8.820         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.149       8.969 r       CLKROUTE_2/Z     
                                   net (fanout=14)       2.030      10.999         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.107      11.106 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.705         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.705 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.290         ntclkbufg_0      
 DRM_278_68/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.995      13.295                          
 clock uncertainty                                       0.000      13.295                          

 Hold time                                               0.215      13.510                          

 Data required time                                                 13.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.510                          
 Data arrival time                                                  13.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_33/Q3                    tco                   0.288       5.249 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.398       5.647         coms1_reg_config/clock_20k_cnt [4]
 CLMA_226_32/Y0                    td                    0.487       6.134 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.399       6.533         coms1_reg_config/_N944
 CLMA_226_36/Y3                    td                    0.287       6.820 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.415       7.235         coms1_reg_config/N8
                                   td                    0.477       7.712 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.712         coms1_reg_config/_N4831
 CLMS_222_33/COUT                  td                    0.058       7.770 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.770         coms1_reg_config/_N4833
                                   td                    0.058       7.828 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.828         coms1_reg_config/_N4835
 CLMS_222_37/COUT                  td                    0.058       7.886 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.886         coms1_reg_config/_N4837
 CLMS_222_41/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.886         Logic Levels: 4  
                                                                                   Logic: 1.713ns(58.564%), Route: 1.212ns(41.436%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMS_222_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.315      44.932                          
 clock uncertainty                                      -0.150      44.782                          

 Setup time                                             -0.170      44.612                          

 Data required time                                                 44.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.612                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.726                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_33/Q3                    tco                   0.288       5.249 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.398       5.647         coms1_reg_config/clock_20k_cnt [4]
 CLMA_226_32/Y0                    td                    0.487       6.134 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.399       6.533         coms1_reg_config/_N944
 CLMA_226_36/Y3                    td                    0.287       6.820 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.415       7.235         coms1_reg_config/N8
                                   td                    0.477       7.712 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.712         coms1_reg_config/_N4831
 CLMS_222_33/COUT                  td                    0.058       7.770 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.770         coms1_reg_config/_N4833
                                   td                    0.058       7.828 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.828         coms1_reg_config/_N4835
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.828         Logic Levels: 3  
                                                                                   Logic: 1.655ns(57.726%), Route: 1.212ns(42.274%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.315      44.932                          
 clock uncertainty                                      -0.150      44.782                          

 Setup time                                             -0.167      44.615                          

 Data required time                                                 44.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.615                          
 Data arrival time                                                   7.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.787                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_33/Q3                    tco                   0.288       5.249 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.398       5.647         coms1_reg_config/clock_20k_cnt [4]
 CLMA_226_32/Y0                    td                    0.487       6.134 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.399       6.533         coms1_reg_config/_N944
 CLMA_226_36/Y3                    td                    0.287       6.820 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.415       7.235         coms1_reg_config/N8
                                   td                    0.477       7.712 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.712         coms1_reg_config/_N4831
 CLMS_222_33/COUT                  td                    0.058       7.770 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.770         coms1_reg_config/_N4833
 CLMS_222_37/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.770         Logic Levels: 3  
                                                                                   Logic: 1.597ns(56.853%), Route: 1.212ns(43.147%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.315      44.932                          
 clock uncertainty                                      -0.150      44.782                          

 Setup time                                             -0.170      44.612                          

 Data required time                                                 44.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.612                          
 Data arrival time                                                   7.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.842                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.617         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_222_37/Q0                    tco                   0.222       4.839 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.924         coms1_reg_config/clock_20k_cnt [5]
 CLMS_222_37/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.121       4.496                          

 Data required time                                                  4.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.496                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.617         ntclkbufg_3      
 CLMS_222_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_222_41/Q0                    tco                   0.222       4.839 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.924         coms1_reg_config/clock_20k_cnt [9]
 CLMS_222_41/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMS_222_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.121       4.496                          

 Data required time                                                  4.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.496                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.617         ntclkbufg_3      
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_36/Q0                    tco                   0.222       4.839 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.086       4.925         coms1_reg_config/clock_20k_cnt [0]
 CLMA_226_36/A1                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.121       4.496                          

 Data required time                                                  4.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.496                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126      21.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.564      24.018         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.289      24.307 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       2.224      26.531         nt_cmos2_reset   
 CLMS_222_33/RSCO                  td                    0.147      26.678 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      26.678         ntR724           
 CLMS_222_37/RSCO                  td                    0.147      26.825 f       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      26.825         ntR723           
 CLMS_222_41/RSCI                                                          f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  26.825         Logic Levels: 2  
                                                                                   Logic: 0.583ns(20.770%), Route: 2.224ns(79.230%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMS_222_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.207      44.824                          
 clock uncertainty                                      -0.150      44.674                          

 Setup time                                             -0.394      44.280                          

 Data required time                                                 44.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.280                          
 Data arrival time                                                  26.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.455                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126      21.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.564      24.018         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.289      24.307 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       2.224      26.531         nt_cmos2_reset   
 CLMS_222_33/RSCO                  td                    0.147      26.678 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      26.678         ntR724           
 CLMS_222_37/RSCI                                                          f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  26.678         Logic Levels: 1  
                                                                                   Logic: 0.436ns(16.391%), Route: 2.224ns(83.609%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.207      44.824                          
 clock uncertainty                                      -0.150      44.674                          

 Setup time                                             -0.394      44.280                          

 Data required time                                                 44.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.280                          
 Data arrival time                                                  26.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.602                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126      21.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.564      24.018         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.289      24.307 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       2.224      26.531         nt_cmos2_reset   
 CLMS_222_33/RSCO                  td                    0.147      26.678 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      26.678         ntR724           
 CLMS_222_37/RSCI                                                          f       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  26.678         Logic Levels: 1  
                                                                                   Logic: 0.436ns(16.391%), Route: 2.224ns(83.609%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.207      44.824                          
 clock uncertainty                                      -0.150      44.674                          

 Setup time                                             -0.394      44.280                          

 Data required time                                                 44.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.280                          
 Data arrival time                                                  26.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.602                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  3.422
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082      41.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.219      43.422         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.222      43.644 f       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       0.627      44.271         nt_cmos2_reset   
 CLMA_226_32/RSCO                  td                    0.105      44.376 r       coms2_reg_config/reg_conf_done_reg/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      44.376         ntR722           
 CLMA_226_36/RSCI                                                          r       coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  44.376         Logic Levels: 1  
                                                                                   Logic: 0.327ns(34.277%), Route: 0.627ns(65.723%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      41.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787      42.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107      42.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585      44.961         ntclkbufg_3      
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207      44.754                          
 clock uncertainty                                       0.150      44.904                          

 Hold time                                              -0.242      44.662                          

 Data required time                                                 44.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.662                          
 Data arrival time                                                  44.376                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.286                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  3.422
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082      41.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.219      43.422         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.222      43.644 f       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       0.627      44.271         nt_cmos2_reset   
 CLMA_226_32/RSCO                  td                    0.105      44.376 r       coms2_reg_config/reg_conf_done_reg/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      44.376         ntR722           
 CLMA_226_36/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  44.376         Logic Levels: 1  
                                                                                   Logic: 0.327ns(34.277%), Route: 0.627ns(65.723%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      41.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787      42.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107      42.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585      44.961         ntclkbufg_3      
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207      44.754                          
 clock uncertainty                                       0.150      44.904                          

 Hold time                                              -0.242      44.662                          

 Data required time                                                 44.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.662                          
 Data arrival time                                                  44.376                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.286                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  3.422
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082      41.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.219      43.422         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.226      43.648 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       1.819      45.467         nt_cmos2_reset   
 CLMS_222_33/RS                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  45.467         Logic Levels: 0  
                                                                                   Logic: 0.226ns(11.051%), Route: 1.819ns(88.949%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      41.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787      42.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107      42.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585      44.961         ntclkbufg_3      
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207      44.754                          
 clock uncertainty                                       0.150      44.904                          

 Hold time                                              -0.257      44.647                          

 Data required time                                                 44.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.647                          
 Data arrival time                                                  45.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.820                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.289       5.839 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      3.883       9.722         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMS_10_193/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   9.722         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.927%), Route: 3.883ns(93.073%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.984                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.289       5.839 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      3.797       9.636         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMS_46_153/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.636         Logic Levels: 0  
                                                                                   Logic: 0.289ns(7.073%), Route: 3.797ns(92.927%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_46_153/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.070                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.289       5.839 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      3.797       9.636         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMS_46_153/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.636         Logic Levels: 0  
                                                                                   Logic: 0.289ns(7.073%), Route: 3.797ns(92.927%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_46_153/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.070                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_50_193/Q0                    tco                   0.222       5.317 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.352       5.669         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMS_50_181/RSCO                  td                    0.105       5.774 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.774         ntR397           
 CLMS_50_185/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.774         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.159%), Route: 0.352ns(51.841%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_50_193/Q0                    tco                   0.222       5.317 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.352       5.669         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMS_50_181/RSCO                  td                    0.105       5.774 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.774         ntR397           
 CLMS_50_185/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.774         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.159%), Route: 0.352ns(51.841%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_50_193/Q0                    tco                   0.222       5.317 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.352       5.669         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMS_50_181/RSCO                  td                    0.105       5.774 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.774         ntR397           
 CLMS_50_185/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.774         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.159%), Route: 0.352ns(51.841%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK

 CLMS_166_161/Q0                   tco                   0.289       5.812 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=3)        0.123       5.935         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
 CLMS_166_161/Y2                   td                    0.492       6.427 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=38)       3.162       9.589         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 DRM_26_336/RSTB[0]                                                        f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.589         Logic Levels: 1  
                                                                                   Logic: 0.781ns(19.208%), Route: 3.285ns(80.792%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.652      12.048         hdmi3_clk        
 DRM_26_336/CLKB[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.279      12.327                          
 clock uncertainty                                      -0.050      12.277                          

 Recovery time                                          -0.084      12.193                          

 Data required time                                                 12.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.193                          
 Data arrival time                                                   9.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.604                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK

 CLMS_166_161/Q0                   tco                   0.289       5.812 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=3)        0.123       5.935         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
 CLMS_166_161/Y2                   td                    0.492       6.427 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=38)       2.906       9.333         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 DRM_26_316/RSTB[0]                                                        f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.333         Logic Levels: 1  
                                                                                   Logic: 0.781ns(20.499%), Route: 3.029ns(79.501%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.652      12.048         hdmi3_clk        
 DRM_26_316/CLKB[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.279      12.327                          
 clock uncertainty                                      -0.050      12.277                          

 Recovery time                                          -0.084      12.193                          

 Data required time                                                 12.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.193                          
 Data arrival time                                                   9.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.860                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK

 CLMS_166_161/Q0                   tco                   0.289       5.812 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=3)        0.123       5.935         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
 CLMS_166_161/Y2                   td                    0.492       6.427 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=38)       2.158       8.585         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 CLMS_46_209/RS                                                            f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS

 Data arrival time                                                   8.585         Logic Levels: 1  
                                                                                   Logic: 0.781ns(25.506%), Route: 2.281ns(74.494%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      11.927         hdmi3_clk        
 CLMS_46_209/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.279      12.206                          
 clock uncertainty                                      -0.050      12.156                          

 Recovery time                                          -0.617      11.539                          

 Data required time                                                 11.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.539                          
 Data arrival time                                                   8.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.954                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RS
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK

 CLMS_166_161/Q2                   tco                   0.224       5.414 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=2)        0.085       5.499         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff
 CLMS_166_161/Y3                   td                    0.194       5.693 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=78)       0.337       6.030         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 CLMS_170_157/RS                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RS

 Data arrival time                                                   6.030         Logic Levels: 1  
                                                                                   Logic: 0.418ns(49.762%), Route: 0.422ns(50.238%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_170_157/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.220       5.006                          

 Data required time                                                  5.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.006                          
 Data arrival time                                                   6.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.024                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK

 CLMS_166_161/Q2                   tco                   0.224       5.414 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=2)        0.085       5.499         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff
 CLMS_166_161/Y3                   td                    0.197       5.696 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=78)       0.559       6.255         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 DRM_178_168/RSTA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.255         Logic Levels: 1  
                                                                                   Logic: 0.421ns(39.531%), Route: 0.644ns(60.469%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 DRM_178_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.073       5.153                          

 Data required time                                                  5.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.153                          
 Data arrival time                                                   6.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.102                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK

 CLMS_166_161/Q2                   tco                   0.224       5.414 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=2)        0.085       5.499         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff
 CLMS_166_161/Y3                   td                    0.194       5.693 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=78)       0.592       6.285         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 DRM_178_148/RSTA[0]                                                       f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.285         Logic Levels: 1  
                                                                                   Logic: 0.418ns(38.174%), Route: 0.677ns(61.826%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 DRM_178_148/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.105                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[4]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.981
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.289       5.839 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      3.667       9.506         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_94_108/RSCO                  td                    0.137       9.643 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.643         ntR206           
 CLMA_94_112/RSCO                  td                    0.137       9.780 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.780         ntR205           
 CLMA_94_116/RSCO                  td                    0.137       9.917 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/cmd_rd_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.917         ntR204           
 CLMA_94_120/RSCO                  td                    0.137      10.054 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.054         ntR203           
 CLMA_94_124/RSCO                  td                    0.137      10.191 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.191         ntR202           
 CLMA_94_128/RSCO                  td                    0.137      10.328 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[18]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.328         ntR201           
 CLMA_94_132/RSCO                  td                    0.137      10.465 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[48]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.465         ntR200           
 CLMA_94_136/RSCO                  td                    0.137      10.602 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.602         ntR199           
 CLMA_94_140/RSCO                  td                    0.137      10.739 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.739         ntR198           
 CLMA_94_144/RSCO                  td                    0.137      10.876 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.876         ntR197           
 CLMA_94_148/RSCO                  td                    0.137      11.013 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[11]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.013         ntR196           
 CLMA_94_152/RSCO                  td                    0.137      11.150 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.150         ntR195           
 CLMA_94_156/RSCO                  td                    0.137      11.287 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.287         ntR194           
 CLMA_94_160/RSCO                  td                    0.137      11.424 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.424         ntR193           
 CLMA_94_164/RSCO                  td                    0.137      11.561 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.561         ntR192           
 CLMA_94_168/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[4]/opit_0_inv/RS

 Data arrival time                                                  11.561         Logic Levels: 15 
                                                                                   Logic: 2.344ns(38.995%), Route: 3.667ns(61.005%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      18.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      18.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.660      19.981         ntR1717          
 CLMA_94_168/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[4]/opit_0_inv/CLK
 clock pessimism                                         0.278      20.259                          
 clock uncertainty                                      -0.350      19.909                          

 Recovery time                                           0.000      19.909                          

 Data required time                                                 19.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.909                          
 Data arrival time                                                  11.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.348                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[6]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.981
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.289       5.839 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      3.667       9.506         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_94_108/RSCO                  td                    0.137       9.643 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.643         ntR206           
 CLMA_94_112/RSCO                  td                    0.137       9.780 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.780         ntR205           
 CLMA_94_116/RSCO                  td                    0.137       9.917 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/cmd_rd_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.917         ntR204           
 CLMA_94_120/RSCO                  td                    0.137      10.054 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.054         ntR203           
 CLMA_94_124/RSCO                  td                    0.137      10.191 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.191         ntR202           
 CLMA_94_128/RSCO                  td                    0.137      10.328 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[18]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.328         ntR201           
 CLMA_94_132/RSCO                  td                    0.137      10.465 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[48]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.465         ntR200           
 CLMA_94_136/RSCO                  td                    0.137      10.602 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.602         ntR199           
 CLMA_94_140/RSCO                  td                    0.137      10.739 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.739         ntR198           
 CLMA_94_144/RSCO                  td                    0.137      10.876 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.876         ntR197           
 CLMA_94_148/RSCO                  td                    0.137      11.013 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[11]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.013         ntR196           
 CLMA_94_152/RSCO                  td                    0.137      11.150 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.150         ntR195           
 CLMA_94_156/RSCO                  td                    0.137      11.287 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.287         ntR194           
 CLMA_94_160/RSCO                  td                    0.137      11.424 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.424         ntR193           
 CLMA_94_164/RSCO                  td                    0.137      11.561 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.561         ntR192           
 CLMA_94_168/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[6]/opit_0_inv/RS

 Data arrival time                                                  11.561         Logic Levels: 15 
                                                                                   Logic: 2.344ns(38.995%), Route: 3.667ns(61.005%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      18.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      18.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.660      19.981         ntR1717          
 CLMA_94_168/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[6]/opit_0_inv/CLK
 clock pessimism                                         0.278      20.259                          
 clock uncertainty                                      -0.350      19.909                          

 Recovery time                                           0.000      19.909                          

 Data required time                                                 19.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.909                          
 Data arrival time                                                  11.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.348                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.699
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.289       5.839 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      3.621       9.460         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_74_128/RSCO                  td                    0.137       9.597 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.597         ntR71            
 CLMA_74_132/RSCO                  td                    0.137       9.734 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.734         ntR70            
 CLMA_74_136/RSCO                  td                    0.137       9.871 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.871         ntR69            
 CLMA_74_140/RSCO                  td                    0.137      10.008 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[40]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.008         ntR68            
 CLMA_74_144/RSCO                  td                    0.137      10.145 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.145         ntR67            
 CLMA_74_148/RSCO                  td                    0.137      10.282 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.282         ntR66            
 CLMA_74_152/RSCO                  td                    0.137      10.419 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.419         ntR65            
 CLMA_74_156/RSCO                  td                    0.137      10.556 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.556         ntR64            
 CLMA_74_160/RSCO                  td                    0.137      10.693 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_m/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.693         ntR63            
 CLMA_74_164/RSCO                  td                    0.137      10.830 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.830         ntR62            
 CLMA_74_168/RSCO                  td                    0.137      10.967 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.967         ntR61            
 CLMA_74_172/RSCO                  td                    0.137      11.104 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_ras_n[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.104         ntR60            
 CLMA_74_176/RSCO                  td                    0.137      11.241 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.241         ntR59            
 CLMA_74_180/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RS

 Data arrival time                                                  11.241         Logic Levels: 13 
                                                                                   Logic: 2.070ns(36.373%), Route: 3.621ns(63.627%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795      18.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116      18.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.378      19.699         ntR1717          
 CLMA_74_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.278      19.977                          
 clock uncertainty                                      -0.350      19.627                          

 Recovery time                                           0.000      19.627                          

 Data required time                                                 19.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.627                          
 Data arrival time                                                  11.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.386                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.586  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.977
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.226       5.321 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       1.641       6.962         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_21/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/RESET

 Data arrival time                                                   6.962         Logic Levels: 0  
                                                                                   Logic: 0.226ns(12.105%), Route: 1.641ns(87.895%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.003      11.977         ntR1717          
 IOL_7_21/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/SYSCLK
 clock pessimism                                        -0.296      11.681                          
 clock uncertainty                                       0.350      12.031                          

 Removal time                                           -0.167      11.864                          

 Data required time                                                 11.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.864                          
 Data arrival time                                                   6.962                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.902                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.586  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.977
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.226       5.321 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       1.641       6.962         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_22/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/RESET

 Data arrival time                                                   6.962         Logic Levels: 0  
                                                                                   Logic: 0.226ns(12.105%), Route: 1.641ns(87.895%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     3.003      11.977         ntR1717          
 IOL_7_22/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/SYSCLK
 clock pessimism                                        -0.296      11.681                          
 clock uncertainty                                       0.350      12.031                          

 Removal time                                           -0.167      11.864                          

 Data required time                                                 11.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.864                          
 Data arrival time                                                   6.962                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.902                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.830
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.226       5.321 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       1.516       6.837         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_25/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL/RESET

 Data arrival time                                                   6.837         Logic Levels: 0  
                                                                                   Logic: 0.226ns(12.974%), Route: 1.516ns(87.026%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.856      11.830         ntR1717          
 IOL_7_25/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL/SYSCLK
 clock pessimism                                        -0.296      11.534                          
 clock uncertainty                                       0.350      11.884                          

 Removal time                                           -0.167      11.717                          

 Data required time                                                 11.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.717                          
 Data arrival time                                                   6.837                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.880                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.858  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.917
  Launch Clock Delay      :  10.269
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_268/Y6CD                  td                    0.149       8.974 r       CLKROUTE_1/Z     
                                   net (fanout=294)      1.295      10.269         ntR1720          
 CLMA_46_192/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q1                    tco                   0.289      10.558 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      2.153      12.711         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_360/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RS

 Data arrival time                                                  12.711         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.835%), Route: 2.153ns(88.165%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.507      17.917         ntR1718          
 CLMA_30_360/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/CLK
 clock pessimism                                         0.494      18.411                          
 clock uncertainty                                      -0.350      18.061                          

 Recovery time                                          -0.617      17.444                          

 Data required time                                                 17.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.444                          
 Data arrival time                                                  12.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.733                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.996  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.917
  Launch Clock Delay      :  10.401
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.427      10.401         ntR1717          
 CLMS_18_169/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_18_169/Q0                    tco                   0.287      10.688 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.421      13.109         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_348/RST_TRAINING_N                                                 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  13.109         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.598%), Route: 2.421ns(89.402%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.507      17.917         ntR1718          
 DQSL_6_348/CLK_REGIONAL                                                   r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                         0.488      18.405                          
 clock uncertainty                                      -0.350      18.055                          

 Recovery time                                          -0.121      17.934                          

 Data required time                                                 17.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.934                          
 Data arrival time                                                  13.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.825                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.996  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.917
  Launch Clock Delay      :  10.401
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.427      10.401         ntR1717          
 CLMS_18_169/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_18_169/Q0                    tco                   0.287      10.688 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.967      12.655         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_304/RST_TRAINING_N                                                 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  12.655         Logic Levels: 0  
                                                                                   Logic: 0.287ns(12.733%), Route: 1.967ns(87.267%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.507      17.917         ntR1718          
 DQSL_6_304/CLK_REGIONAL                                                   r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                         0.488      18.405                          
 clock uncertainty                                      -0.350      18.055                          

 Recovery time                                          -0.121      17.934                          

 Data required time                                                 17.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.934                          
 Data arrival time                                                  12.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.279                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.979  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.268
  Launch Clock Delay      :  9.536
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795       8.205         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.116       8.321 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.215       9.536         ntR1717          
 CLMS_18_169/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_18_169/Q0                    tco                   0.226       9.762 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.975      10.737         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_100/RST_TRAINING_N                                                 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  10.737         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.818%), Route: 0.975ns(81.182%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.294      11.268         ntR1717          
 DQSL_6_100/CLK_REGIONAL                                                   r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.753      10.515                          
 clock uncertainty                                       0.200      10.715                          

 Removal time                                           -0.009      10.706                          

 Data required time                                                 10.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.706                          
 Data arrival time                                                  10.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.031                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.902  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.875
  Launch Clock Delay      :  9.385
  Clock Pessimism Removal :  -0.588

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795       8.205         ntR1718          
 CLMA_30_268/Y6CD                  td                    0.116       8.321 r       CLKROUTE_1/Z     
                                   net (fanout=294)      1.064       9.385         ntR1720          
 CLMA_46_192/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q1                    tco                   0.229       9.614 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      0.853      10.467         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_42_125/RSCO                  td                    0.115      10.582 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.582         ntR575           
 CLMS_42_129/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.582         Logic Levels: 1  
                                                                                   Logic: 0.344ns(28.739%), Route: 0.853ns(71.261%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.901      10.875         ntR1717          
 CLMS_42_129/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.588      10.287                          
 clock uncertainty                                       0.200      10.487                          

 Removal time                                            0.000      10.487                          

 Data required time                                                 10.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.487                          
 Data arrival time                                                  10.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.095                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.902  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.875
  Launch Clock Delay      :  9.385
  Clock Pessimism Removal :  -0.588

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.795       8.205         ntR1718          
 CLMA_30_268/Y6CD                  td                    0.116       8.321 r       CLKROUTE_1/Z     
                                   net (fanout=294)      1.064       9.385         ntR1720          
 CLMA_46_192/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q1                    tco                   0.229       9.614 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      0.853      10.467         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_42_125/RSCO                  td                    0.115      10.582 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.582         ntR575           
 CLMS_42_129/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.582         Logic Levels: 1  
                                                                                   Logic: 0.344ns(28.739%), Route: 0.853ns(71.261%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.927       8.825         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.149       8.974 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.901      10.875         ntR1717          
 CLMS_42_129/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.588      10.287                          
 clock uncertainty                                       0.200      10.487                          

 Removal time                                            0.000      10.487                          

 Data required time                                                 10.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.487                          
 Data arrival time                                                  10.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.095                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.593
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_150_160/Y2                   tco                   0.375       6.374 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.125       6.499         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMS_150_161/Y0                   td                    0.493       6.992 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       2.879       9.871         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_54_24/RSTA[0]                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.871         Logic Levels: 1  
                                                                                   Logic: 0.868ns(22.417%), Route: 3.004ns(77.583%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.560      29.393         ntclkbufg_1      
 DRM_54_24/CLKA[0]                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.381      29.774                          
 clock uncertainty                                      -0.250      29.524                          

 Recovery time                                          -0.115      29.409                          

 Data required time                                                 29.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.409                          
 Data arrival time                                                   9.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.538                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_150_160/Y2                   tco                   0.375       6.374 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.125       6.499         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMS_150_161/Y0                   td                    0.493       6.992 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       2.716       9.708         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_82_336/RSTA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.708         Logic Levels: 1  
                                                                                   Logic: 0.868ns(23.403%), Route: 2.841ns(76.597%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.652      29.485         ntclkbufg_1      
 DRM_82_336/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.115      29.501                          

 Data required time                                                 29.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.501                          
 Data arrival time                                                   9.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.793                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_150_160/Y2                   tco                   0.375       6.374 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.125       6.499         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMS_150_161/Y0                   td                    0.493       6.992 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       2.682       9.674         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_82_316/RSTA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.674         Logic Levels: 1  
                                                                                   Logic: 0.868ns(23.619%), Route: 2.807ns(76.381%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.652      29.485         ntclkbufg_1      
 DRM_82_316/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.115      29.501                          

 Data required time                                                 29.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.501                          
 Data arrival time                                                   9.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.827                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_150_160/Q2                   tco                   0.224       5.788 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.088       5.876         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMS_150_161/Y0                   td                    0.162       6.038 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       0.509       6.547         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 CLMA_130_164/RSCO                 td                    0.105       6.652 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.652         ntR315           
 CLMA_130_168/RSCI                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.652         Logic Levels: 2  
                                                                                   Logic: 0.491ns(45.129%), Route: 0.597ns(54.871%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_130_168/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                   6.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.852                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_150_160/Q2                   tco                   0.224       5.788 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.088       5.876         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMS_150_161/Y0                   td                    0.162       6.038 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       0.509       6.547         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 CLMA_130_164/RSCO                 td                    0.105       6.652 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.652         ntR315           
 CLMA_130_168/RSCI                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.652         Logic Levels: 2  
                                                                                   Logic: 0.491ns(45.129%), Route: 0.597ns(54.871%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_130_168/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                   6.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.852                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_150_160/Q2                   tco                   0.224       5.788 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.088       5.876         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMS_150_161/Y0                   td                    0.155       6.031 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       0.531       6.562         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 CLMA_166_168/RSCO                 td                    0.115       6.677 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.677         ntR681           
 CLMA_166_172/RSCI                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.677         Logic Levels: 2  
                                                                                   Logic: 0.494ns(44.385%), Route: 0.619ns(55.615%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_166_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.381       5.618                          
 clock uncertainty                                       0.200       5.818                          

 Removal time                                            0.000       5.818                          

 Data required time                                                  5.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.818                          
 Data arrival time                                                   6.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.859                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_resetn/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  13.259
  Launch Clock Delay      :  14.290
  Clock Pessimism Removal :  0.995

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.922       8.820         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.149       8.969 r       CLKROUTE_2/Z     
                                   net (fanout=14)       2.030      10.999         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.107      11.106 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.705         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.705 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.290         ntclkbufg_0      
 CLMS_262_101/CLK                                                          r       hdmi_resetn/opit_0_inv/CLK

 CLMS_262_101/Q0                   tco                   0.287      14.577 f       hdmi_resetn/opit_0_inv/Q
                                   net (fanout=2)        1.025      15.602         nt_o_hdmi3_rstn  
 CLMA_274_72/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                  15.602         Logic Levels: 0  
                                                                                   Logic: 0.287ns(21.875%), Route: 1.025ns(78.125%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048     101.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     103.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     105.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     105.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     106.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     106.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     106.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     106.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     107.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     107.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.789     108.199         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.116     108.315 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.742     110.057         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.100     110.157 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     111.728         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     111.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     113.259         ntclkbufg_0      
 CLMA_274_72/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.995     114.254                          
 clock uncertainty                                      -0.150     114.104                          

 Recovery time                                          -0.617     113.487                          

 Data required time                                                113.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                113.487                          
 Data arrival time                                                  15.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.885                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_resetn/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.290
  Launch Clock Delay      :  13.259
  Clock Pessimism Removal :  -0.995

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.789       8.199         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.116       8.315 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.742      10.057         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.100      10.157 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      11.728         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      11.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531      13.259         ntclkbufg_0      
 CLMS_262_101/CLK                                                          r       hdmi_resetn/opit_0_inv/CLK

 CLMS_262_101/Q0                   tco                   0.226      13.485 r       hdmi_resetn/opit_0_inv/Q
                                   net (fanout=2)        0.819      14.304         nt_o_hdmi3_rstn  
 CLMA_274_72/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                  14.304         Logic Levels: 0  
                                                                                   Logic: 0.226ns(21.627%), Route: 0.819ns(78.373%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.922       8.820         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.149       8.969 r       CLKROUTE_2/Z     
                                   net (fanout=14)       2.030      10.999         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.107      11.106 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.705         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.705 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.290         ntclkbufg_0      
 CLMA_274_72/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.995      13.295                          
 clock uncertainty                                       0.000      13.295                          

 Removal time                                           -0.226      13.069                          

 Data required time                                                 13.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.069                          
 Data arrival time                                                  14.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.235                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : o_led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.922       8.820         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.149       8.969 r       CLKROUTE_2/Z     
                                   net (fanout=14)       2.030      10.999         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.107      11.106 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.705         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.705 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.290         ntclkbufg_0      
 CLMA_286_52/CLK                                                           r       ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/CLK

 CLMA_286_52/Q0                    tco                   0.287      14.577 f       ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        5.130      19.707         nt_o_led[1]      
 IOL_19_373/DO                     td                    0.139      19.846 f       o_led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      19.846         o_led_obuf[1]/ntO
 IOBS_TB_17_376/PAD                td                    3.853      23.699 f       o_led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.107      23.806         o_led[1]         
 A2                                                                        f       o_led[1] (port)  

 Data arrival time                                                  23.806         Logic Levels: 2  
                                                                                   Logic: 4.279ns(44.966%), Route: 5.237ns(55.034%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : o_led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.922       8.820         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.149       8.969 r       CLKROUTE_2/Z     
                                   net (fanout=14)       2.030      10.999         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.107      11.106 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.705         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.705 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.290         ntclkbufg_0      
 CLMS_274_85/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMS_274_85/Q0                    tco                   0.287      14.577 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        4.996      19.573         nt_o_led[0]      
 IOL_19_374/DO                     td                    0.139      19.712 f       o_led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000      19.712         o_led_obuf[0]/ntO
 IOBD_16_376/PAD                   td                    3.853      23.565 f       o_led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109      23.674         o_led[0]         
 B2                                                                        f       o_led[0] (port)  

 Data arrival time                                                  23.674         Logic Levels: 2  
                                                                                   Logic: 4.279ns(45.599%), Route: 5.105ns(54.401%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/state_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : io_hdmi3_sda (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.922       8.820         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.149       8.969 r       CLKROUTE_2/Z     
                                   net (fanout=14)       2.030      10.999         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.107      11.106 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.705         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.705 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.290         ntclkbufg_0      
 CLMA_286_77/CLK                                                           r       ms72xx_ctl/iic_dri_tx/state_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_77/Q1                    tco                   0.291      14.581 r       ms72xx_ctl/iic_dri_tx/state_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.552      15.133         ms72xx_ctl/iic_dri_tx/state_reg [4]
 CLMS_290_73/Y1                    td                    0.316      15.449 f       ms72xx_ctl/iic_dri_tx/N80_0/gateop_perm/Z
                                   net (fanout=1)        0.988      16.437         ms72xx_ctl/iic_dri_tx/N80_rnmt
 IOL_327_45/TO                     td                    0.139      16.576 f       ms72xx_ctl.iic_tx_sda_tri/opit_1/T
                                   net (fanout=1)        0.000      16.576         ms72xx_ctl.iic_tx_sda_tri/ntT
 IOBS_LR_328_44/PAD                tse                   3.962      20.538 f       ms72xx_ctl.iic_tx_sda_tri/opit_0/IO
                                   net (fanout=1)        0.058      20.596         nt_io_hdmi3_sda  
 P18                                                                       f       io_hdmi3_sda (port)

 Data arrival time                                                  20.596         Logic Levels: 3  
                                                                                   Logic: 4.708ns(74.659%), Route: 1.598ns(25.341%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[19] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[19]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V15                                                     0.000       0.000 r       i_hdmi1_data[19] (port)
                                   net (fanout=1)        0.060       0.060         i_hdmi1_data[19] 
 IOBR_TB_288_0/DIN                 td                    1.047       1.107 r       i_hdmi1_data_ibuf[19]/opit_0/O
                                   net (fanout=1)        0.000       1.107         i_hdmi1_data_ibuf[19]/ntD
 IOL_291_5/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[19]/opit_0_IQ/I

 Data arrival time                                                   1.107         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.580%), Route: 0.060ns(5.420%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[10] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W18                                                     0.000       0.000 r       i_hdmi1_data[10] (port)
                                   net (fanout=1)        0.065       0.065         i_hdmi1_data[10] 
 IOBS_TB_316_0/DIN                 td                    1.047       1.112 r       i_hdmi1_data_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       1.112         i_hdmi1_data_ibuf[10]/ntD
 IOL_319_5/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0_IQ/I

 Data arrival time                                                   1.112         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.155%), Route: 0.065ns(5.845%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[22] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W14                                                     0.000       0.000 r       i_hdmi1_data[22] (port)
                                   net (fanout=1)        0.067       0.067         i_hdmi1_data[22] 
 IOBD_197_0/DIN                    td                    1.047       1.114 r       i_hdmi1_data_ibuf[22]/opit_0/O
                                   net (fanout=1)        0.000       1.114         i_hdmi1_data_ibuf[22]/ntD
 IOL_199_6/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0_IQ/I

 Data arrival time                                                   1.114         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.986%), Route: 0.067ns(6.014%)
====================================================================================================

{System_Clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_266_261/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_266_261/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_266_261/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
====================================================================================================

{pixel_clock1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.851       3.368           1.517           Low Pulse Width   IOL_215_5/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[3]/opit_0_IQ/SYSCLK
 1.851       3.368           1.517           Low Pulse Width   IOL_215_6/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[4]/opit_0_IQ/SYSCLK
 1.851       3.368           1.517           Low Pulse Width   IOL_203_5/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[5]/opit_0_IQ/SYSCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_180/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_94_161/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_94_161/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_94_149/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_150_57/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_150_57/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_150_57/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width  DRM_178_68/CLKA[0]      Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_178_68/CLKA[0]      Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.002      11.900          0.898           High Pulse Width  DRM_178_128/CLKA[0]     Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_44/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           Low Pulse Width   CLMS_222_33/CLK         coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_222_33/CLK         coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_222_33/CLK         coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_42_161/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q2                    tco                   0.223       3.590 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.847         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_42_157/Y0                    td                    0.380       4.227 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.306       4.533         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48616
 CLMA_46_140/Y2                    td                    0.379       4.912 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.364       5.276         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48619
 CLMS_42_153/Y2                    td                    0.227       5.503 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.283       5.786         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_42_160/Y2                    td                    0.150       5.936 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.384       6.320         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_46_144/CE                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.320         Logic Levels: 4  
                                                                                   Logic: 1.359ns(46.021%), Route: 1.594ns(53.979%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_144/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   6.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.502                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_42_161/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q2                    tco                   0.223       3.590 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.847         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_42_157/Y0                    td                    0.380       4.227 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.306       4.533         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48616
 CLMA_46_140/Y2                    td                    0.379       4.912 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.364       5.276         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48619
 CLMS_42_153/Y2                    td                    0.227       5.503 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.283       5.786         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_42_160/Y2                    td                    0.150       5.936 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.384       6.320         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_46_144/CE                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.320         Logic Levels: 4  
                                                                                   Logic: 1.359ns(46.021%), Route: 1.594ns(53.979%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_144/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   6.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.502                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_42_161/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q2                    tco                   0.223       3.590 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.847         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_42_157/Y0                    td                    0.380       4.227 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.306       4.533         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48616
 CLMA_46_140/Y2                    td                    0.379       4.912 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.364       5.276         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48619
 CLMS_42_153/Y2                    td                    0.227       5.503 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.283       5.786         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_42_160/Y2                    td                    0.150       5.936 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.384       6.320         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_46_144/CE                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.320         Logic Levels: 4  
                                                                                   Logic: 1.359ns(46.021%), Route: 1.594ns(53.979%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_144/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   6.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.502                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_dut1/btn_deb_1d/opit_0/D
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.582
  Launch Clock Delay      :  2.123
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.248       2.123         nt_i_clk         
 CLMA_194_141/CLK                                                          r       key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMA_194_141/Q0                   tco                   0.182       2.305 r       key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.139       2.444         key_ctl_dut1/btn_deb
 CLMA_198_140/M2                                                           r       key_ctl_dut1/btn_deb_1d/opit_0/D

 Data arrival time                                                   2.444         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.551       2.582         nt_i_clk         
 CLMA_198_140/CLK                                                          r       key_ctl_dut1/btn_deb_1d/opit_0/CLK
 clock pessimism                                        -0.265       2.317                          
 clock uncertainty                                       0.000       2.317                          

 Hold time                                              -0.011       2.306                          

 Data required time                                                  2.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.306                          
 Data arrival time                                                   2.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_184/Q3                    tco                   0.178       3.343 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.063       3.406         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [1]
 CLMS_50_185/D4                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.406         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.028       3.152                          

 Data required time                                                  3.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.152                          
 Data arrival time                                                   3.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/u_btn_deb/btn_in_reg[0]/opit_0/CLK
Endpoint    : key_ctl_dut1/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.582
  Launch Clock Delay      :  2.257
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.382       2.257         nt_i_clk         
 CLMA_198_140/CLK                                                          r       key_ctl_dut1/u_btn_deb/btn_in_reg[0]/opit_0/CLK

 CLMA_198_140/Q2                   tco                   0.180       2.437 f       key_ctl_dut1/u_btn_deb/btn_in_reg[0]/opit_0/Q
                                   net (fanout=1)        0.058       2.495         key_ctl_dut1/u_btn_deb/btn_in_reg [0]
 CLMA_198_140/A4                                                           f       key_ctl_dut1/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.495         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.551       2.582         nt_i_clk         
 CLMA_198_140/CLK                                                          r       key_ctl_dut1/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.318       2.264                          
 clock uncertainty                                       0.000       2.264                          

 Hold time                                              -0.029       2.235                          

 Data required time                                                  2.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.235                          
 Data arrival time                                                   2.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  6.449
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      10.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      12.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      13.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      14.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468      14.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536      15.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114      15.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.826      16.449         ntR1717          
 CLMA_34_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.223      16.672 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.493      17.165         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_46_192/Y0                    td                    0.150      17.315 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.499      17.814         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_46_192/Y2                    td                    0.227      18.041 f       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.400      18.441         _N6595           
 CLMA_50_192/COUT                  td                    0.391      18.832 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.832         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5168
                                   td                    0.044      18.876 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.876         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5170
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  18.876         Logic Levels: 3  
                                                                                   Logic: 1.035ns(42.645%), Route: 1.392ns(57.355%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_196/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                  18.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.294                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  6.449
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      10.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      12.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      13.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      14.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468      14.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536      15.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114      15.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.826      16.449         ntR1717          
 CLMA_34_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.223      16.672 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.493      17.165         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_46_192/Y0                    td                    0.150      17.315 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.499      17.814         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_46_192/Y2                    td                    0.227      18.041 f       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.400      18.441         _N6595           
 CLMA_50_192/COUT                  td                    0.391      18.832 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.832         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5168
 CLMA_50_196/CIN                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  18.832         Logic Levels: 3  
                                                                                   Logic: 0.991ns(41.586%), Route: 1.392ns(58.414%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_196/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                  18.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.334                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/I12
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  6.449
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      10.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      12.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      13.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      14.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468      14.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536      15.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114      15.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.826      16.449         ntR1717          
 CLMA_34_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.223      16.672 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.493      17.165         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_46_192/Y0                    td                    0.150      17.315 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.499      17.814         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_46_192/Y2                    td                    0.227      18.041 f       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.400      18.441         _N6595           
 CLMA_50_192/D2                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/I12

 Data arrival time                                                  18.441         Logic Levels: 2  
                                                                                   Logic: 0.600ns(30.120%), Route: 1.392ns(69.880%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_192/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.284      23.014                          

 Data required time                                                 23.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.014                          
 Data arrival time                                                  18.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.573                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.744  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  5.928
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      23.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      24.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      24.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      24.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      24.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      24.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      25.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      25.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.699      25.928         ntR1717          
 CLMA_14_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_14_184/Q1                    tco                   0.180      26.108 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.236      26.344         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMS_22_185/A4                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.344         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.269%), Route: 0.236ns(56.731%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      20.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      22.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925      23.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_22_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183      23.184                          
 clock uncertainty                                       0.050      23.234                          

 Hold time                                              -0.029      23.205                          

 Data required time                                                 23.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.205                          
 Data arrival time                                                  26.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.139                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/D
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.817  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  6.001
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      23.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      24.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      24.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      24.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      24.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      24.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      25.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      25.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.772      26.001         ntR1717          
 CLMS_14_181/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_14_181/Q0                    tco                   0.182      26.183 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.212      26.395         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/wrlvl_ck_dly_start_rst
 CLMA_18_180/M0                                                            r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/D

 Data arrival time                                                  26.395         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.193%), Route: 0.212ns(53.807%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      20.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      22.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925      23.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_18_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                        -0.183      23.184                          
 clock uncertainty                                       0.050      23.234                          

 Hold time                                              -0.011      23.223                          

 Data required time                                                 23.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.223                          
 Data arrival time                                                  26.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.172                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.773  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      23.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      24.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      24.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      24.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      24.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      24.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      25.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      25.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.728      25.957         ntR1717          
 CLMS_38_197/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_38_197/Q1                    tco                   0.184      26.141 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.211      26.352         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_42_193/B0                                                            r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.352         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.582%), Route: 0.211ns(53.418%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      20.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      22.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925      23.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_42_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183      23.184                          
 clock uncertainty                                       0.050      23.234                          

 Hold time                                              -0.069      23.165                          

 Data required time                                                 23.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.165                          
 Data arrival time                                                  26.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.187                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_130_185/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_130_185/Q0                   tco                   0.221       3.598 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       0.830       4.428         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_172/Y0                   td                    0.264       4.692 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       4.431       9.123         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_142_88/WEA[0]                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   9.123         Logic Levels: 1  
                                                                                   Logic: 0.485ns(8.441%), Route: 5.261ns(91.559%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       9.911         hdmi3_clk        
 DRM_142_88/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.173      10.084                          
 clock uncertainty                                      -0.050      10.034                          

 Setup time                                             -0.009      10.025                          

 Data required time                                                 10.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.025                          
 Data arrival time                                                   9.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.902                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_130_185/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_130_185/Q0                   tco                   0.221       3.598 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       0.830       4.428         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_172/Y0                   td                    0.264       4.692 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       4.261       8.953         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_142_128/WEA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   8.953         Logic Levels: 1  
                                                                                   Logic: 0.485ns(8.698%), Route: 5.091ns(91.302%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       9.911         hdmi3_clk        
 DRM_142_128/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.184      10.095                          
 clock uncertainty                                      -0.050      10.045                          

 Setup time                                             -0.009      10.036                          

 Data required time                                                 10.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.036                          
 Data arrival time                                                   8.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.083                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_130_185/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_130_185/Q0                   tco                   0.221       3.598 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       0.830       4.428         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_172/Y0                   td                    0.264       4.692 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       4.102       8.794         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_178_108/WEA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   8.794         Logic Levels: 1  
                                                                                   Logic: 0.485ns(8.953%), Route: 4.932ns(91.047%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       9.911         hdmi3_clk        
 DRM_178_108/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.173      10.084                          
 clock uncertainty                                      -0.050      10.034                          

 Setup time                                             -0.009      10.025                          

 Data required time                                                 10.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.025                          
 Data arrival time                                                   8.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.231                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMA_182_156/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_156/Q1                   tco                   0.184       3.358 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.171       3.529         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/wr_addr [9]
 DRM_178_148/ADA0[9]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   3.529         Logic Levels: 0  
                                                                                   Logic: 0.184ns(51.831%), Route: 0.171ns(48.169%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 DRM_178_148/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.127       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                   3.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[0]
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMS_174_181/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_174_181/Q0                   tco                   0.179       3.353 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=19)       0.159       3.512         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/wr_addr [0]
 DRM_178_168/ADA0[0]                                                       f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[0]

 Data arrival time                                                   3.512         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.959%), Route: 0.159ns(47.041%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 DRM_178_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.088       3.281                          

 Data required time                                                  3.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.281                          
 Data arrival time                                                   3.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[5]
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMS_174_185/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_174_185/Q1                   tco                   0.184       3.358 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.222       3.580         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/wr_addr [5]
 DRM_178_168/ADA0[5]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[5]

 Data arrival time                                                   3.580         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.320%), Route: 0.222ns(54.680%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 DRM_178_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.127       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                   3.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -5.510  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  8.684
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058     640.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449     642.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     642.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     643.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     643.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     644.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     644.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     644.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     644.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     644.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     644.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536     645.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114     645.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136     647.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000     647.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925     648.684         axi_clk          
 CLMA_186_196/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_186_196/Q3                   tco                   0.220     648.904 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.477     649.381         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [10]
 CLMS_186_201/M2                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                 649.381         Logic Levels: 0  
                                                                                   Logic: 0.220ns(31.564%), Route: 0.477ns(68.436%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 CLMS_186_201/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.068     643.071                          

 Data required time                                                643.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                643.071                          
 Data arrival time                                                 649.381                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.310                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -5.510  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  8.684
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058     640.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449     642.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     642.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     643.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     643.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     644.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     644.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     644.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     644.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     644.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     644.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536     645.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114     645.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136     647.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000     647.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925     648.684         axi_clk          
 CLMA_174_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_174_160/Q0                   tco                   0.221     648.905 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.391     649.296         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_174_144/M1                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 649.296         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.111%), Route: 0.391ns(63.889%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 CLMA_174_144/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.068     643.071                          

 Data required time                                                643.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                643.071                          
 Data arrival time                                                 649.296                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.225                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -5.510  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  8.684
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058     640.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449     642.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     642.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     643.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     643.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     644.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     644.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     644.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     644.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     644.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     644.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536     645.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114     645.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136     647.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000     647.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925     648.684         axi_clk          
 CLMA_174_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_174_160/Q1                   tco                   0.223     648.907 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.382     649.289         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_174_149/M1                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                 649.289         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.860%), Route: 0.382ns(63.140%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 CLMS_174_149/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.068     643.071                          

 Data required time                                                643.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                643.071                          
 Data arrival time                                                 649.289                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.218                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -4.706  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  8.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467       5.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093       5.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.959       7.188         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.188 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895       8.083         axi_clk          
 CLMS_46_197/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_46_197/Q0                    tco                   0.182       8.265 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       8.402         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/wptr [1]
 CLMA_50_200/M0                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                   8.402         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMA_50_200/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.011       3.416                          

 Data required time                                                  3.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.416                          
 Data arrival time                                                   8.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.986                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -4.706  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  8.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467       5.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093       5.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.959       7.188         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.188 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895       8.083         axi_clk          
 CLMA_174_140/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_174_140/Q0                   tco                   0.182       8.265 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.141       8.406         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_174_144/M0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   8.406         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.347%), Route: 0.141ns(43.653%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMA_174_144/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.011       3.416                          

 Data required time                                                  3.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.416                          
 Data arrival time                                                   8.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.990                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -4.706  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  8.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467       5.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093       5.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.959       7.188         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.188 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895       8.083         axi_clk          
 CLMS_170_153/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMS_170_153/Q1                   tco                   0.184       8.267 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140       8.407         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [11]
 CLMS_170_157/M0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                   8.407         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_170_157/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.011       3.416                          

 Data required time                                                  3.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.416                          
 Data arrival time                                                   8.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.991                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.640  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  2.534
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096     641.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.503     642.534         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.223     642.757 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.269     643.026         nt_ctrl_led[0]   
 CLMA_182_172/Y0                   td                    0.150     643.176 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       4.431     647.607         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_142_88/WEA[0]                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                 647.607         Logic Levels: 1  
                                                                                   Logic: 0.373ns(7.353%), Route: 4.700ns(92.647%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 DRM_142_88/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.009     643.130                          

 Data required time                                                643.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                643.130                          
 Data arrival time                                                 647.607                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.477                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.640  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  2.534
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096     641.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.503     642.534         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.223     642.757 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.269     643.026         nt_ctrl_led[0]   
 CLMA_182_172/Y0                   td                    0.150     643.176 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       4.261     647.437         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_142_128/WEA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                 647.437         Logic Levels: 1  
                                                                                   Logic: 0.373ns(7.608%), Route: 4.530ns(92.392%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 DRM_142_128/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.009     643.130                          

 Data required time                                                643.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                643.130                          
 Data arrival time                                                 647.437                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.307                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.640  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  2.534
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096     641.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.503     642.534         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.223     642.757 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.269     643.026         nt_ctrl_led[0]   
 CLMA_182_172/Y0                   td                    0.150     643.176 f       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       4.102     647.278         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_178_108/WEA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                 647.278         Logic Levels: 1  
                                                                                   Logic: 0.373ns(7.863%), Route: 4.371ns(92.137%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 DRM_178_108/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.009     643.130                          

 Data required time                                                643.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                643.130                          
 Data arrival time                                                 647.278                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.148                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.199
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.324       2.199         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.180       2.379 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.063       2.442         nt_ctrl_led[0]   
 CLMA_182_165/Y0                   td                    0.130       2.572 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        0.225       2.797         Image_Process_Interface_Inst/ctrl_video1_vde
 CLMA_182_148/A0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   2.797         Logic Levels: 1  
                                                                                   Logic: 0.310ns(51.839%), Route: 0.288ns(48.161%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMA_182_148/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.077       3.350                          

 Data required time                                                  3.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.350                          
 Data arrival time                                                   2.797                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.553                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.199
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.324       2.199         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.180       2.379 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.063       2.442         nt_ctrl_led[0]   
 CLMA_182_165/Y0                   td                    0.130       2.572 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        0.327       2.899         Image_Process_Interface_Inst/ctrl_video1_vde
 CLMS_174_181/A0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   2.899         Logic Levels: 1  
                                                                                   Logic: 0.310ns(44.286%), Route: 0.390ns(55.714%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_174_181/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.077       3.350                          

 Data required time                                                  3.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.350                          
 Data arrival time                                                   2.899                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.451                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I10
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.199
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.324       2.199         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.180       2.379 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.063       2.442         nt_ctrl_led[0]   
 CLMA_182_165/Y0                   td                    0.125       2.567 f       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        0.344       2.911         Image_Process_Interface_Inst/ctrl_video1_vde
 CLMA_182_148/B0                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   2.911         Logic Levels: 1  
                                                                                   Logic: 0.305ns(42.837%), Route: 0.407ns(57.163%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMA_182_148/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.066       3.361                          

 Data required time                                                  3.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.361                          
 Data arrival time                                                   2.911                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.450                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       3.347 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.043       6.752         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       3.347 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.043       6.752         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       3.347 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.043       6.752         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       4.246         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       4.246         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       4.246         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.457  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.833
  Launch Clock Delay      :  8.684
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136       7.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.684         axi_clk          
 DRM_178_232/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_232/QB0[2]                tco                   1.780      10.464 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[2]
                                   net (fanout=1)        1.170      11.634         ddr_mbus_wdata1[35]
 CLMA_90_240/Y1                    td                    0.244      11.878 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[35]/gateop_perm/Z
                                   net (fanout=1)        0.485      12.363         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9508
 CLMS_78_241/B0                                                            f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.363         Logic Levels: 1  
                                                                                   Logic: 2.024ns(55.015%), Route: 1.655ns(44.985%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      15.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      15.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.604      15.833         ntR1717          
 CLMS_78_241/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.394      16.227                          
 clock uncertainty                                      -0.350      15.877                          

 Setup time                                             -0.149      15.728                          

 Data required time                                                 15.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.728                          
 Data arrival time                                                  12.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.365                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[115]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.455  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.835
  Launch Clock Delay      :  8.684
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136       7.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.684         axi_clk          
 DRM_178_232/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_232/QB0[7]                tco                   1.780      10.464 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[7]
                                   net (fanout=1)        1.458      11.922         ddr_mbus_wdata1[115]
 CLMS_78_245/Y2                    td                    0.264      12.186 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[115]/gateop_perm/Z
                                   net (fanout=1)        0.156      12.342         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9588
 CLMS_78_245/A0                                                            f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[115]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.342         Logic Levels: 1  
                                                                                   Logic: 2.044ns(55.878%), Route: 1.614ns(44.122%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      15.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      15.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.606      15.835         ntR1717          
 CLMS_78_245/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[115]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.394      16.229                          
 clock uncertainty                                      -0.350      15.879                          

 Setup time                                             -0.154      15.725                          

 Data required time                                                 15.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.725                          
 Data arrival time                                                  12.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.383                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[67]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.455  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.835
  Launch Clock Delay      :  8.684
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136       7.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.684         axi_clk          
 DRM_178_232/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_232/QB0[4]                tco                   1.780      10.464 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        1.372      11.836         ddr_mbus_wdata1[67]
 CLMS_78_249/Y3                    td                    0.222      12.058 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[67]/gateop_perm/Z
                                   net (fanout=1)        0.253      12.311         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9540
 CLMS_78_245/B0                                                            f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[67]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.311         Logic Levels: 1  
                                                                                   Logic: 2.002ns(55.197%), Route: 1.625ns(44.803%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      15.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      15.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.606      15.835         ntR1717          
 CLMS_78_245/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[67]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.394      16.229                          
 clock uncertainty                                      -0.350      15.879                          

 Setup time                                             -0.149      15.730                          

 Data required time                                                 15.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.730                          
 Data arrival time                                                  12.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.419                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[42]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.636  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.796
  Launch Clock Delay      :  5.766
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467       5.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093       5.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.537       5.766         ntR1717          
 CLMA_22_236/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[42]/opit_0_L5Q_perm/CLK

 CLMA_22_236/Q1                    tco                   0.184       5.950 r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[42]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.221       6.171         ddr_mbus_rdata[42]
 DRM_26_252/DA0[2]                                                         r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                   6.171         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.432%), Route: 0.221ns(54.568%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136       7.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.037       8.796         axi_clk          
 DRM_26_252/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.394       8.402                          
 clock uncertainty                                       0.200       8.602                          

 Hold time                                               0.102       8.704                          

 Data required time                                                  8.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.704                          
 Data arrival time                                                   6.171                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.533                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[41]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.684
  Launch Clock Delay      :  5.762
  Clock Pessimism Removal :  -0.407

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467       5.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093       5.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.533       5.762         ntR1717          
 CLMS_22_229/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[41]/opit_0_L5Q_perm/CLK

 CLMS_22_229/Q0                    tco                   0.182       5.944 r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[41]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.200       6.144         ddr_mbus_rdata[41]
 DRM_26_232/DA0[2]                                                         r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                   6.144         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.644%), Route: 0.200ns(52.356%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136       7.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.684         axi_clk          
 DRM_26_232/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.407       8.277                          
 clock uncertainty                                       0.200       8.477                          

 Hold time                                               0.102       8.579                          

 Data required time                                                  8.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.579                          
 Data arrival time                                                   6.144                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.435                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[88]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.481  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.684
  Launch Clock Delay      :  5.765
  Clock Pessimism Removal :  -0.438

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467       5.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093       5.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.536       5.765         ntR1717          
 CLMA_22_220/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[88]/opit_0_L5Q_perm/CLK

 CLMA_22_220/Q2                    tco                   0.183       5.948 r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[88]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.209       6.157         ddr_mbus_rdata[88]
 DRM_26_212/DA0[5]                                                         r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                   6.157         Logic Levels: 0  
                                                                                   Logic: 0.183ns(46.684%), Route: 0.209ns(53.316%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136       7.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.684         axi_clk          
 DRM_26_212/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.438       8.246                          
 clock uncertainty                                       0.200       8.446                          

 Hold time                                               0.102       8.548                          

 Data required time                                                  8.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.548                          
 Data arrival time                                                   6.157                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.391                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.833
  Launch Clock Delay      :  2.534
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.503       2.534         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.223       2.757 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.574       3.331         nt_ctrl_led[0]   
 CLMA_150_156/Y2                   td                    0.227       3.558 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.253       3.811         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMA_154_156/Y3                   td                    0.360       4.171 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      1.514       5.685         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMA_90_240/Y1                    td                    0.151       5.836 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[35]/gateop_perm/Z
                                   net (fanout=1)        0.485       6.321         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9508
 CLMS_78_241/B0                                                            f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   6.321         Logic Levels: 3  
                                                                                   Logic: 0.961ns(25.376%), Route: 2.826ns(74.624%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      15.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      15.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.604      15.833         ntR1717          
 CLMS_78_241/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[35]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.126      15.959                          
 clock uncertainty                                      -0.350      15.609                          

 Setup time                                             -0.149      15.460                          

 Data required time                                                 15.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.460                          
 Data arrival time                                                   6.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.139                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[51]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.833
  Launch Clock Delay      :  2.534
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.503       2.534         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.223       2.757 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.574       3.331         nt_ctrl_led[0]   
 CLMA_150_156/Y2                   td                    0.227       3.558 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.253       3.811         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMA_154_156/Y3                   td                    0.360       4.171 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      1.624       5.795         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMA_78_240/Y1                    td                    0.151       5.946 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[51]/gateop_perm/Z
                                   net (fanout=1)        0.353       6.299         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9524
 CLMS_78_241/D0                                                            f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[51]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   6.299         Logic Levels: 3  
                                                                                   Logic: 0.961ns(25.525%), Route: 2.804ns(74.475%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      15.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      15.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.604      15.833         ntR1717          
 CLMS_78_241/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[51]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.126      15.959                          
 clock uncertainty                                      -0.350      15.609                          

 Setup time                                             -0.148      15.461                          

 Data required time                                                 15.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.461                          
 Data arrival time                                                   6.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.162                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[83]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.833
  Launch Clock Delay      :  2.534
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.503       2.534         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.223       2.757 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.574       3.331         nt_ctrl_led[0]   
 CLMA_150_156/Y2                   td                    0.227       3.558 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.253       3.811         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMA_154_156/Y3                   td                    0.360       4.171 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      1.557       5.728         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMA_90_240/Y0                    td                    0.162       5.890 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[83]/gateop_perm/Z
                                   net (fanout=1)        0.229       6.119         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9556
 CLMS_78_241/C0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[83]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   6.119         Logic Levels: 3  
                                                                                   Logic: 0.972ns(27.113%), Route: 2.613ns(72.887%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      15.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      15.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.604      15.833         ntR1717          
 CLMS_78_241/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[83]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.126      15.959                          
 clock uncertainty                                      -0.350      15.609                          

 Setup time                                             -0.150      15.459                          

 Data required time                                                 15.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.459                          
 Data arrival time                                                   6.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.340                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    6.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.684
  Launch Clock Delay      :  2.199
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.324       2.199         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.183       2.382 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.524       2.906         nt_ctrl_led[0]   
 CLMS_146_161/Y1                   td                    0.177       3.083 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50_5/gateop_perm/Z
                                   net (fanout=21)       0.262       3.345         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50
 CLMA_146_136/B4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.345         Logic Levels: 1  
                                                                                   Logic: 0.360ns(31.414%), Route: 0.786ns(68.586%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136       7.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.684         axi_clk          
 CLMA_146_136/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.126       8.558                          
 clock uncertainty                                       0.350       8.908                          

 Hold time                                              -0.038       8.870                          

 Data required time                                                  8.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.870                          
 Data arrival time                                                   3.345                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.525                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[10]/opit_0_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    6.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.684
  Launch Clock Delay      :  2.199
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.324       2.199         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.183       2.382 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.524       2.906         nt_ctrl_led[0]   
 CLMS_146_161/Y1                   td                    0.177       3.083 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50_5/gateop_perm/Z
                                   net (fanout=21)       0.262       3.345         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50
 CLMA_146_136/A1                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.345         Logic Levels: 1  
                                                                                   Logic: 0.360ns(31.414%), Route: 0.786ns(68.586%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136       7.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.684         axi_clk          
 CLMA_146_136/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.126       8.558                          
 clock uncertainty                                       0.350       8.908                          

 Hold time                                              -0.093       8.815                          

 Data required time                                                  8.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.815                          
 Data arrival time                                                   3.345                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.470                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    6.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.684
  Launch Clock Delay      :  2.199
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.324       2.199         nt_i_clk         
 CLMA_182_164/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_164/Q0                   tco                   0.182       2.381 r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.509       2.890         nt_ctrl_led[1]   
 CLMA_138_161/Y2                   td                    0.130       3.020 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50_3/gateop_perm/Z
                                   net (fanout=21)       0.424       3.444         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50
 CLMA_150_144/A4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.444         Logic Levels: 1  
                                                                                   Logic: 0.312ns(25.060%), Route: 0.933ns(74.940%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136       7.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000       7.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.684         axi_clk          
 CLMA_150_144/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.126       8.558                          
 clock uncertainty                                       0.350       8.908                          

 Hold time                                              -0.039       8.869                          

 Data required time                                                  8.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.869                          
 Data arrival time                                                   3.444                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.425                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.706  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.083
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861    3510.916 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.916         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058    3510.974 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455    3512.429         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3512.429 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925    3513.354         hdmi3_clk        
 CLMA_182_153/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_182_153/Q3                   tco                   0.220    3513.574 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.481    3514.055         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [9]
 CLMS_166_153/M2                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                3514.055         Logic Levels: 0  
                                                                                   Logic: 0.220ns(31.384%), Route: 0.481ns(68.616%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735    3510.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038    3510.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    3512.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3512.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    3513.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    3513.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    3514.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    3514.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3514.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3514.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460    3514.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3514.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467    3515.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093    3515.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.959    3517.188         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    3517.188 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895    3518.083         axi_clk          
 CLMS_166_153/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000    3518.083                          
 clock uncertainty                                      -0.350    3517.733                          

 Setup time                                             -0.068    3517.665                          

 Data required time                                               3517.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3517.665                          
 Data arrival time                                                3514.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.610                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.706  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.083
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861    3510.916 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.916         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058    3510.974 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455    3512.429         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3512.429 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925    3513.354         hdmi3_clk        
 CLMA_182_157/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_182_157/Q1                   tco                   0.223    3513.577 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.436    3514.013         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [5]
 CLMA_170_152/M3                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                3514.013         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.839%), Route: 0.436ns(66.161%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735    3510.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038    3510.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    3512.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3512.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    3513.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    3513.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    3514.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    3514.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3514.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3514.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460    3514.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3514.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467    3515.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093    3515.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.959    3517.188         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    3517.188 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895    3518.083         axi_clk          
 CLMA_170_152/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000    3518.083                          
 clock uncertainty                                      -0.350    3517.733                          

 Setup time                                             -0.068    3517.665                          

 Data required time                                               3517.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3517.665                          
 Data arrival time                                                3514.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.652                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.706  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.083
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861    3510.916 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.916         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058    3510.974 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455    3512.429         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3512.429 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925    3513.354         hdmi3_clk        
 CLMA_182_153/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK

 CLMA_182_153/Q0                   tco                   0.221    3513.575 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.433    3514.008         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [11]
 CLMA_170_156/M3                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D

 Data arrival time                                                3514.008         Logic Levels: 0  
                                                                                   Logic: 0.221ns(33.792%), Route: 0.433ns(66.208%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735    3510.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038    3510.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    3512.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3512.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    3513.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    3513.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    3514.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    3514.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3514.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3514.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460    3514.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3514.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467    3515.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093    3515.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.959    3517.188         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    3517.188 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895    3518.083         axi_clk          
 CLMA_170_156/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.000    3518.083                          
 clock uncertainty                                      -0.350    3517.733                          

 Setup time                                             -0.068    3517.665                          

 Data required time                                               3517.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3517.665                          
 Data arrival time                                                3514.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.657                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    5.510  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.684
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735    4150.805 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.805         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    4150.843 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    4152.271         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4152.271 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895    4153.166         hdmi3_clk        
 CLMA_58_212/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_58_212/Q3                    tco                   0.182    4153.348 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137    4153.485         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [8]
 CLMA_58_209/M3                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                4153.485         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861    4150.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058    4150.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4152.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4152.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4153.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4153.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4154.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4154.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4154.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4154.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468    4154.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4154.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536    4155.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114    4155.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136    4157.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    4157.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925    4158.684         axi_clk          
 CLMA_58_209/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000    4158.684                          
 clock uncertainty                                       0.350    4159.034                          

 Hold time                                              -0.011    4159.023                          

 Data required time                                               4159.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4159.023                          
 Data arrival time                                                4153.485                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.538                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    5.510  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.684
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735    4150.805 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.805         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    4150.843 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    4152.271         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4152.271 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895    4153.166         hdmi3_clk        
 CLMA_58_200/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_200/Q3                    tco                   0.182    4153.348 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138    4153.486         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [3]
 CLMA_58_196/M3                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                4153.486         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861    4150.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058    4150.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4152.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4152.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4153.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4153.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4154.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4154.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4154.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4154.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468    4154.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4154.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536    4155.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114    4155.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136    4157.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    4157.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925    4158.684         axi_clk          
 CLMA_58_196/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000    4158.684                          
 clock uncertainty                                       0.350    4159.034                          

 Hold time                                              -0.011    4159.023                          

 Data required time                                               4159.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4159.023                          
 Data arrival time                                                4153.486                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.537                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    5.510  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.684
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735    4150.805 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.805         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    4150.843 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    4152.271         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4152.271 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895    4153.166         hdmi3_clk        
 CLMA_58_204/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_58_204/Q0                    tco                   0.182    4153.348 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139    4153.487         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [7]
 CLMA_58_208/M0                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                4153.487         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861    4150.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058    4150.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4152.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4152.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4153.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4153.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4154.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4154.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4154.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4154.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468    4154.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4154.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536    4155.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114    4155.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     2.136    4157.759         ntR1717          
 USCM_84_114/CLK_USCM              td                    0.000    4157.759 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925    4158.684         axi_clk          
 CLMA_58_208/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000    4158.684                          
 clock uncertainty                                       0.350    4159.034                          

 Hold time                                              -0.011    4159.023                          

 Data required time                                               4159.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4159.023                          
 Data arrival time                                                4153.487                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.536                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.499       4.095         cmos1_href_d0    
 CLMS_150_57/Y2                    td                    0.264       4.359 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.578       4.937         cmos1_8_16bit/N11
 CLMS_122_81/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   4.937         Logic Levels: 1  
                                                                                   Logic: 0.485ns(31.050%), Route: 1.077ns(68.950%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      15.072         ntclkbufg_2      
 CLMS_122_81/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.593                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.499       4.095         cmos1_href_d0    
 CLMS_150_57/Y2                    td                    0.264       4.359 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.578       4.937         cmos1_8_16bit/N11
 CLMS_122_81/CE                                                            f       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CE

 Data arrival time                                                   4.937         Logic Levels: 1  
                                                                                   Logic: 0.485ns(31.050%), Route: 1.077ns(68.950%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      15.072         ntclkbufg_2      
 CLMS_122_81/CLK                                                           r       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.593                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.499       4.095         cmos1_href_d0    
 CLMS_150_57/Y2                    td                    0.264       4.359 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.573       4.932         cmos1_8_16bit/N11
 CLMA_134_88/CE                                                            f       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CE

 Data arrival time                                                   4.932         Logic Levels: 1  
                                                                                   Logic: 0.485ns(31.150%), Route: 1.072ns(68.850%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      15.072         ntclkbufg_2      
 CLMA_134_88/CLK                                                           r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.598                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[4]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       3.172         ntclkbufg_2      
 CLMA_150_92/CLK                                                           r       cmos1_d_d0[4]/opit_0/CLK

 CLMA_150_92/Q0                    tco                   0.182       3.354 r       cmos1_d_d0[4]/opit_0/Q
                                   net (fanout=2)        0.062       3.416         cmos1_d_d0[4]    
 CLMS_150_93/M0                                                            r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D

 Data arrival time                                                   3.416         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMS_150_93/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.040                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[10]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       3.172         ntclkbufg_2      
 CLMS_162_53/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK

 CLMS_162_53/Q0                    tco                   0.182       3.354 r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.063       3.417         cmos1_8_16bit/pdata_i_reg [2]
 CLMA_162_52/M0                                                            r       cmos1_8_16bit/pdata_out1[10]/opit_0_inv/D

 Data arrival time                                                   3.417         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMA_162_52/CLK                                                           r       cmos1_8_16bit/pdata_out1[10]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.041                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[1]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       3.172         ntclkbufg_2      
 CLMA_122_80/CLK                                                           r       cmos1_d_d0[1]/opit_0/CLK

 CLMA_122_80/Q0                    tco                   0.182       3.354 r       cmos1_d_d0[1]/opit_0/Q
                                   net (fanout=2)        0.064       3.418         cmos1_d_d0[1]    
 CLMS_122_81/M0                                                            r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D

 Data arrival time                                                   3.418         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMS_122_81/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.042                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/CLK

 CLMA_150_160/Q0                   tco                   0.223       3.923 r       Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.076       3.999         Image_Process_Interface_Inst/video_valid2 [0]
 CLMS_150_161/Y2                   td                    0.379       4.378 f       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       0.526       4.904         Image_Process_Interface_Inst/ctrl_video2_vde
                                   td                    0.222       5.126 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.126         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4798
 CLMA_130_168/COUT                 td                    0.044       5.170 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.170         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4800
 CLMA_130_172/Y1                   td                    0.383       5.553 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.281       5.834         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [5]
 CLMA_126_165/Y0                   td                    0.378       6.212 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[5]/gateop/Z
                                   net (fanout=1)        0.170       6.382         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_126_169/COUT                 td                    0.387       6.769 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.769         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.co [6]
                                   td                    0.044       6.813 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.813         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.co [10]
 CLMA_126_173/Y2                   td                    0.122       6.935 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.331       7.266         _N10             
 CLMA_126_177/C4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.266         Logic Levels: 6  
                                                                                   Logic: 2.182ns(61.189%), Route: 1.384ns(38.811%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895      27.229         ntclkbufg_1      
 CLMA_126_177/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.250      27.231                          

 Setup time                                             -0.094      27.137                          

 Data required time                                                 27.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.137                          
 Data arrival time                                                   7.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.871                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/CLK

 CLMA_150_160/Q0                   tco                   0.223       3.923 r       Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.076       3.999         Image_Process_Interface_Inst/video_valid2 [0]
 CLMS_150_161/Y2                   td                    0.379       4.378 f       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       0.423       4.801         Image_Process_Interface_Inst/ctrl_video2_vde
                                   td                    0.222       5.023 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.023         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4761
 CLMA_166_168/COUT                 td                    0.044       5.067 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.067         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4763
                                   td                    0.044       5.111 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.111         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4765
 CLMA_166_172/COUT                 td                    0.044       5.155 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.155         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4767
                                   td                    0.044       5.199 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.199         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4769
 CLMA_166_176/COUT                 td                    0.044       5.243 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.243         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4771
 CLMA_166_180/Y1                   td                    0.383       5.626 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.240       5.866         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMS_166_185/Y0                   td                    0.150       6.016 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.368       6.384         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_170_176/Y2                   td                    0.475       6.859 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.302       7.161         _N8              
 CLMS_162_185/B1                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.161         Logic Levels: 7  
                                                                                   Logic: 2.052ns(59.289%), Route: 1.409ns(40.711%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895      27.229         ntclkbufg_1      
 CLMS_162_185/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.250      27.220                          

 Setup time                                             -0.163      27.057                          

 Data required time                                                 27.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.057                          
 Data arrival time                                                   7.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.896                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/CLK

 CLMA_150_160/Q0                   tco                   0.223       3.923 r       Image_Process_Interface_Inst/video_valid2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.076       3.999         Image_Process_Interface_Inst/video_valid2 [0]
 CLMS_150_161/Y2                   td                    0.379       4.378 f       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       2.017       6.395         Image_Process_Interface_Inst/ctrl_video2_vde
 DRM_82_316/WEA[0]                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   6.395         Logic Levels: 1  
                                                                                   Logic: 0.602ns(22.338%), Route: 2.093ns(77.662%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.005      27.339         ntclkbufg_1      
 DRM_82_316/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Setup time                                             -0.009      27.321                          

 Data required time                                                 27.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.321                          
 Data arrival time                                                   6.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.926                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMS_170_177/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK

 CLMS_170_177/Q2                   tco                   0.180       3.609 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/Q
                                   net (fanout=1)        0.060       3.669         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr1 [9]
 CLMS_170_177/CD                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/D

 Data arrival time                                                   3.669         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMS_170_177/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                        -0.270       3.430                          
 clock uncertainty                                       0.200       3.630                          

 Hold time                                               0.040       3.670                          

 Data required time                                                  3.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.670                          
 Data arrival time                                                   3.669                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.001                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMA_126_180/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK

 CLMA_126_180/Q0                   tco                   0.182       3.611 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/Q
                                   net (fanout=1)        0.063       3.674         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr1 [10]
 CLMA_126_181/M0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/D

 Data arrival time                                                   3.674         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_126_181/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                              -0.011       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                   3.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.041                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_o[15]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[7]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMA_138_121/CLK                                                          r       cmos1_8_16bit/pdata_o[15]/opit_0/CLK

 CLMA_138_121/Q0                   tco                   0.182       3.611 r       cmos1_8_16bit/pdata_o[15]/opit_0/Q
                                   net (fanout=1)        0.063       3.674         cmos1_d_16bit[15]
 CLMA_138_120/M0                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[7]/opit_0/D

 Data arrival time                                                   3.674         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_138_120/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[7]/opit_0/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                              -0.011       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                   3.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.041                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.265
  Launch Clock Delay      :  8.848
  Clock Pessimism Removal :  0.564

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.533       5.506         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.114       5.620 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.288       6.908         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.083       6.991 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       7.923         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.923 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.848         ntclkbufg_0      
 CLMA_290_56/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_56/Q0                    tco                   0.221       9.069 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.256       9.325         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_286_53/Y1                    td                    0.244       9.569 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.067       9.636         ms72xx_ctl/ms7200_ctl/_N44013
 CLMA_286_53/Y2                    td                    0.162       9.798 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.156       9.954         ms72xx_ctl/ms7200_ctl/_N44018
 CLMA_286_52/Y2                    td                    0.150      10.104 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.360      10.464         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_45/Y2                    td                    0.150      10.614 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.258      10.872         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_286_44/Y1                    td                    0.162      11.034 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.396      11.430         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_282_45/Y0                    td                    0.378      11.808 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.266      12.074         ms72xx_ctl/ms7200_ctl/N8
 CLMS_282_45/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  12.074         Logic Levels: 6  
                                                                                   Logic: 1.467ns(45.474%), Route: 1.759ns(54.526%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038     100.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     102.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     103.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     103.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     104.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     104.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     104.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     104.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     104.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     104.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.464     105.133         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.093     105.226 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.151     106.377         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.078     106.455 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     107.370         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     107.370 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     108.265         ntclkbufg_0      
 CLMS_282_45/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.564     108.829                          
 clock uncertainty                                      -0.150     108.679                          

 Setup time                                             -0.476     108.203                          

 Data required time                                                108.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.203                          
 Data arrival time                                                  12.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.129                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.265
  Launch Clock Delay      :  8.848
  Clock Pessimism Removal :  0.564

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.533       5.506         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.114       5.620 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.288       6.908         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.083       6.991 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       7.923         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.923 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.848         ntclkbufg_0      
 CLMA_290_56/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_56/Q0                    tco                   0.221       9.069 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.256       9.325         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_286_53/Y1                    td                    0.244       9.569 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.067       9.636         ms72xx_ctl/ms7200_ctl/_N44013
 CLMA_286_53/Y2                    td                    0.162       9.798 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.156       9.954         ms72xx_ctl/ms7200_ctl/_N44018
 CLMA_286_52/Y2                    td                    0.150      10.104 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.360      10.464         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_45/Y2                    td                    0.150      10.614 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.258      10.872         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_286_44/Y1                    td                    0.162      11.034 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.396      11.430         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_282_45/Y0                    td                    0.378      11.808 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.266      12.074         ms72xx_ctl/ms7200_ctl/N8
 CLMS_282_45/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  12.074         Logic Levels: 6  
                                                                                   Logic: 1.467ns(45.474%), Route: 1.759ns(54.526%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038     100.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     102.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     103.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     103.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     104.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     104.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     104.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     104.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     104.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     104.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.464     105.133         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.093     105.226 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.151     106.377         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.078     106.455 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     107.370         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     107.370 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     108.265         ntclkbufg_0      
 CLMS_282_45/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.564     108.829                          
 clock uncertainty                                      -0.150     108.679                          

 Setup time                                             -0.476     108.203                          

 Data required time                                                108.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.203                          
 Data arrival time                                                  12.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.129                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.265
  Launch Clock Delay      :  8.848
  Clock Pessimism Removal :  0.564

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.533       5.506         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.114       5.620 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.288       6.908         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.083       6.991 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       7.923         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.923 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.848         ntclkbufg_0      
 CLMA_290_56/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_56/Q0                    tco                   0.221       9.069 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.256       9.325         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_286_53/Y1                    td                    0.244       9.569 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.067       9.636         ms72xx_ctl/ms7200_ctl/_N44013
 CLMA_286_53/Y2                    td                    0.162       9.798 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.156       9.954         ms72xx_ctl/ms7200_ctl/_N44018
 CLMA_286_52/Y2                    td                    0.150      10.104 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.360      10.464         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_45/Y2                    td                    0.150      10.614 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.258      10.872         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_286_44/Y1                    td                    0.162      11.034 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.396      11.430         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_282_45/Y0                    td                    0.378      11.808 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.286      12.094         ms72xx_ctl/ms7200_ctl/N8
 CLMS_274_45/B4                                                            f       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.094         Logic Levels: 6  
                                                                                   Logic: 1.467ns(45.194%), Route: 1.779ns(54.806%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038     100.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     102.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     103.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     103.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     104.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     104.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     104.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     104.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     104.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     104.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.464     105.133         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.093     105.226 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.151     106.377         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.078     106.455 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     107.370         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     107.370 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     108.265         ntclkbufg_0      
 CLMS_274_45/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.564     108.829                          
 clock uncertainty                                      -0.150     108.679                          

 Setup time                                             -0.079     108.600                          

 Data required time                                                108.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.600                          
 Data arrival time                                                  12.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.506                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.848
  Launch Clock Delay      :  8.265
  Clock Pessimism Removal :  -0.564

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.464       5.133         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.093       5.226 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.151       6.377         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.078       6.455 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       7.370         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.370 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       8.265         ntclkbufg_0      
 CLMS_274_77/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_274_77/Q1                    tco                   0.184       8.449 r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.143       8.592         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_278_68/ADA0[6]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   8.592         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.269%), Route: 0.143ns(43.731%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.533       5.506         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.114       5.620 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.288       6.908         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.083       6.991 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       7.923         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.923 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.848         ntclkbufg_0      
 DRM_278_68/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.564       8.284                          
 clock uncertainty                                       0.000       8.284                          

 Hold time                                               0.166       8.450                          

 Data required time                                                  8.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.450                          
 Data arrival time                                                   8.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.848
  Launch Clock Delay      :  8.265
  Clock Pessimism Removal :  -0.564

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.464       5.133         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.093       5.226 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.151       6.377         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.078       6.455 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       7.370         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.370 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       8.265         ntclkbufg_0      
 CLMS_274_81/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMS_274_81/Q0                    tco                   0.182       8.447 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.204       8.651         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_278_68/ADA0[9]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   8.651         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.150%), Route: 0.204ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.533       5.506         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.114       5.620 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.288       6.908         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.083       6.991 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       7.923         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.923 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.848         ntclkbufg_0      
 DRM_278_68/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.564       8.284                          
 clock uncertainty                                       0.000       8.284                          

 Hold time                                               0.166       8.450                          

 Data required time                                                  8.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.450                          
 Data arrival time                                                   8.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.848
  Launch Clock Delay      :  8.265
  Clock Pessimism Removal :  -0.564

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.464       5.133         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.093       5.226 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.151       6.377         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.078       6.455 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       7.370         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.370 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       8.265         ntclkbufg_0      
 CLMS_274_77/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_274_77/Q2                    tco                   0.183       8.448 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.210       8.658         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_278_68/ADA0[7]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   8.658         Logic Levels: 0  
                                                                                   Logic: 0.183ns(46.565%), Route: 0.210ns(53.435%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.533       5.506         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.114       5.620 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.288       6.908         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.083       6.991 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       7.923         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.923 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.848         ntclkbufg_0      
 DRM_278_68/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.564       8.284                          
 clock uncertainty                                       0.000       8.284                          

 Hold time                                               0.166       8.450                          

 Data required time                                                  8.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.450                          
 Data arrival time                                                   8.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_33/Q3                    tco                   0.220       3.313 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.254       3.567         coms1_reg_config/clock_20k_cnt [4]
 CLMA_226_32/Y0                    td                    0.380       3.947 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.253       4.200         coms1_reg_config/_N944
 CLMA_226_36/Y3                    td                    0.222       4.422 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.257       4.679         coms1_reg_config/N8
                                   td                    0.368       5.047 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.047         coms1_reg_config/_N4831
 CLMS_222_33/COUT                  td                    0.044       5.091 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.091         coms1_reg_config/_N4833
                                   td                    0.044       5.135 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.135         coms1_reg_config/_N4835
 CLMS_222_37/COUT                  td                    0.044       5.179 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.179         coms1_reg_config/_N4837
 CLMS_222_41/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.179         Logic Levels: 4  
                                                                                   Logic: 1.322ns(63.375%), Route: 0.764ns(36.625%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMS_222_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.078                          
 clock uncertainty                                      -0.150      42.928                          

 Setup time                                             -0.132      42.796                          

 Data required time                                                 42.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.796                          
 Data arrival time                                                   5.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.617                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_33/Q3                    tco                   0.220       3.313 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.254       3.567         coms1_reg_config/clock_20k_cnt [4]
 CLMA_226_32/Y0                    td                    0.380       3.947 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.253       4.200         coms1_reg_config/_N944
 CLMA_226_36/Y3                    td                    0.222       4.422 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.257       4.679         coms1_reg_config/N8
                                   td                    0.368       5.047 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.047         coms1_reg_config/_N4831
 CLMS_222_33/COUT                  td                    0.044       5.091 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.091         coms1_reg_config/_N4833
                                   td                    0.044       5.135 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.135         coms1_reg_config/_N4835
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.135         Logic Levels: 3  
                                                                                   Logic: 1.278ns(62.586%), Route: 0.764ns(37.414%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.078                          
 clock uncertainty                                      -0.150      42.928                          

 Setup time                                             -0.128      42.800                          

 Data required time                                                 42.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.800                          
 Data arrival time                                                   5.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.665                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_33/Q3                    tco                   0.220       3.313 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.254       3.567         coms1_reg_config/clock_20k_cnt [4]
 CLMA_226_32/Y0                    td                    0.380       3.947 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.253       4.200         coms1_reg_config/_N944
 CLMA_226_36/Y3                    td                    0.222       4.422 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.257       4.679         coms1_reg_config/N8
                                   td                    0.368       5.047 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.047         coms1_reg_config/_N4831
 CLMS_222_33/COUT                  td                    0.044       5.091 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.091         coms1_reg_config/_N4833
 CLMS_222_37/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.091         Logic Levels: 3  
                                                                                   Logic: 1.234ns(61.762%), Route: 0.764ns(38.238%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.078                          
 clock uncertainty                                      -0.150      42.928                          

 Setup time                                             -0.132      42.796                          

 Data required time                                                 42.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.796                          
 Data arrival time                                                   5.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.705                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.886         ntclkbufg_3      
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_36/Q0                    tco                   0.182       3.068 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.060       3.128         coms1_reg_config/clock_20k_cnt [0]
 CLMA_226_36/A1                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.093       2.793                          

 Data required time                                                  2.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.793                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.886         ntclkbufg_3      
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_222_33/Q0                    tco                   0.182       3.068 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.128         coms1_reg_config/clock_20k_cnt [1]
 CLMS_222_33/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.093       2.793                          

 Data required time                                                  2.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.793                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.886         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_222_37/Q0                    tco                   0.182       3.068 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.128         coms1_reg_config/clock_20k_cnt [5]
 CLMS_222_37/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.093       2.793                          

 Data required time                                                  2.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.793                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  2.655
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096      21.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.624      22.655         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.221      22.876 f       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       1.481      24.357         nt_cmos2_reset   
 CLMS_222_33/RSCO                  td                    0.105      24.462 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      24.462         ntR724           
 CLMS_222_37/RSCO                  td                    0.105      24.567 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      24.567         ntR723           
 CLMS_222_41/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  24.567         Logic Levels: 2  
                                                                                   Logic: 0.431ns(22.542%), Route: 1.481ns(77.458%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMS_222_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.126      43.012                          
 clock uncertainty                                      -0.150      42.862                          

 Setup time                                             -0.214      42.648                          

 Data required time                                                 42.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.648                          
 Data arrival time                                                  24.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.081                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  2.655
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096      21.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.624      22.655         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.221      22.876 f       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       1.481      24.357         nt_cmos2_reset   
 CLMS_222_33/RSCO                  td                    0.105      24.462 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      24.462         ntR724           
 CLMS_222_37/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  24.462         Logic Levels: 1  
                                                                                   Logic: 0.326ns(18.041%), Route: 1.481ns(81.959%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.126      43.012                          
 clock uncertainty                                      -0.150      42.862                          

 Setup time                                             -0.214      42.648                          

 Data required time                                                 42.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.648                          
 Data arrival time                                                  24.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.186                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  2.655
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096      21.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.624      22.655         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.221      22.876 f       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       1.481      24.357         nt_cmos2_reset   
 CLMS_222_33/RSCO                  td                    0.105      24.462 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      24.462         ntR724           
 CLMS_222_37/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  24.462         Logic Levels: 1  
                                                                                   Logic: 0.326ns(18.041%), Route: 1.481ns(81.959%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMS_222_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.126      43.012                          
 clock uncertainty                                      -0.150      42.862                          

 Setup time                                             -0.214      42.648                          

 Data required time                                                 42.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.648                          
 Data arrival time                                                  24.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.186                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066      40.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.470      42.345         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.179      42.524 f       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       0.436      42.960         nt_cmos2_reset   
 CLMA_226_32/RSCO                  td                    0.085      43.045 r       coms2_reg_config/reg_conf_done_reg/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      43.045         ntR722           
 CLMA_226_36/RSCI                                                          r       coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  43.045         Logic Levels: 1  
                                                                                   Logic: 0.264ns(37.714%), Route: 0.436ns(62.286%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      40.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478      41.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083      41.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      42.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925      43.093         ntclkbufg_3      
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.126      42.967                          
 clock uncertainty                                       0.150      43.117                          

 Hold time                                              -0.146      42.971                          

 Data required time                                                 42.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.971                          
 Data arrival time                                                  43.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.074                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066      40.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.470      42.345         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.179      42.524 f       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       0.436      42.960         nt_cmos2_reset   
 CLMA_226_32/RSCO                  td                    0.085      43.045 r       coms2_reg_config/reg_conf_done_reg/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      43.045         ntR722           
 CLMA_226_36/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  43.045         Logic Levels: 1  
                                                                                   Logic: 0.264ns(37.714%), Route: 0.436ns(62.286%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      40.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478      41.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083      41.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      42.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925      43.093         ntclkbufg_3      
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.126      42.967                          
 clock uncertainty                                       0.150      43.117                          

 Hold time                                              -0.146      42.971                          

 Data required time                                                 42.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.971                          
 Data arrival time                                                  43.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.074                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066      40.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.470      42.345         nt_i_clk         
 CLMS_242_45/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMS_242_45/Q0                    tco                   0.182      42.527 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=28)       1.143      43.670         nt_cmos2_reset   
 CLMS_222_33/RS                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  43.670         Logic Levels: 0  
                                                                                   Logic: 0.182ns(13.736%), Route: 1.143ns(86.264%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      40.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478      41.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083      41.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      42.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925      43.093         ntclkbufg_3      
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.126      42.967                          
 clock uncertainty                                       0.150      43.117                          

 Hold time                                              -0.160      42.957                          

 Data required time                                                 42.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.957                          
 Data arrival time                                                  43.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.713                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      2.736       6.438         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMS_10_193/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   6.438         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.536%), Route: 2.736ns(92.464%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.373                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      2.665       6.367         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_18_180/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   6.367         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.722%), Route: 2.665ns(92.278%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_18_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.444                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      2.655       6.357         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMS_46_153/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.357         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.748%), Route: 2.655ns(92.252%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_46_153/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.454                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_50_193/Q0                    tco                   0.179       3.344 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.244       3.588         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMS_50_181/RSCO                  td                    0.085       3.673 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.673         ntR397           
 CLMS_50_185/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.673         Logic Levels: 1  
                                                                                   Logic: 0.264ns(51.969%), Route: 0.244ns(48.031%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_50_193/Q0                    tco                   0.179       3.344 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.244       3.588         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMS_50_181/RSCO                  td                    0.085       3.673 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.673         ntR397           
 CLMS_50_185/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.673         Logic Levels: 1  
                                                                                   Logic: 0.264ns(51.969%), Route: 0.244ns(48.031%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_50_193/Q0                    tco                   0.179       3.344 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.244       3.588         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMS_50_181/RSCO                  td                    0.085       3.673 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.673         ntR397           
 CLMS_50_185/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.673         Logic Levels: 1  
                                                                                   Logic: 0.264ns(51.969%), Route: 0.244ns(48.031%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK

 CLMS_166_161/Q0                   tco                   0.223       3.600 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=3)        0.073       3.673         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
 CLMS_166_161/Y2                   td                    0.379       4.052 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=38)       2.219       6.271         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 DRM_26_336/RSTB[0]                                                        f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.271         Logic Levels: 1  
                                                                                   Logic: 0.602ns(20.802%), Route: 2.292ns(79.198%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.005      10.021         hdmi3_clk        
 DRM_26_336/CLKB[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.173      10.194                          
 clock uncertainty                                      -0.050      10.144                          

 Recovery time                                          -0.064      10.080                          

 Data required time                                                 10.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.080                          
 Data arrival time                                                   6.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.809                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK

 CLMS_166_161/Q0                   tco                   0.223       3.600 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=3)        0.073       3.673         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
 CLMS_166_161/Y2                   td                    0.379       4.052 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=38)       1.537       5.589         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 CLMS_46_209/RS                                                            f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS

 Data arrival time                                                   5.589         Logic Levels: 1  
                                                                                   Logic: 0.602ns(27.215%), Route: 1.610ns(72.785%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       9.911         hdmi3_clk        
 CLMS_46_209/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.173      10.084                          
 clock uncertainty                                      -0.050      10.034                          

 Recovery time                                          -0.476       9.558                          

 Data required time                                                  9.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.558                          
 Data arrival time                                                   5.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.969                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK

 CLMS_166_161/Q0                   tco                   0.223       3.600 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=3)        0.073       3.673         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
 CLMS_166_161/Y2                   td                    0.379       4.052 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=38)       1.537       5.589         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 CLMS_46_209/RS                                                            f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                   5.589         Logic Levels: 1  
                                                                                   Logic: 0.602ns(27.215%), Route: 1.610ns(72.785%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       9.911         hdmi3_clk        
 CLMS_46_209/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.173      10.084                          
 clock uncertainty                                      -0.050      10.034                          

 Recovery time                                          -0.476       9.558                          

 Data required time                                                  9.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.558                          
 Data arrival time                                                   5.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.969                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RS
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK

 CLMS_166_161/Q2                   tco                   0.180       3.354 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=2)        0.059       3.413         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff
 CLMS_166_161/Y3                   td                    0.158       3.571 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=78)       0.219       3.790         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 CLMS_170_157/RS                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RS

 Data arrival time                                                   3.790         Logic Levels: 1  
                                                                                   Logic: 0.338ns(54.870%), Route: 0.278ns(45.130%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_170_157/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.187       3.006                          

 Data required time                                                  3.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.006                          
 Data arrival time                                                   3.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.784                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK

 CLMS_166_161/Q2                   tco                   0.180       3.354 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=2)        0.059       3.413         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff
 CLMS_166_161/Y3                   td                    0.158       3.571 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=78)       0.347       3.918         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 DRM_178_168/RSTA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.918         Logic Levels: 1  
                                                                                   Logic: 0.338ns(45.430%), Route: 0.406ns(54.570%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 DRM_178_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.785                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/CLK

 CLMS_166_161/Q2                   tco                   0.180       3.354 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=2)        0.059       3.413         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff
 CLMS_166_161/Y3                   td                    0.158       3.571 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=78)       0.366       3.937         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 DRM_178_148/RSTA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.937         Logic Levels: 1  
                                                                                   Logic: 0.338ns(44.299%), Route: 0.425ns(55.701%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 DRM_178_148/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.804                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[4]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.317
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      2.549       6.251         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_94_108/RSCO                  td                    0.105       6.356 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       6.356         ntR206           
 CLMA_94_112/RSCO                  td                    0.105       6.461 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.461         ntR205           
 CLMA_94_116/RSCO                  td                    0.105       6.566 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/cmd_rd_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.566         ntR204           
 CLMA_94_120/RSCO                  td                    0.105       6.671 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.671         ntR203           
 CLMA_94_124/RSCO                  td                    0.105       6.776 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.776         ntR202           
 CLMA_94_128/RSCO                  td                    0.105       6.881 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[18]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.881         ntR201           
 CLMA_94_132/RSCO                  td                    0.105       6.986 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[48]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.986         ntR200           
 CLMA_94_136/RSCO                  td                    0.105       7.091 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.091         ntR199           
 CLMA_94_140/RSCO                  td                    0.105       7.196 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.196         ntR198           
 CLMA_94_144/RSCO                  td                    0.105       7.301 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.301         ntR197           
 CLMA_94_148/RSCO                  td                    0.105       7.406 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[11]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.406         ntR196           
 CLMA_94_152/RSCO                  td                    0.105       7.511 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.511         ntR195           
 CLMA_94_156/RSCO                  td                    0.105       7.616 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.616         ntR194           
 CLMA_94_160/RSCO                  td                    0.105       7.721 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.721         ntR193           
 CLMA_94_164/RSCO                  td                    0.105       7.826 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.826         ntR192           
 CLMA_94_168/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[4]/opit_0_inv/RS

 Data arrival time                                                   7.826         Logic Levels: 15 
                                                                                   Logic: 1.798ns(41.362%), Route: 2.549ns(58.638%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      15.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      15.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.088      16.317         ntR1717          
 CLMA_94_168/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[4]/opit_0_inv/CLK
 clock pessimism                                         0.172      16.489                          
 clock uncertainty                                      -0.350      16.139                          

 Recovery time                                           0.000      16.139                          

 Data required time                                                 16.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.139                          
 Data arrival time                                                   7.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.313                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[6]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.317
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      2.549       6.251         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_94_108/RSCO                  td                    0.105       6.356 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       6.356         ntR206           
 CLMA_94_112/RSCO                  td                    0.105       6.461 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.461         ntR205           
 CLMA_94_116/RSCO                  td                    0.105       6.566 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/cmd_rd_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.566         ntR204           
 CLMA_94_120/RSCO                  td                    0.105       6.671 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.671         ntR203           
 CLMA_94_124/RSCO                  td                    0.105       6.776 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.776         ntR202           
 CLMA_94_128/RSCO                  td                    0.105       6.881 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[18]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.881         ntR201           
 CLMA_94_132/RSCO                  td                    0.105       6.986 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[48]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.986         ntR200           
 CLMA_94_136/RSCO                  td                    0.105       7.091 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.091         ntR199           
 CLMA_94_140/RSCO                  td                    0.105       7.196 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.196         ntR198           
 CLMA_94_144/RSCO                  td                    0.105       7.301 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.301         ntR197           
 CLMA_94_148/RSCO                  td                    0.105       7.406 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[11]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.406         ntR196           
 CLMA_94_152/RSCO                  td                    0.105       7.511 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.511         ntR195           
 CLMA_94_156/RSCO                  td                    0.105       7.616 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.616         ntR194           
 CLMA_94_160/RSCO                  td                    0.105       7.721 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.721         ntR193           
 CLMA_94_164/RSCO                  td                    0.105       7.826 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.826         ntR192           
 CLMA_94_168/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[6]/opit_0_inv/RS

 Data arrival time                                                   7.826         Logic Levels: 15 
                                                                                   Logic: 1.798ns(41.362%), Route: 2.549ns(58.638%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      15.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      15.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.088      16.317         ntR1717          
 CLMA_94_168/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[6]/opit_0_inv/CLK
 clock pessimism                                         0.172      16.489                          
 clock uncertainty                                      -0.350      16.139                          

 Recovery time                                           0.000      16.139                          

 Data required time                                                 16.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.139                          
 Data arrival time                                                   7.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.313                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    2.831  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.138
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_266_261/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_266_261/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=482)      2.545       6.247         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_74_128/RSCO                  td                    0.105       6.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.352         ntR71            
 CLMA_74_132/RSCO                  td                    0.105       6.457 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.457         ntR70            
 CLMA_74_136/RSCO                  td                    0.105       6.562 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.562         ntR69            
 CLMA_74_140/RSCO                  td                    0.105       6.667 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[40]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.667         ntR68            
 CLMA_74_144/RSCO                  td                    0.105       6.772 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.772         ntR67            
 CLMA_74_148/RSCO                  td                    0.105       6.877 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.877         ntR66            
 CLMA_74_152/RSCO                  td                    0.105       6.982 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.982         ntR65            
 CLMA_74_156/RSCO                  td                    0.105       7.087 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.087         ntR64            
 CLMA_74_160/RSCO                  td                    0.105       7.192 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_m/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.192         ntR63            
 CLMA_74_164/RSCO                  td                    0.105       7.297 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.297         ntR62            
 CLMA_74_168/RSCO                  td                    0.105       7.402 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.402         ntR61            
 CLMA_74_172/RSCO                  td                    0.105       7.507 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_ras_n[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.507         ntR60            
 CLMA_74_176/RSCO                  td                    0.105       7.612 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.612         ntR59            
 CLMA_74_180/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RS

 Data arrival time                                                   7.612         Logic Levels: 13 
                                                                                   Logic: 1.588ns(38.422%), Route: 2.545ns(61.578%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467      15.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093      15.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.909      16.138         ntR1717          
 CLMA_74_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.172      16.310                          
 clock uncertainty                                      -0.350      15.960                          

 Recovery time                                           0.000      15.960                          

 Data required time                                                 15.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.960                          
 Data arrival time                                                   7.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.348                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.509
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.182       3.347 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       1.065       4.412         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_21/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/RESET

 Data arrival time                                                   4.412         Logic Levels: 0  
                                                                                   Logic: 0.182ns(14.595%), Route: 1.065ns(85.405%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.886       7.509         ntR1717          
 IOL_7_21/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/SYSCLK
 clock pessimism                                        -0.183       7.326                          
 clock uncertainty                                       0.350       7.676                          

 Removal time                                           -0.138       7.538                          

 Data required time                                                  7.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.538                          
 Data arrival time                                                   4.412                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.126                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.509
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.182       3.347 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       1.065       4.412         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_22/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/RESET

 Data arrival time                                                   4.412         Logic Levels: 0  
                                                                                   Logic: 0.182ns(14.595%), Route: 1.065ns(85.405%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.886       7.509         ntR1717          
 IOL_7_22/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/SYSCLK
 clock pessimism                                        -0.183       7.326                          
 clock uncertainty                                       0.350       7.676                          

 Removal time                                           -0.138       7.538                          

 Data required time                                                  7.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.538                          
 Data arrival time                                                   4.412                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.126                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.420
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.182       3.347 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       0.994       4.341         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_25/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL/RESET

 Data arrival time                                                   4.341         Logic Levels: 0  
                                                                                   Logic: 0.182ns(15.476%), Route: 0.994ns(84.524%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.797       7.420         ntR1717          
 IOL_7_25/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL/SYSCLK
 clock pessimism                                        -0.183       7.237                          
 clock uncertainty                                       0.350       7.587                          

 Removal time                                           -0.138       7.449                          

 Data required time                                                  7.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.449                          
 Data arrival time                                                   4.341                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.108                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.956
  Launch Clock Delay      :  6.417
  Clock Pessimism Removal :  0.307

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_268/Y6CD                  td                    0.114       5.623 r       CLKROUTE_1/Z     
                                   net (fanout=294)      0.794       6.417         ntR1720          
 CLMA_46_192/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q1                    tco                   0.223       6.640 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      1.510       8.150         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_360/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RS

 Data arrival time                                                   8.150         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.868%), Route: 1.510ns(87.132%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.287      14.956         ntR1718          
 CLMA_30_360/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/CLK
 clock pessimism                                         0.307      15.263                          
 clock uncertainty                                      -0.350      14.913                          

 Recovery time                                          -0.476      14.437                          

 Data required time                                                 14.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.437                          
 Data arrival time                                                   8.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.287                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.956
  Launch Clock Delay      :  6.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.900       6.523         ntR1717          
 CLMS_18_169/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_18_169/Q0                    tco                   0.221       6.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.702       8.446         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_348/RST_TRAINING_N                                                 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   8.446         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.492%), Route: 1.702ns(88.508%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.287      14.956         ntR1718          
 DQSL_6_348/CLK_REGIONAL                                                   r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                         0.304      15.260                          
 clock uncertainty                                      -0.350      14.910                          

 Recovery time                                          -0.093      14.817                          

 Data required time                                                 14.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.817                          
 Data arrival time                                                   8.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.371                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.956
  Launch Clock Delay      :  6.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.900       6.523         ntR1717          
 CLMS_18_169/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_18_169/Q0                    tco                   0.221       6.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.397       8.141         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_304/RST_TRAINING_N                                                 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   8.141         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.659%), Route: 1.397ns(86.341%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.287      14.956         ntR1718          
 DQSL_6_304/CLK_REGIONAL                                                   r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                         0.304      15.260                          
 clock uncertainty                                      -0.350      14.910                          

 Recovery time                                          -0.093      14.817                          

 Data required time                                                 14.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.817                          
 Data arrival time                                                   8.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.676                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.597  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.063
  Launch Clock Delay      :  6.028
  Clock Pessimism Removal :  -0.438

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467       5.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093       5.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.799       6.028         ntR1717          
 CLMS_18_169/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_18_169/Q0                    tco                   0.182       6.210 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.633       6.843         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_100/RST_TRAINING_N                                                 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.843         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.331%), Route: 0.633ns(77.669%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.440       7.063         ntR1717          
 DQSL_6_100/CLK_REGIONAL                                                   r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.438       6.625                          
 clock uncertainty                                       0.200       6.825                          

 Removal time                                           -0.007       6.818                          

 Data required time                                                  6.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.818                          
 Data arrival time                                                   6.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.025                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.716
  Launch Clock Delay      :  6.028
  Clock Pessimism Removal :  -0.419

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467       5.136         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.093       5.229 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     0.799       6.028         ntR1717          
 CLMS_18_169/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_18_169/Q0                    tco                   0.182       6.210 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.344       6.554         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_152/RST_TRAINING_N                                                 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.554         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.601%), Route: 0.344ns(65.399%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.093       6.716         ntR1717          
 DQSL_6_152/CLK_REGIONAL                                                   r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.419       6.297                          
 clock uncertainty                                       0.200       6.497                          

 Removal time                                           -0.007       6.490                          

 Data required time                                                  6.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.490                          
 Data arrival time                                                   6.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.064                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.548  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.811
  Launch Clock Delay      :  5.907
  Clock Pessimism Removal :  -0.356

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.467       5.136         ntR1718          
 CLMA_30_268/Y6CD                  td                    0.093       5.229 r       CLKROUTE_1/Z     
                                   net (fanout=294)      0.678       5.907         ntR1720          
 CLMA_46_192/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q1                    tco                   0.184       6.091 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      0.550       6.641         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_42_125/RSCO                  td                    0.092       6.733 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.733         ntR575           
 CLMS_42_129/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.733         Logic Levels: 1  
                                                                                   Logic: 0.276ns(33.414%), Route: 0.550ns(66.586%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.536       5.509         ntR1718          
 CLMA_30_269/Y6CD                  td                    0.114       5.623 r       CLKROUTE_0/Z     
                                   net (fanout=2879)     1.188       6.811         ntR1717          
 CLMS_42_129/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.356       6.455                          
 clock uncertainty                                       0.200       6.655                          

 Removal time                                            0.000       6.655                          

 Data required time                                                  6.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.655                          
 Data arrival time                                                   6.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.078                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.453
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_150_160/Y2                   tco                   0.289       3.989 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.076       4.065         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMS_150_161/Y0                   td                    0.380       4.445 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       2.001       6.446         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_54_24/RSTA[0]                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.446         Logic Levels: 1  
                                                                                   Logic: 0.669ns(24.363%), Route: 2.077ns(75.637%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.919      27.253         ntclkbufg_1      
 DRM_54_24/CLKA[0]                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.241      27.494                          
 clock uncertainty                                      -0.250      27.244                          

 Recovery time                                          -0.088      27.156                          

 Data required time                                                 27.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.156                          
 Data arrival time                                                   6.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.710                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_150_160/Y2                   tco                   0.289       3.989 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.076       4.065         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMS_150_161/Y0                   td                    0.380       4.445 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       1.906       6.351         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_82_336/RSTA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.351         Logic Levels: 1  
                                                                                   Logic: 0.669ns(25.236%), Route: 1.982ns(74.764%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.005      27.339         ntclkbufg_1      
 DRM_82_336/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.088      27.242                          

 Data required time                                                 27.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.242                          
 Data arrival time                                                   6.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.891                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_150_160/Y2                   tco                   0.289       3.989 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.076       4.065         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMS_150_161/Y0                   td                    0.380       4.445 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       1.897       6.342         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_82_316/RSTA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.342         Logic Levels: 1  
                                                                                   Logic: 0.669ns(25.322%), Route: 1.973ns(74.678%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.005      27.339         ntclkbufg_1      
 DRM_82_316/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.088      27.242                          

 Data required time                                                 27.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.242                          
 Data arrival time                                                   6.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.900                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_150_160/Q2                   tco                   0.180       3.609 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.062       3.671         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMS_150_161/Y0                   td                    0.130       3.801 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       0.323       4.124         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 CLMA_130_164/RSCO                 td                    0.085       4.209 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.209         ntR315           
 CLMA_130_168/RSCI                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.209         Logic Levels: 2  
                                                                                   Logic: 0.395ns(50.641%), Route: 0.385ns(49.359%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_130_168/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                            0.000       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   4.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_150_160/Q2                   tco                   0.180       3.609 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.062       3.671         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMS_150_161/Y0                   td                    0.130       3.801 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       0.323       4.124         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 CLMA_130_164/RSCO                 td                    0.085       4.209 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.209         ntR315           
 CLMA_130_168/RSCI                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.209         Logic Levels: 2  
                                                                                   Logic: 0.395ns(50.641%), Route: 0.385ns(49.359%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_130_168/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                            0.000       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   4.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMA_150_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_150_160/Q2                   tco                   0.180       3.609 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.062       3.671         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMS_150_161/Y0                   td                    0.130       3.801 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=82)       0.348       4.149         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 CLMA_166_168/RSCO                 td                    0.085       4.234 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.234         ntR681           
 CLMA_166_172/RSCI                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.234         Logic Levels: 2  
                                                                                   Logic: 0.395ns(49.068%), Route: 0.410ns(50.932%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_166_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.241       3.459                          
 clock uncertainty                                       0.200       3.659                          

 Removal time                                            0.000       3.659                          

 Data required time                                                  3.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.659                          
 Data arrival time                                                   4.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.575                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_resetn/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.265
  Launch Clock Delay      :  8.848
  Clock Pessimism Removal :  0.564

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.533       5.506         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.114       5.620 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.288       6.908         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.083       6.991 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       7.923         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.923 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.848         ntclkbufg_0      
 CLMS_262_101/CLK                                                          r       hdmi_resetn/opit_0_inv/CLK

 CLMS_262_101/Q0                   tco                   0.221       9.069 f       hdmi_resetn/opit_0_inv/Q
                                   net (fanout=2)        0.701       9.770         nt_o_hdmi3_rstn  
 CLMA_274_72/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   9.770         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.970%), Route: 0.701ns(76.030%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038     100.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     102.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     103.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     103.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     104.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     104.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     104.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     104.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     104.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     104.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.464     105.133         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.093     105.226 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.151     106.377         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.078     106.455 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     107.370         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     107.370 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     108.265         ntclkbufg_0      
 CLMA_274_72/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.564     108.829                          
 clock uncertainty                                      -0.150     108.679                          

 Recovery time                                          -0.476     108.203                          

 Data required time                                                108.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.203                          
 Data arrival time                                                   9.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.433                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_resetn/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.848
  Launch Clock Delay      :  8.265
  Clock Pessimism Removal :  -0.564

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.464       5.133         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.093       5.226 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.151       6.377         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.078       6.455 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       7.370         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.370 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       8.265         ntclkbufg_0      
 CLMS_262_101/CLK                                                          r       hdmi_resetn/opit_0_inv/CLK

 CLMS_262_101/Q0                   tco                   0.182       8.447 r       hdmi_resetn/opit_0_inv/Q
                                   net (fanout=2)        0.516       8.963         nt_o_hdmi3_rstn  
 CLMA_274_72/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   8.963         Logic Levels: 0  
                                                                                   Logic: 0.182ns(26.074%), Route: 0.516ns(73.926%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.533       5.506         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.114       5.620 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.288       6.908         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.083       6.991 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       7.923         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.923 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.848         ntclkbufg_0      
 CLMA_274_72/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.564       8.284                          
 clock uncertainty                                       0.000       8.284                          

 Removal time                                           -0.187       8.097                          

 Data required time                                                  8.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.097                          
 Data arrival time                                                   8.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.866                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : o_led[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.533       5.506         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.114       5.620 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.288       6.908         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.083       6.991 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       7.923         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.923 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.848         ntclkbufg_0      
 CLMA_286_52/CLK                                                           r       ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/CLK

 CLMA_286_52/Q0                    tco                   0.221       9.069 f       ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        3.597      12.666         nt_o_led[1]      
 IOL_19_373/DO                     td                    0.106      12.772 f       o_led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      12.772         o_led_obuf[1]/ntO
 IOBS_TB_17_376/PAD                td                    3.238      16.010 f       o_led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.107      16.117         o_led[1]         
 A2                                                                        f       o_led[1] (port)  

 Data arrival time                                                  16.117         Logic Levels: 2  
                                                                                   Logic: 3.565ns(49.044%), Route: 3.704ns(50.956%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : o_led[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.533       5.506         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.114       5.620 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.288       6.908         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.083       6.991 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       7.923         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.923 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.848         ntclkbufg_0      
 CLMS_274_85/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMS_274_85/Q0                    tco                   0.221       9.069 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        3.519      12.588         nt_o_led[0]      
 IOL_19_374/DO                     td                    0.106      12.694 f       o_led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000      12.694         o_led_obuf[0]/ntO
 IOBD_16_376/PAD                   td                    3.238      15.932 f       o_led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109      16.041         o_led[0]         
 B2                                                                        f       o_led[0] (port)  

 Data arrival time                                                  16.041         Logic Levels: 2  
                                                                                   Logic: 3.565ns(49.562%), Route: 3.628ns(50.438%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/state_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : io_hdmi3_sda (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=15)       0.533       5.506         ntR1718          
 CLMS_14_317/Y6CD                  td                    0.114       5.620 r       CLKROUTE_2/Z     
                                   net (fanout=14)       1.288       6.908         ntR1719          
 PLL_158_303/CLK_OUT0              td                    0.083       6.991 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       7.923         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.923 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.848         ntclkbufg_0      
 CLMA_286_77/CLK                                                           r       ms72xx_ctl/iic_dri_tx/state_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_77/Q1                    tco                   0.223       9.071 f       ms72xx_ctl/iic_dri_tx/state_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.357       9.428         ms72xx_ctl/iic_dri_tx/state_reg [4]
 CLMS_290_73/Y1                    td                    0.244       9.672 f       ms72xx_ctl/iic_dri_tx/N80_0/gateop_perm/Z
                                   net (fanout=1)        0.690      10.362         ms72xx_ctl/iic_dri_tx/N80_rnmt
 IOL_327_45/TO                     td                    0.106      10.468 f       ms72xx_ctl.iic_tx_sda_tri/opit_1/T
                                   net (fanout=1)        0.000      10.468         ms72xx_ctl.iic_tx_sda_tri/ntT
 IOBS_LR_328_44/PAD                tse                   3.197      13.665 f       ms72xx_ctl.iic_tx_sda_tri/opit_0/IO
                                   net (fanout=1)        0.058      13.723         nt_io_hdmi3_sda  
 P18                                                                       f       io_hdmi3_sda (port)

 Data arrival time                                                  13.723         Logic Levels: 3  
                                                                                   Logic: 3.770ns(77.333%), Route: 1.105ns(22.667%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[19] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[19]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V15                                                     0.000       0.000 r       i_hdmi1_data[19] (port)
                                   net (fanout=1)        0.060       0.060         i_hdmi1_data[19] 
 IOBR_TB_288_0/DIN                 td                    0.735       0.795 r       i_hdmi1_data_ibuf[19]/opit_0/O
                                   net (fanout=1)        0.000       0.795         i_hdmi1_data_ibuf[19]/ntD
 IOL_291_5/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[19]/opit_0_IQ/I

 Data arrival time                                                   0.795         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.453%), Route: 0.060ns(7.547%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[10] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W18                                                     0.000       0.000 r       i_hdmi1_data[10] (port)
                                   net (fanout=1)        0.065       0.065         i_hdmi1_data[10] 
 IOBS_TB_316_0/DIN                 td                    0.735       0.800 r       i_hdmi1_data_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       0.800         i_hdmi1_data_ibuf[10]/ntD
 IOL_319_5/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0_IQ/I

 Data arrival time                                                   0.800         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.875%), Route: 0.065ns(8.125%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[22] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W14                                                     0.000       0.000 r       i_hdmi1_data[22] (port)
                                   net (fanout=1)        0.067       0.067         i_hdmi1_data[22] 
 IOBD_197_0/DIN                    td                    0.735       0.802 r       i_hdmi1_data_ibuf[22]/opit_0/O
                                   net (fanout=1)        0.000       0.802         i_hdmi1_data_ibuf[22]/ntD
 IOL_199_6/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0_IQ/I

 Data arrival time                                                   0.802         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.646%), Route: 0.067ns(8.354%)
====================================================================================================

{System_Clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_266_261/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_266_261/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_266_261/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
====================================================================================================

{pixel_clock1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.155       3.368           1.213           Low Pulse Width   IOL_215_5/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[3]/opit_0_IQ/SYSCLK
 2.155       3.368           1.213           Low Pulse Width   IOL_215_6/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[4]/opit_0_IQ/SYSCLK
 2.155       3.368           1.213           Low Pulse Width   IOL_203_5/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[5]/opit_0_IQ/SYSCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_180/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_94_161/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_94_161/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_94_149/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_150_57/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_150_57/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_150_57/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           High Pulse Width  DRM_178_68/CLKA[0]      Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_178_68/CLKA[0]      Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.182      11.900          0.718           High Pulse Width  DRM_178_128/CLKA[0]     Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_44/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.504      20.000          0.496           Low Pulse Width   CLMS_222_33/CLK         coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.504      20.000          0.496           High Pulse Width  CLMS_222_33/CLK         coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.504      20.000          0.496           High Pulse Width  CLMS_222_33/CLK         coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                              
+------------------------------------------------------------------------------------------------------+
| Input      | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/place_route/DDR_HDMI_Loop_Demo_pnr.adf       
| Output     | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/report_timing/DDR_HDMI_Loop_Demo_rtp.adf     
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/report_timing/DDR_HDMI_Loop_Demo.rtr         
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/report_timing/rtr.db                         
+------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,028 MB
Total CPU time to report_timing completion : 0h:0m:15s
Process Total CPU time to report_timing completion : 0h:0m:18s
Total real time to report_timing completion : 0h:0m:17s
