// Auto-generated by OpenLane
module top(
`ifdef USE_POWER_PINS
  inout vccd1,
  inout vssd1,
`endif
  input i_clk,
  input i_reset,
  input i_uartRx,
  output o_uartTx
);
endmodule
