$date
	Mon Sep 01 14:36:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 4 ! Y [3:0] $end
$var reg 2 " A [1:0] $end
$var reg 1 # EN $end
$scope module newDEC $end
$var wire 2 $ a [1:0] $end
$var wire 1 % en $end
$var wire 4 & y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
b0 $
0#
b0 "
b0 !
$end
#5
b1 !
b1 &
1#
1%
#10
b10 !
b10 &
b1 "
b1 $
#15
b100 !
b100 &
b10 "
b10 $
#20
b1000 !
b1000 &
b11 "
b11 $
#25
b0 !
b0 &
b10 "
b10 $
0#
0%
#30
