{
  "module_name": "tonga_smumgr.c",
  "hash_id": "a1ad2e8af263215acb61853caf9522c742b82f6e92e367003ee4be21abdd2ddc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/smumgr/tonga_smumgr.c",
  "human_readable_source": " \n#include \"pp_debug.h\"\n#include <linux/types.h>\n#include <linux/kernel.h>\n#include <linux/pci.h>\n#include <linux/slab.h>\n#include <linux/gfp.h>\n\n#include \"smumgr.h\"\n#include \"tonga_smumgr.h\"\n#include \"smu_ucode_xfer_vi.h\"\n#include \"tonga_ppsmc.h\"\n#include \"smu/smu_7_1_2_d.h\"\n#include \"smu/smu_7_1_2_sh_mask.h\"\n#include \"cgs_common.h\"\n#include \"smu7_smumgr.h\"\n\n#include \"smu7_dyn_defaults.h\"\n\n#include \"smu7_hwmgr.h\"\n#include \"hardwaremanager.h\"\n#include \"ppatomctrl.h\"\n\n#include \"atombios.h\"\n\n#include \"pppcielanes.h\"\n#include \"pp_endian.h\"\n\n#include \"gmc/gmc_8_1_d.h\"\n#include \"gmc/gmc_8_1_sh_mask.h\"\n\n#include \"bif/bif_5_0_d.h\"\n#include \"bif/bif_5_0_sh_mask.h\"\n\n#include \"dce/dce_10_0_d.h\"\n#include \"dce/dce_10_0_sh_mask.h\"\n\n#define POWERTUNE_DEFAULT_SET_MAX    1\n#define MC_CG_ARB_FREQ_F1           0x0b\n#define VDDC_VDDCI_DELTA            200\n\n\nstatic const struct tonga_pt_defaults tonga_power_tune_data_set_array[POWERTUNE_DEFAULT_SET_MAX] = {\n \n\t{1,               0xF,             0xFD,                0x19,\n\t 5,               45,                 0,              0xB0000,\n\t {0x79, 0x253, 0x25D, 0xAE, 0x72, 0x80, 0x83, 0x86, 0x6F, 0xC8,\n\t\t0xC9, 0xC9, 0x2F, 0x4D, 0x61},\n\t {0x17C, 0x172, 0x180, 0x1BC, 0x1B3, 0x1BD, 0x206, 0x200, 0x203,\n\t\t0x25D, 0x25A, 0x255, 0x2C3, 0x2C5, 0x2B4}\n\t},\n};\n\n \nstatic const uint16_t tonga_clock_stretcher_lookup_table[2][4] = {\n\t{600, 1050, 3, 0},\n\t{600, 1050, 6, 1}\n};\n\n \nstatic const uint32_t tonga_clock_stretcher_ddt_table[2][4][4] = {\n\t{ {265, 529, 120, 128}, {325, 650, 96, 119}, {430, 860, 32, 95}, {0, 0, 0, 31} },\n\t{ {275, 550, 104, 112}, {319, 638, 96, 103}, {360, 720, 64, 95}, {384, 768, 32, 63} }\n};\n\n \nstatic const uint8_t tonga_clock_stretch_amount_conversion[2][6] = {\n\t{0, 1, 3, 2, 4, 5},\n\t{0, 2, 4, 5, 6, 5}\n};\n\nstatic int tonga_start_in_protection_mode(struct pp_hwmgr *hwmgr)\n{\n\tint result;\n\n\t \n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\tSMC_SYSCON_RESET_CNTL, rst_reg, 1);\n\n\tresult = smu7_upload_smu_firmware_image(hwmgr);\n\tif (result)\n\t\treturn result;\n\n\t \n\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\tixSMU_STATUS, 0);\n\n\t \n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\tSMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0);\n\n\t \n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\tSMC_SYSCON_RESET_CNTL, rst_reg, 0);\n\n\t \n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\tSMU_INPUT_DATA, AUTO_START, 1);\n\n\t \n\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\tixFIRMWARE_FLAGS, 0);\n\n\tPHM_WAIT_VFPF_INDIRECT_FIELD(hwmgr, SMC_IND,\n\t\tRCU_UC_EVENTS, INTERRUPTS_ENABLED, 1);\n\n\t \n\tsmu7_send_msg_to_smc_offset(hwmgr);\n\n\t \n\tPHM_WAIT_VFPF_INDIRECT_FIELD_UNEQUAL(hwmgr, SMC_IND,\n\t\tSMU_STATUS, SMU_DONE, 0);\n\n\t \n\tif (1 != PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device,\n\t\t\t\tCGS_IND_REG__SMC, SMU_STATUS, SMU_PASS)) {\n\t\tpr_err(\"SMU Firmware start failed\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tPHM_WAIT_VFPF_INDIRECT_FIELD(hwmgr, SMC_IND,\n\t\tFIRMWARE_FLAGS, INTERRUPTS_ENABLED, 1);\n\n\treturn 0;\n}\n\nstatic int tonga_start_in_non_protection_mode(struct pp_hwmgr *hwmgr)\n{\n\tint result = 0;\n\n\t \n\tPHM_WAIT_VFPF_INDIRECT_FIELD_UNEQUAL(hwmgr, SMC_IND,\n\t\tRCU_UC_EVENTS, boot_seq_done, 0);\n\n\t \n\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\tixFIRMWARE_FLAGS, 0);\n\n\n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\tSMC_SYSCON_RESET_CNTL, rst_reg, 1);\n\n\tresult = smu7_upload_smu_firmware_image(hwmgr);\n\n\tif (result != 0)\n\t\treturn result;\n\n\t \n\tsmu7_program_jump_on_start(hwmgr);\n\n\n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\tSMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0);\n\n\t \n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\tSMC_SYSCON_RESET_CNTL, rst_reg, 0);\n\n\t \n\tPHM_WAIT_VFPF_INDIRECT_FIELD(hwmgr, SMC_IND,\n\t\tFIRMWARE_FLAGS, INTERRUPTS_ENABLED, 1);\n\n\treturn result;\n}\n\nstatic int tonga_start_smu(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *priv = hwmgr->smu_backend;\n\tint result;\n\n\t \n\tif (!smu7_is_smc_ram_running(hwmgr) && hwmgr->not_vf) {\n\t\t \n\t\tif (0 == PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\t\t\tSMU_FIRMWARE, SMU_MODE)) {\n\t\t\tresult = tonga_start_in_non_protection_mode(hwmgr);\n\t\t\tif (result)\n\t\t\t\treturn result;\n\t\t} else {\n\t\t\tresult = tonga_start_in_protection_mode(hwmgr);\n\t\t\tif (result)\n\t\t\t\treturn result;\n\t\t}\n\t}\n\n\t \n\tsmu7_read_smc_sram_dword(hwmgr,\n\t\t\tSMU72_FIRMWARE_HEADER_LOCATION +\n\t\t\toffsetof(SMU72_Firmware_Header, SoftRegisters),\n\t\t\t&(priv->smu7_data.soft_regs_start), 0x40000);\n\n\tresult = smu7_request_smu_load_fw(hwmgr);\n\n\treturn result;\n}\n\nstatic int tonga_smu_init(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *tonga_priv;\n\n\ttonga_priv = kzalloc(sizeof(struct tonga_smumgr), GFP_KERNEL);\n\tif (tonga_priv == NULL)\n\t\treturn -ENOMEM;\n\n\thwmgr->smu_backend = tonga_priv;\n\n\tif (smu7_init(hwmgr)) {\n\t\tkfree(tonga_priv);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\n\nstatic int tonga_get_dependency_volt_by_clk(struct pp_hwmgr *hwmgr,\n\tphm_ppt_v1_clock_voltage_dependency_table *allowed_clock_voltage_table,\n\tuint32_t clock, SMU_VoltageLevel *voltage, uint32_t *mvdd)\n{\n\tuint32_t i = 0;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *pptable_info =\n\t\t\t   (struct phm_ppt_v1_information *)(hwmgr->pptable);\n\n\t \n\tif (allowed_clock_voltage_table->count == 0)\n\t\treturn -EINVAL;\n\n\tfor (i = 0; i < allowed_clock_voltage_table->count; i++) {\n\t\t \n\t\tif (allowed_clock_voltage_table->entries[i].clk >= clock) {\n\t\t\tvoltage->VddGfx = phm_get_voltage_index(\n\t\t\t\t\tpptable_info->vddgfx_lookup_table,\n\t\t\t\tallowed_clock_voltage_table->entries[i].vddgfx);\n\t\t\tvoltage->Vddc = phm_get_voltage_index(\n\t\t\t\t\t\tpptable_info->vddc_lookup_table,\n\t\t\t\t  allowed_clock_voltage_table->entries[i].vddc);\n\n\t\t\tif (allowed_clock_voltage_table->entries[i].vddci)\n\t\t\t\tvoltage->Vddci =\n\t\t\t\t\tphm_get_voltage_id(&data->vddci_voltage_table, allowed_clock_voltage_table->entries[i].vddci);\n\t\t\telse\n\t\t\t\tvoltage->Vddci =\n\t\t\t\t\tphm_get_voltage_id(&data->vddci_voltage_table,\n\t\t\t\t\t\tallowed_clock_voltage_table->entries[i].vddc - VDDC_VDDCI_DELTA);\n\n\n\t\t\tif (allowed_clock_voltage_table->entries[i].mvdd)\n\t\t\t\t*mvdd = (uint32_t) allowed_clock_voltage_table->entries[i].mvdd;\n\n\t\t\tvoltage->Phases = 1;\n\t\t\treturn 0;\n\t\t}\n\t}\n\n\t \n\tvoltage->VddGfx = phm_get_voltage_index(pptable_info->vddgfx_lookup_table,\n\t\tallowed_clock_voltage_table->entries[i-1].vddgfx);\n\tvoltage->Vddc = phm_get_voltage_index(pptable_info->vddc_lookup_table,\n\t\tallowed_clock_voltage_table->entries[i-1].vddc);\n\n\tif (allowed_clock_voltage_table->entries[i-1].vddci)\n\t\tvoltage->Vddci = phm_get_voltage_id(&data->vddci_voltage_table,\n\t\t\tallowed_clock_voltage_table->entries[i-1].vddci);\n\n\tif (allowed_clock_voltage_table->entries[i-1].mvdd)\n\t\t*mvdd = (uint32_t) allowed_clock_voltage_table->entries[i-1].mvdd;\n\n\treturn 0;\n}\n\nstatic int tonga_populate_smc_vddc_table(struct pp_hwmgr *hwmgr,\n\t\t\tSMU72_Discrete_DpmTable *table)\n{\n\tunsigned int count;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\n\tif (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data->voltage_control) {\n\t\ttable->VddcLevelCount = data->vddc_voltage_table.count;\n\t\tfor (count = 0; count < table->VddcLevelCount; count++) {\n\t\t\ttable->VddcTable[count] =\n\t\t\t\tPP_HOST_TO_SMC_US(data->vddc_voltage_table.entries[count].value * VOLTAGE_SCALE);\n\t\t}\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->VddcLevelCount);\n\t}\n\treturn 0;\n}\n\nstatic int tonga_populate_smc_vdd_gfx_table(struct pp_hwmgr *hwmgr,\n\t\t\tSMU72_Discrete_DpmTable *table)\n{\n\tunsigned int count;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\n\tif (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data->vdd_gfx_control) {\n\t\ttable->VddGfxLevelCount = data->vddgfx_voltage_table.count;\n\t\tfor (count = 0; count < data->vddgfx_voltage_table.count; count++) {\n\t\t\ttable->VddGfxTable[count] =\n\t\t\t\tPP_HOST_TO_SMC_US(data->vddgfx_voltage_table.entries[count].value * VOLTAGE_SCALE);\n\t\t}\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->VddGfxLevelCount);\n\t}\n\treturn 0;\n}\n\nstatic int tonga_populate_smc_vdd_ci_table(struct pp_hwmgr *hwmgr,\n\t\t\tSMU72_Discrete_DpmTable *table)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tuint32_t count;\n\n\ttable->VddciLevelCount = data->vddci_voltage_table.count;\n\tfor (count = 0; count < table->VddciLevelCount; count++) {\n\t\tif (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data->vddci_control) {\n\t\t\ttable->VddciTable[count] =\n\t\t\t\tPP_HOST_TO_SMC_US(data->vddci_voltage_table.entries[count].value * VOLTAGE_SCALE);\n\t\t} else if (SMU7_VOLTAGE_CONTROL_BY_GPIO == data->vddci_control) {\n\t\t\ttable->SmioTable1.Pattern[count].Voltage =\n\t\t\t\tPP_HOST_TO_SMC_US(data->vddci_voltage_table.entries[count].value * VOLTAGE_SCALE);\n\t\t\t \n\t\t\ttable->SmioTable1.Pattern[count].Smio =\n\t\t\t\t(uint8_t) count;\n\t\t\ttable->Smio[count] |=\n\t\t\t\tdata->vddci_voltage_table.entries[count].smio_low;\n\t\t\ttable->VddciTable[count] =\n\t\t\t\tPP_HOST_TO_SMC_US(data->vddci_voltage_table.entries[count].value * VOLTAGE_SCALE);\n\t\t}\n\t}\n\n\ttable->SmioMask1 = data->vddci_voltage_table.mask_low;\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->VddciLevelCount);\n\n\treturn 0;\n}\n\nstatic int tonga_populate_smc_mvdd_table(struct pp_hwmgr *hwmgr,\n\t\t\tSMU72_Discrete_DpmTable *table)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tuint32_t count;\n\n\tif (SMU7_VOLTAGE_CONTROL_BY_GPIO == data->mvdd_control) {\n\t\ttable->MvddLevelCount = data->mvdd_voltage_table.count;\n\t\tfor (count = 0; count < table->MvddLevelCount; count++) {\n\t\t\ttable->SmioTable2.Pattern[count].Voltage =\n\t\t\t\tPP_HOST_TO_SMC_US(data->mvdd_voltage_table.entries[count].value * VOLTAGE_SCALE);\n\t\t\t \n\t\t\ttable->SmioTable2.Pattern[count].Smio =\n\t\t\t\t(uint8_t) count;\n\t\t\ttable->Smio[count] |=\n\t\t\t\tdata->mvdd_voltage_table.entries[count].smio_low;\n\t\t}\n\t\ttable->SmioMask2 = data->mvdd_voltage_table.mask_low;\n\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->MvddLevelCount);\n\t}\n\n\treturn 0;\n}\n\nstatic int tonga_populate_cac_tables(struct pp_hwmgr *hwmgr,\n\t\t\tSMU72_Discrete_DpmTable *table)\n{\n\tuint32_t count;\n\tuint8_t index = 0;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *pptable_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct phm_ppt_v1_voltage_lookup_table *vddgfx_lookup_table =\n\t\t\t\t\t   pptable_info->vddgfx_lookup_table;\n\tstruct phm_ppt_v1_voltage_lookup_table *vddc_lookup_table =\n\t\t\t\t\t\tpptable_info->vddc_lookup_table;\n\n\t \n\tuint32_t vddc_level_count = PP_SMC_TO_HOST_UL(table->VddcLevelCount);\n\tuint32_t vddgfx_level_count = PP_SMC_TO_HOST_UL(table->VddGfxLevelCount);\n\n\tfor (count = 0; count < vddc_level_count; count++) {\n\t\t \n\t\tindex = phm_get_voltage_index(vddc_lookup_table,\n\t\t\tdata->vddc_voltage_table.entries[count].value);\n\t\ttable->BapmVddcVidLoSidd[count] =\n\t\t\tconvert_to_vid(vddc_lookup_table->entries[index].us_cac_low);\n\t\ttable->BapmVddcVidHiSidd[count] =\n\t\t\tconvert_to_vid(vddc_lookup_table->entries[index].us_cac_mid);\n\t\ttable->BapmVddcVidHiSidd2[count] =\n\t\t\tconvert_to_vid(vddc_lookup_table->entries[index].us_cac_high);\n\t}\n\n\tif (data->vdd_gfx_control == SMU7_VOLTAGE_CONTROL_BY_SVID2) {\n\t\t \n\t\tfor (count = 0; count < vddgfx_level_count; count++) {\n\t\t\tindex = phm_get_voltage_index(vddgfx_lookup_table,\n\t\t\t\tconvert_to_vid(vddgfx_lookup_table->entries[index].us_cac_mid));\n\t\t\ttable->BapmVddGfxVidHiSidd2[count] =\n\t\t\t\tconvert_to_vid(vddgfx_lookup_table->entries[index].us_cac_high);\n\t\t}\n\t} else {\n\t\tfor (count = 0; count < vddc_level_count; count++) {\n\t\t\tindex = phm_get_voltage_index(vddc_lookup_table,\n\t\t\t\tdata->vddc_voltage_table.entries[count].value);\n\t\t\ttable->BapmVddGfxVidLoSidd[count] =\n\t\t\t\tconvert_to_vid(vddc_lookup_table->entries[index].us_cac_low);\n\t\t\ttable->BapmVddGfxVidHiSidd[count] =\n\t\t\t\tconvert_to_vid(vddc_lookup_table->entries[index].us_cac_mid);\n\t\t\ttable->BapmVddGfxVidHiSidd2[count] =\n\t\t\t\tconvert_to_vid(vddc_lookup_table->entries[index].us_cac_high);\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int tonga_populate_smc_voltage_tables(struct pp_hwmgr *hwmgr,\n\tSMU72_Discrete_DpmTable *table)\n{\n\tint result;\n\n\tresult = tonga_populate_smc_vddc_table(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"can not populate VDDC voltage table to SMC\",\n\t\t\treturn -EINVAL);\n\n\tresult = tonga_populate_smc_vdd_ci_table(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"can not populate VDDCI voltage table to SMC\",\n\t\t\treturn -EINVAL);\n\n\tresult = tonga_populate_smc_vdd_gfx_table(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"can not populate VDDGFX voltage table to SMC\",\n\t\t\treturn -EINVAL);\n\n\tresult = tonga_populate_smc_mvdd_table(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"can not populate MVDD voltage table to SMC\",\n\t\t\treturn -EINVAL);\n\n\tresult = tonga_populate_cac_tables(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"can not populate CAC voltage tables to SMC\",\n\t\t\treturn -EINVAL);\n\n\treturn 0;\n}\n\nstatic int tonga_populate_ulv_level(struct pp_hwmgr *hwmgr,\n\t\tstruct SMU72_Discrete_Ulv *state)\n{\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\n\tstate->CcPwrDynRm = 0;\n\tstate->CcPwrDynRm1 = 0;\n\n\tstate->VddcOffset = (uint16_t) table_info->us_ulv_voltage_offset;\n\tstate->VddcOffsetVid = (uint8_t)(table_info->us_ulv_voltage_offset *\n\t\t\tVOLTAGE_VID_OFFSET_SCALE2 / VOLTAGE_VID_OFFSET_SCALE1);\n\n\tstate->VddcPhase = 1;\n\n\tCONVERT_FROM_HOST_TO_SMC_UL(state->CcPwrDynRm);\n\tCONVERT_FROM_HOST_TO_SMC_UL(state->CcPwrDynRm1);\n\tCONVERT_FROM_HOST_TO_SMC_US(state->VddcOffset);\n\n\treturn 0;\n}\n\nstatic int tonga_populate_ulv_state(struct pp_hwmgr *hwmgr,\n\t\tstruct SMU72_Discrete_DpmTable *table)\n{\n\treturn tonga_populate_ulv_level(hwmgr, &table->Ulv);\n}\n\nstatic int tonga_populate_smc_link_level(struct pp_hwmgr *hwmgr, SMU72_Discrete_DpmTable *table)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct smu7_dpm_table *dpm_table = &data->dpm_table;\n\tstruct tonga_smumgr *smu_data = (struct tonga_smumgr *)(hwmgr->smu_backend);\n\tuint32_t i;\n\n\t \n\tfor (i = 0; i <= dpm_table->pcie_speed_table.count; i++) {\n\t\ttable->LinkLevel[i].PcieGenSpeed  =\n\t\t\t(uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value;\n\t\ttable->LinkLevel[i].PcieLaneCount =\n\t\t\t(uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1);\n\t\ttable->LinkLevel[i].EnabledForActivity =\n\t\t\t1;\n\t\ttable->LinkLevel[i].SPC =\n\t\t\t(uint8_t)(data->pcie_spc_cap & 0xff);\n\t\ttable->LinkLevel[i].DownThreshold =\n\t\t\tPP_HOST_TO_SMC_UL(5);\n\t\ttable->LinkLevel[i].UpThreshold =\n\t\t\tPP_HOST_TO_SMC_UL(30);\n\t}\n\n\tsmu_data->smc_state_table.LinkLevelCount =\n\t\t(uint8_t)dpm_table->pcie_speed_table.count;\n\tdata->dpm_level_enable_mask.pcie_dpm_enable_mask =\n\t\tphm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);\n\n\treturn 0;\n}\n\nstatic int tonga_calculate_sclk_params(struct pp_hwmgr *hwmgr,\n\t\tuint32_t engine_clock, SMU72_Discrete_GraphicsLevel *sclk)\n{\n\tconst struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tpp_atomctrl_clock_dividers_vi dividers;\n\tuint32_t spll_func_cntl            = data->clock_registers.vCG_SPLL_FUNC_CNTL;\n\tuint32_t spll_func_cntl_3          = data->clock_registers.vCG_SPLL_FUNC_CNTL_3;\n\tuint32_t spll_func_cntl_4          = data->clock_registers.vCG_SPLL_FUNC_CNTL_4;\n\tuint32_t cg_spll_spread_spectrum   = data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM;\n\tuint32_t cg_spll_spread_spectrum_2 = data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM_2;\n\tuint32_t    reference_clock;\n\tuint32_t reference_divider;\n\tuint32_t fbdiv;\n\tint result;\n\n\t \n\tresult = atomctrl_get_engine_pll_dividers_vi(hwmgr, engine_clock,  &dividers);\n\n\tPP_ASSERT_WITH_CODE(result == 0,\n\t\t\"Error retrieving Engine Clock dividers from VBIOS.\", return result);\n\n\t \n\treference_clock = atomctrl_get_reference_clock(hwmgr);\n\n\treference_divider = 1 + dividers.uc_pll_ref_div;\n\n\t \n\tfbdiv = dividers.ul_fb_div.ul_fb_divider & 0x3FFFFFF;\n\n\t \n\tspll_func_cntl = PHM_SET_FIELD(spll_func_cntl,\n\t\tCG_SPLL_FUNC_CNTL, SPLL_REF_DIV, dividers.uc_pll_ref_div);\n\tspll_func_cntl = PHM_SET_FIELD(spll_func_cntl,\n\t\tCG_SPLL_FUNC_CNTL, SPLL_PDIV_A,  dividers.uc_pll_post_div);\n\n\t \n\tspll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3,\n\t\tCG_SPLL_FUNC_CNTL_3, SPLL_FB_DIV, fbdiv);\n\n\t \n\tspll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3,\n\t\tCG_SPLL_FUNC_CNTL_3, SPLL_DITHEN, 1);\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_EngineSpreadSpectrumSupport)) {\n\t\tpp_atomctrl_internal_ss_info ss_info;\n\n\t\tuint32_t vcoFreq = engine_clock * dividers.uc_pll_post_div;\n\t\tif (0 == atomctrl_get_engine_clock_spread_spectrum(hwmgr, vcoFreq, &ss_info)) {\n\t\t\t \n\t\t\t \n\t\t\tuint32_t clkS = reference_clock * 5 / (reference_divider * ss_info.speed_spectrum_rate);\n\n\t\t\t \n\t\t\tuint32_t clkV = 4 * ss_info.speed_spectrum_percentage * fbdiv / (clkS * 10000);\n\n\t\t\tcg_spll_spread_spectrum =\n\t\t\t\tPHM_SET_FIELD(cg_spll_spread_spectrum, CG_SPLL_SPREAD_SPECTRUM, CLKS, clkS);\n\t\t\tcg_spll_spread_spectrum =\n\t\t\t\tPHM_SET_FIELD(cg_spll_spread_spectrum, CG_SPLL_SPREAD_SPECTRUM, SSEN, 1);\n\t\t\tcg_spll_spread_spectrum_2 =\n\t\t\t\tPHM_SET_FIELD(cg_spll_spread_spectrum_2, CG_SPLL_SPREAD_SPECTRUM_2, CLKV, clkV);\n\t\t}\n\t}\n\n\tsclk->SclkFrequency        = engine_clock;\n\tsclk->CgSpllFuncCntl3      = spll_func_cntl_3;\n\tsclk->CgSpllFuncCntl4      = spll_func_cntl_4;\n\tsclk->SpllSpreadSpectrum   = cg_spll_spread_spectrum;\n\tsclk->SpllSpreadSpectrum2  = cg_spll_spread_spectrum_2;\n\tsclk->SclkDid              = (uint8_t)dividers.pll_post_divider;\n\n\treturn 0;\n}\n\nstatic int tonga_populate_single_graphic_level(struct pp_hwmgr *hwmgr,\n\t\t\t\t\t\tuint32_t engine_clock,\n\t\t\t\tSMU72_Discrete_GraphicsLevel *graphic_level)\n{\n\tint result;\n\tuint32_t mvdd;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *pptable_info =\n\t\t\t    (struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tphm_ppt_v1_clock_voltage_dependency_table *vdd_dep_table = NULL;\n\n\tresult = tonga_calculate_sclk_params(hwmgr, engine_clock, graphic_level);\n\n\tif (hwmgr->od_enabled)\n\t\tvdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_sclk;\n\telse\n\t\tvdd_dep_table = pptable_info->vdd_dep_on_sclk;\n\n\t \n\tresult = tonga_get_dependency_volt_by_clk(hwmgr,\n\t\tvdd_dep_table, engine_clock,\n\t\t&graphic_level->MinVoltage, &mvdd);\n\tPP_ASSERT_WITH_CODE((!result),\n\t\t\"can not find VDDC voltage value for VDDC \"\n\t\t\"engine clock dependency table\", return result);\n\n\t \n\tgraphic_level->SclkFrequency = engine_clock;\n\t \n\tgraphic_level->ActivityLevel = data->current_profile_setting.sclk_activity;\n\n\tgraphic_level->CcPwrDynRm = 0;\n\tgraphic_level->CcPwrDynRm1 = 0;\n\t \n\tgraphic_level->EnabledForActivity = 0;\n\t \n\tgraphic_level->EnabledForThrottle = 1;\n\tgraphic_level->UpHyst = data->current_profile_setting.sclk_up_hyst;\n\tgraphic_level->DownHyst = data->current_profile_setting.sclk_down_hyst;\n\tgraphic_level->VoltageDownHyst = 0;\n\tgraphic_level->PowerThrottle = 0;\n\n\tdata->display_timing.min_clock_in_sr =\n\t\t\thwmgr->display_config->min_core_set_clock_in_sr;\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_SclkDeepSleep))\n\t\tgraphic_level->DeepSleepDivId =\n\t\t\t\tsmu7_get_sleep_divider_id_from_clock(engine_clock,\n\t\t\t\t\t\tdata->display_timing.min_clock_in_sr);\n\n\t \n\tgraphic_level->DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;\n\n\tif (!result) {\n\t\t \n\t\t \n\t\tCONVERT_FROM_HOST_TO_SMC_UL(graphic_level->SclkFrequency);\n\t\tCONVERT_FROM_HOST_TO_SMC_US(graphic_level->ActivityLevel);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(graphic_level->CgSpllFuncCntl3);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(graphic_level->CgSpllFuncCntl4);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(graphic_level->SpllSpreadSpectrum);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(graphic_level->SpllSpreadSpectrum2);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(graphic_level->CcPwrDynRm);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(graphic_level->CcPwrDynRm1);\n\t}\n\n\treturn result;\n}\n\nstatic int tonga_populate_all_graphic_levels(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct tonga_smumgr *smu_data = (struct tonga_smumgr *)(hwmgr->smu_backend);\n\tstruct phm_ppt_v1_information *pptable_info = (struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct smu7_dpm_table *dpm_table = &data->dpm_table;\n\tstruct phm_ppt_v1_pcie_table *pcie_table = pptable_info->pcie_table;\n\tuint8_t pcie_entry_count = (uint8_t) data->dpm_table.pcie_speed_table.count;\n\tuint32_t level_array_address = smu_data->smu7_data.dpm_table_start +\n\t\t\t\toffsetof(SMU72_Discrete_DpmTable, GraphicsLevel);\n\n\tuint32_t level_array_size = sizeof(SMU72_Discrete_GraphicsLevel) *\n\t\t\t\t\t\tSMU72_MAX_LEVELS_GRAPHICS;\n\n\tSMU72_Discrete_GraphicsLevel *levels = smu_data->smc_state_table.GraphicsLevel;\n\n\tuint32_t i, max_entry;\n\tuint8_t highest_pcie_level_enabled = 0;\n\tuint8_t lowest_pcie_level_enabled = 0, mid_pcie_level_enabled = 0;\n\tuint8_t count = 0;\n\tint result = 0;\n\n\tmemset(levels, 0x00, level_array_size);\n\n\tfor (i = 0; i < dpm_table->sclk_table.count; i++) {\n\t\tresult = tonga_populate_single_graphic_level(hwmgr,\n\t\t\t\t\tdpm_table->sclk_table.dpm_levels[i].value,\n\t\t\t\t\t&(smu_data->smc_state_table.GraphicsLevel[i]));\n\t\tif (result != 0)\n\t\t\treturn result;\n\n\t\t \n\t\tif (i > 1)\n\t\t\tsmu_data->smc_state_table.GraphicsLevel[i].DeepSleepDivId = 0;\n\t}\n\n\t \n\tsmu_data->smc_state_table.GraphicsLevel[0].EnabledForActivity = 1;\n\n\t \n\tif (dpm_table->sclk_table.count > 1)\n\t\tsmu_data->smc_state_table.GraphicsLevel[dpm_table->sclk_table.count-1].DisplayWatermark =\n\t\t\tPPSMC_DISPLAY_WATERMARK_HIGH;\n\n\tsmu_data->smc_state_table.GraphicsDpmLevelCount =\n\t\t(uint8_t)dpm_table->sclk_table.count;\n\tdata->dpm_level_enable_mask.sclk_dpm_enable_mask =\n\t\tphm_get_dpm_level_enable_mask_value(&dpm_table->sclk_table);\n\n\tif (pcie_table != NULL) {\n\t\tPP_ASSERT_WITH_CODE((pcie_entry_count >= 1),\n\t\t\t\"There must be 1 or more PCIE levels defined in PPTable.\",\n\t\t\treturn -EINVAL);\n\t\tmax_entry = pcie_entry_count - 1;  \n\t\tfor (i = 0; i < dpm_table->sclk_table.count; i++) {\n\t\t\tsmu_data->smc_state_table.GraphicsLevel[i].pcieDpmLevel =\n\t\t\t\t(uint8_t) ((i < max_entry) ? i : max_entry);\n\t\t}\n\t} else {\n\t\tif (0 == data->dpm_level_enable_mask.pcie_dpm_enable_mask)\n\t\t\tpr_err(\"Pcie Dpm Enablemask is 0 !\");\n\n\t\twhile (data->dpm_level_enable_mask.pcie_dpm_enable_mask &&\n\t\t\t\t((data->dpm_level_enable_mask.pcie_dpm_enable_mask &\n\t\t\t\t\t(1<<(highest_pcie_level_enabled+1))) != 0)) {\n\t\t\thighest_pcie_level_enabled++;\n\t\t}\n\n\t\twhile (data->dpm_level_enable_mask.pcie_dpm_enable_mask &&\n\t\t\t\t((data->dpm_level_enable_mask.pcie_dpm_enable_mask &\n\t\t\t\t\t(1<<lowest_pcie_level_enabled)) == 0)) {\n\t\t\tlowest_pcie_level_enabled++;\n\t\t}\n\n\t\twhile ((count < highest_pcie_level_enabled) &&\n\t\t\t\t((data->dpm_level_enable_mask.pcie_dpm_enable_mask &\n\t\t\t\t\t(1<<(lowest_pcie_level_enabled+1+count))) == 0)) {\n\t\t\tcount++;\n\t\t}\n\t\tmid_pcie_level_enabled = (lowest_pcie_level_enabled+1+count) < highest_pcie_level_enabled ?\n\t\t\t(lowest_pcie_level_enabled+1+count) : highest_pcie_level_enabled;\n\n\n\t\t \n\t\tfor (i = 2; i < dpm_table->sclk_table.count; i++)\n\t\t\tsmu_data->smc_state_table.GraphicsLevel[i].pcieDpmLevel = highest_pcie_level_enabled;\n\n\t\t \n\t\tsmu_data->smc_state_table.GraphicsLevel[0].pcieDpmLevel = lowest_pcie_level_enabled;\n\n\t\t \n\t\tsmu_data->smc_state_table.GraphicsLevel[1].pcieDpmLevel = mid_pcie_level_enabled;\n\t}\n\t \n\tresult = smu7_copy_bytes_to_smc(hwmgr, level_array_address,\n\t\t\t\t(uint8_t *)levels, (uint32_t)level_array_size,\n\t\t\t\t\t\t\t\tSMC_RAM_END);\n\n\treturn result;\n}\n\nstatic int tonga_calculate_mclk_params(\n\t\tstruct pp_hwmgr *hwmgr,\n\t\tuint32_t memory_clock,\n\t\tSMU72_Discrete_MemoryLevel *mclk,\n\t\tbool strobe_mode,\n\t\tbool dllStateOn\n\t\t)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\n\tuint32_t dll_cntl = data->clock_registers.vDLL_CNTL;\n\tuint32_t mclk_pwrmgt_cntl = data->clock_registers.vMCLK_PWRMGT_CNTL;\n\tuint32_t mpll_ad_func_cntl = data->clock_registers.vMPLL_AD_FUNC_CNTL;\n\tuint32_t mpll_dq_func_cntl = data->clock_registers.vMPLL_DQ_FUNC_CNTL;\n\tuint32_t mpll_func_cntl = data->clock_registers.vMPLL_FUNC_CNTL;\n\tuint32_t mpll_func_cntl_1 = data->clock_registers.vMPLL_FUNC_CNTL_1;\n\tuint32_t mpll_func_cntl_2 = data->clock_registers.vMPLL_FUNC_CNTL_2;\n\tuint32_t mpll_ss1 = data->clock_registers.vMPLL_SS1;\n\tuint32_t mpll_ss2 = data->clock_registers.vMPLL_SS2;\n\n\tpp_atomctrl_memory_clock_param mpll_param;\n\tint result;\n\n\tresult = atomctrl_get_memory_pll_dividers_si(hwmgr,\n\t\t\t\tmemory_clock, &mpll_param, strobe_mode);\n\tPP_ASSERT_WITH_CODE(\n\t\t\t!result,\n\t\t\t\"Error retrieving Memory Clock Parameters from VBIOS.\",\n\t\t\treturn result);\n\n\t \n\tmpll_func_cntl = PHM_SET_FIELD(mpll_func_cntl, MPLL_FUNC_CNTL, BWCTRL,\n\t\t\t\t\tmpll_param.bw_ctrl);\n\n\t \n\tmpll_func_cntl_1  = PHM_SET_FIELD(mpll_func_cntl_1,\n\t\t\t\t\tMPLL_FUNC_CNTL_1, CLKF,\n\t\t\t\t\tmpll_param.mpll_fb_divider.cl_kf);\n\tmpll_func_cntl_1  = PHM_SET_FIELD(mpll_func_cntl_1,\n\t\t\t\t\tMPLL_FUNC_CNTL_1, CLKFRAC,\n\t\t\t\t\tmpll_param.mpll_fb_divider.clk_frac);\n\tmpll_func_cntl_1  = PHM_SET_FIELD(mpll_func_cntl_1,\n\t\t\t\t\t\tMPLL_FUNC_CNTL_1, VCO_MODE,\n\t\t\t\t\t\tmpll_param.vco_mode);\n\n\t \n\tmpll_ad_func_cntl = PHM_SET_FIELD(mpll_ad_func_cntl,\n\t\t\t\t\tMPLL_AD_FUNC_CNTL, YCLK_POST_DIV,\n\t\t\t\t\tmpll_param.mpll_post_divider);\n\n\tif (data->is_memory_gddr5) {\n\t\t \n\t\tmpll_dq_func_cntl  = PHM_SET_FIELD(mpll_dq_func_cntl,\n\t\t\t\t\t\tMPLL_DQ_FUNC_CNTL, YCLK_SEL,\n\t\t\t\t\t\tmpll_param.yclk_sel);\n\t\tmpll_dq_func_cntl  = PHM_SET_FIELD(mpll_dq_func_cntl,\n\t\t\t\t\t\tMPLL_DQ_FUNC_CNTL, YCLK_POST_DIV,\n\t\t\t\t\t\tmpll_param.mpll_post_divider);\n\t}\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_MemorySpreadSpectrumSupport)) {\n\t\t \n\t\tpp_atomctrl_internal_ss_info ss_info;\n\t\tuint32_t freq_nom;\n\t\tuint32_t tmp;\n\t\tuint32_t reference_clock = atomctrl_get_mpll_reference_clock(hwmgr);\n\n\t\t \n\t\tif (1 == mpll_param.qdr)\n\t\t\tfreq_nom = memory_clock * 4 * (1 << mpll_param.mpll_post_divider);\n\t\telse\n\t\t\tfreq_nom = memory_clock * 2 * (1 << mpll_param.mpll_post_divider);\n\n\t\t \n\t\ttmp = (freq_nom / reference_clock);\n\t\ttmp = tmp * tmp;\n\n\t\tif (0 == atomctrl_get_memory_clock_spread_spectrum(hwmgr, freq_nom, &ss_info)) {\n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\tuint32_t clks = reference_clock * 5 / ss_info.speed_spectrum_rate;\n\n\t\t\t \n\t\t\t \n\t\t\tuint32_t clkv =\n\t\t\t\t(uint32_t)((((131 * ss_info.speed_spectrum_percentage *\n\t\t\t\t\t\t\tss_info.speed_spectrum_rate) / 100) * tmp) / freq_nom);\n\n\t\t\tmpll_ss1 = PHM_SET_FIELD(mpll_ss1, MPLL_SS1, CLKV, clkv);\n\t\t\tmpll_ss2 = PHM_SET_FIELD(mpll_ss2, MPLL_SS2, CLKS, clks);\n\t\t}\n\t}\n\n\t \n\tmclk_pwrmgt_cntl = PHM_SET_FIELD(mclk_pwrmgt_cntl,\n\t\tMCLK_PWRMGT_CNTL, DLL_SPEED, mpll_param.dll_speed);\n\tmclk_pwrmgt_cntl = PHM_SET_FIELD(mclk_pwrmgt_cntl,\n\t\tMCLK_PWRMGT_CNTL, MRDCK0_PDNB, dllStateOn);\n\tmclk_pwrmgt_cntl = PHM_SET_FIELD(mclk_pwrmgt_cntl,\n\t\tMCLK_PWRMGT_CNTL, MRDCK1_PDNB, dllStateOn);\n\n\t \n\tmclk->MclkFrequency   = memory_clock;\n\tmclk->MpllFuncCntl    = mpll_func_cntl;\n\tmclk->MpllFuncCntl_1  = mpll_func_cntl_1;\n\tmclk->MpllFuncCntl_2  = mpll_func_cntl_2;\n\tmclk->MpllAdFuncCntl  = mpll_ad_func_cntl;\n\tmclk->MpllDqFuncCntl  = mpll_dq_func_cntl;\n\tmclk->MclkPwrmgtCntl  = mclk_pwrmgt_cntl;\n\tmclk->DllCntl         = dll_cntl;\n\tmclk->MpllSs1         = mpll_ss1;\n\tmclk->MpllSs2         = mpll_ss2;\n\n\treturn 0;\n}\n\nstatic uint8_t tonga_get_mclk_frequency_ratio(uint32_t memory_clock,\n\t\tbool strobe_mode)\n{\n\tuint8_t mc_para_index;\n\n\tif (strobe_mode) {\n\t\tif (memory_clock < 12500)\n\t\t\tmc_para_index = 0x00;\n\t\telse if (memory_clock > 47500)\n\t\t\tmc_para_index = 0x0f;\n\t\telse\n\t\t\tmc_para_index = (uint8_t)((memory_clock - 10000) / 2500);\n\t} else {\n\t\tif (memory_clock < 65000)\n\t\t\tmc_para_index = 0x00;\n\t\telse if (memory_clock > 135000)\n\t\t\tmc_para_index = 0x0f;\n\t\telse\n\t\t\tmc_para_index = (uint8_t)((memory_clock - 60000) / 5000);\n\t}\n\n\treturn mc_para_index;\n}\n\nstatic uint8_t tonga_get_ddr3_mclk_frequency_ratio(uint32_t memory_clock)\n{\n\tuint8_t mc_para_index;\n\n\tif (memory_clock < 10000)\n\t\tmc_para_index = 0;\n\telse if (memory_clock >= 80000)\n\t\tmc_para_index = 0x0f;\n\telse\n\t\tmc_para_index = (uint8_t)((memory_clock - 10000) / 5000 + 1);\n\n\treturn mc_para_index;\n}\n\n\nstatic int tonga_populate_single_memory_level(\n\t\tstruct pp_hwmgr *hwmgr,\n\t\tuint32_t memory_clock,\n\t\tSMU72_Discrete_MemoryLevel *memory_level\n\t\t)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *pptable_info =\n\t\t\t  (struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tuint32_t mclk_edc_wr_enable_threshold = 40000;\n\tuint32_t mclk_stutter_mode_threshold = 30000;\n\tuint32_t mclk_edc_enable_threshold = 40000;\n\tuint32_t mclk_strobe_mode_threshold = 40000;\n\tphm_ppt_v1_clock_voltage_dependency_table *vdd_dep_table = NULL;\n\tint result = 0;\n\tbool dll_state_on;\n\tuint32_t mvdd = 0;\n\n\tif (hwmgr->od_enabled)\n\t\tvdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_mclk;\n\telse\n\t\tvdd_dep_table = pptable_info->vdd_dep_on_mclk;\n\n\tif (NULL != vdd_dep_table) {\n\t\tresult = tonga_get_dependency_volt_by_clk(hwmgr,\n\t\t\t\tvdd_dep_table,\n\t\t\t\tmemory_clock,\n\t\t\t\t&memory_level->MinVoltage, &mvdd);\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\t!result,\n\t\t\t\"can not find MinVddc voltage value from memory VDDC \"\n\t\t\t\"voltage dependency table\",\n\t\t\treturn result);\n\t}\n\n\tif (data->mvdd_control == SMU7_VOLTAGE_CONTROL_NONE)\n\t\tmemory_level->MinMvdd = data->vbios_boot_state.mvdd_bootup_value;\n\telse\n\t\tmemory_level->MinMvdd = mvdd;\n\n\tmemory_level->EnabledForThrottle = 1;\n\tmemory_level->EnabledForActivity = 0;\n\tmemory_level->UpHyst = data->current_profile_setting.mclk_up_hyst;\n\tmemory_level->DownHyst = data->current_profile_setting.mclk_down_hyst;\n\tmemory_level->VoltageDownHyst = 0;\n\n\t \n\tmemory_level->ActivityLevel = data->current_profile_setting.mclk_activity;\n\tmemory_level->StutterEnable = 0;\n\tmemory_level->StrobeEnable = 0;\n\tmemory_level->EdcReadEnable = 0;\n\tmemory_level->EdcWriteEnable = 0;\n\tmemory_level->RttEnable = 0;\n\n\t \n\tmemory_level->DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;\n\n\tdata->display_timing.num_existing_displays = hwmgr->display_config->num_display;\n\tdata->display_timing.vrefresh = hwmgr->display_config->vrefresh;\n\n\tif ((mclk_stutter_mode_threshold != 0) &&\n\t    (memory_clock <= mclk_stutter_mode_threshold) &&\n\t    (!data->is_uvd_enabled)\n\t    && (PHM_READ_FIELD(hwmgr->device, DPG_PIPE_STUTTER_CONTROL, STUTTER_ENABLE) & 0x1)\n\t    && (data->display_timing.num_existing_displays <= 2)\n\t    && (data->display_timing.num_existing_displays != 0))\n\t\tmemory_level->StutterEnable = 1;\n\n\t \n\tmemory_level->StrobeEnable = (mclk_strobe_mode_threshold != 0) &&\n\t\t(memory_clock <= mclk_strobe_mode_threshold);\n\n\t \n\tif (data->is_memory_gddr5) {\n\t\tmemory_level->StrobeRatio = tonga_get_mclk_frequency_ratio(memory_clock,\n\t\t\t\t\tmemory_level->StrobeEnable);\n\n\t\tif ((mclk_edc_enable_threshold != 0) &&\n\t\t\t\t(memory_clock > mclk_edc_enable_threshold)) {\n\t\t\tmemory_level->EdcReadEnable = 1;\n\t\t}\n\n\t\tif ((mclk_edc_wr_enable_threshold != 0) &&\n\t\t\t\t(memory_clock > mclk_edc_wr_enable_threshold)) {\n\t\t\tmemory_level->EdcWriteEnable = 1;\n\t\t}\n\n\t\tif (memory_level->StrobeEnable) {\n\t\t\tif (tonga_get_mclk_frequency_ratio(memory_clock, 1) >=\n\t\t\t\t\t((cgs_read_register(hwmgr->device, mmMC_SEQ_MISC7) >> 16) & 0xf)) {\n\t\t\t\tdll_state_on = ((cgs_read_register(hwmgr->device, mmMC_SEQ_MISC5) >> 1) & 0x1) ? 1 : 0;\n\t\t\t} else {\n\t\t\t\tdll_state_on = ((cgs_read_register(hwmgr->device, mmMC_SEQ_MISC6) >> 1) & 0x1) ? 1 : 0;\n\t\t\t}\n\n\t\t} else {\n\t\t\tdll_state_on = data->dll_default_on;\n\t\t}\n\t} else {\n\t\tmemory_level->StrobeRatio =\n\t\t\ttonga_get_ddr3_mclk_frequency_ratio(memory_clock);\n\t\tdll_state_on = ((cgs_read_register(hwmgr->device, mmMC_SEQ_MISC5) >> 1) & 0x1) ? 1 : 0;\n\t}\n\n\tresult = tonga_calculate_mclk_params(hwmgr,\n\t\tmemory_clock, memory_level, memory_level->StrobeEnable, dll_state_on);\n\n\tif (!result) {\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(memory_level->MinMvdd);\n\t\t \n\t\tCONVERT_FROM_HOST_TO_SMC_UL(memory_level->MclkFrequency);\n\t\t \n\t\tCONVERT_FROM_HOST_TO_SMC_US(memory_level->ActivityLevel);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(memory_level->MpllFuncCntl);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(memory_level->MpllFuncCntl_1);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(memory_level->MpllFuncCntl_2);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(memory_level->MpllAdFuncCntl);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(memory_level->MpllDqFuncCntl);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(memory_level->MclkPwrmgtCntl);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(memory_level->DllCntl);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(memory_level->MpllSs1);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(memory_level->MpllSs2);\n\t}\n\n\treturn result;\n}\n\nstatic int tonga_populate_all_memory_levels(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct tonga_smumgr *smu_data =\n\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tstruct smu7_dpm_table *dpm_table = &data->dpm_table;\n\tint result;\n\n\t \n\tuint32_t level_array_address =\n\t\t\t\tsmu_data->smu7_data.dpm_table_start +\n\t\t\t\toffsetof(SMU72_Discrete_DpmTable, MemoryLevel);\n\tuint32_t level_array_size =\n\t\t\t\tsizeof(SMU72_Discrete_MemoryLevel) *\n\t\t\t\tSMU72_MAX_LEVELS_MEMORY;\n\tSMU72_Discrete_MemoryLevel *levels =\n\t\t\t\tsmu_data->smc_state_table.MemoryLevel;\n\tuint32_t i;\n\n\tmemset(levels, 0x00, level_array_size);\n\n\tfor (i = 0; i < dpm_table->mclk_table.count; i++) {\n\t\tPP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value),\n\t\t\t\"can not populate memory level as memory clock is zero\",\n\t\t\treturn -EINVAL);\n\t\tresult = tonga_populate_single_memory_level(\n\t\t\t\thwmgr,\n\t\t\t\tdpm_table->mclk_table.dpm_levels[i].value,\n\t\t\t\t&(smu_data->smc_state_table.MemoryLevel[i]));\n\t\tif (result)\n\t\t\treturn result;\n\t}\n\n\t \n\tsmu_data->smc_state_table.MemoryLevel[0].EnabledForActivity = 1;\n\n\t \n\tsmu_data->smc_state_table.MemoryLevel[0].ActivityLevel = 0x1F;\n\tCONVERT_FROM_HOST_TO_SMC_US(smu_data->smc_state_table.MemoryLevel[0].ActivityLevel);\n\n\tsmu_data->smc_state_table.MemoryDpmLevelCount = (uint8_t)dpm_table->mclk_table.count;\n\tdata->dpm_level_enable_mask.mclk_dpm_enable_mask = phm_get_dpm_level_enable_mask_value(&dpm_table->mclk_table);\n\t \n\tsmu_data->smc_state_table.MemoryLevel[dpm_table->mclk_table.count-1].DisplayWatermark = PPSMC_DISPLAY_WATERMARK_HIGH;\n\n\t \n\tresult = smu7_copy_bytes_to_smc(hwmgr,\n\t\tlevel_array_address, (uint8_t *)levels, (uint32_t)level_array_size,\n\t\tSMC_RAM_END);\n\n\treturn result;\n}\n\nstatic int tonga_populate_mvdd_value(struct pp_hwmgr *hwmgr,\n\t\t\t\tuint32_t mclk, SMIO_Pattern *smio_pattern)\n{\n\tconst struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tuint32_t i = 0;\n\n\tif (SMU7_VOLTAGE_CONTROL_NONE != data->mvdd_control) {\n\t\t \n\t\tfor (i = 0; i < table_info->vdd_dep_on_mclk->count; i++) {\n\t\t\tif (mclk <= table_info->vdd_dep_on_mclk->entries[i].clk) {\n\t\t\t\t \n\t\t\t\tsmio_pattern->Voltage =\n\t\t\t\t      data->mvdd_voltage_table.entries[i].value;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\tPP_ASSERT_WITH_CODE(i < table_info->vdd_dep_on_mclk->count,\n\t\t\t\"MVDD Voltage is outside the supported range.\",\n\t\t\treturn -EINVAL);\n\t} else {\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\n\nstatic int tonga_populate_smc_acpi_level(struct pp_hwmgr *hwmgr,\n\tSMU72_Discrete_DpmTable *table)\n{\n\tint result = 0;\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tconst struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct pp_atomctrl_clock_dividers_vi dividers;\n\n\tSMIO_Pattern voltage_level;\n\tuint32_t spll_func_cntl    = data->clock_registers.vCG_SPLL_FUNC_CNTL;\n\tuint32_t spll_func_cntl_2  = data->clock_registers.vCG_SPLL_FUNC_CNTL_2;\n\tuint32_t dll_cntl          = data->clock_registers.vDLL_CNTL;\n\tuint32_t mclk_pwrmgt_cntl  = data->clock_registers.vMCLK_PWRMGT_CNTL;\n\n\t \n\ttable->ACPILevel.Flags &= ~PPSMC_SWSTATE_FLAG_DC;\n\n\ttable->ACPILevel.MinVoltage =\n\t\t\tsmu_data->smc_state_table.GraphicsLevel[0].MinVoltage;\n\n\t \n\ttable->ACPILevel.SclkFrequency = atomctrl_get_reference_clock(hwmgr);\n\n\t \n\tresult = atomctrl_get_engine_pll_dividers_vi(hwmgr,\n\t\ttable->ACPILevel.SclkFrequency,  &dividers);\n\n\tPP_ASSERT_WITH_CODE(result == 0,\n\t\t\"Error retrieving Engine Clock dividers from VBIOS.\",\n\t\treturn result);\n\n\t \n\ttable->ACPILevel.SclkDid = (uint8_t)dividers.pll_post_divider;\n\ttable->ACPILevel.DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;\n\ttable->ACPILevel.DeepSleepDivId = 0;\n\n\tspll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL,\n\t\t\t\t\tSPLL_PWRON, 0);\n\tspll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL,\n\t\t\t\t\t\tSPLL_RESET, 1);\n\tspll_func_cntl_2 = PHM_SET_FIELD(spll_func_cntl_2, CG_SPLL_FUNC_CNTL_2,\n\t\t\t\t\t\tSCLK_MUX_SEL, 4);\n\n\ttable->ACPILevel.CgSpllFuncCntl = spll_func_cntl;\n\ttable->ACPILevel.CgSpllFuncCntl2 = spll_func_cntl_2;\n\ttable->ACPILevel.CgSpllFuncCntl3 = data->clock_registers.vCG_SPLL_FUNC_CNTL_3;\n\ttable->ACPILevel.CgSpllFuncCntl4 = data->clock_registers.vCG_SPLL_FUNC_CNTL_4;\n\ttable->ACPILevel.SpllSpreadSpectrum = data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM;\n\ttable->ACPILevel.SpllSpreadSpectrum2 = data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM_2;\n\ttable->ACPILevel.CcPwrDynRm = 0;\n\ttable->ACPILevel.CcPwrDynRm1 = 0;\n\n\n\t \n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.Flags);\n\t \n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.SclkFrequency);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CgSpllFuncCntl);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CgSpllFuncCntl2);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CgSpllFuncCntl3);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CgSpllFuncCntl4);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.SpllSpreadSpectrum);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.SpllSpreadSpectrum2);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CcPwrDynRm);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CcPwrDynRm1);\n\n\t \n\ttable->MemoryACPILevel.MinVoltage =\n\t\t\t    smu_data->smc_state_table.MemoryLevel[0].MinVoltage;\n\n\t \n\n\tif (0 == tonga_populate_mvdd_value(hwmgr, 0, &voltage_level))\n\t\ttable->MemoryACPILevel.MinMvdd =\n\t\t\tPP_HOST_TO_SMC_UL(voltage_level.Voltage * VOLTAGE_SCALE);\n\telse\n\t\ttable->MemoryACPILevel.MinMvdd = 0;\n\n\t \n\tmclk_pwrmgt_cntl    = PHM_SET_FIELD(mclk_pwrmgt_cntl,\n\t\tMCLK_PWRMGT_CNTL, MRDCK0_RESET, 0x1);\n\tmclk_pwrmgt_cntl    = PHM_SET_FIELD(mclk_pwrmgt_cntl,\n\t\tMCLK_PWRMGT_CNTL, MRDCK1_RESET, 0x1);\n\n\t \n\tmclk_pwrmgt_cntl    = PHM_SET_FIELD(mclk_pwrmgt_cntl,\n\t\tMCLK_PWRMGT_CNTL, MRDCK0_PDNB, 0);\n\tmclk_pwrmgt_cntl    = PHM_SET_FIELD(mclk_pwrmgt_cntl,\n\t\tMCLK_PWRMGT_CNTL, MRDCK1_PDNB, 0);\n\n\t \n\tdll_cntl            = PHM_SET_FIELD(dll_cntl,\n\t\tDLL_CNTL, MRDCK0_BYPASS, 0);\n\tdll_cntl            = PHM_SET_FIELD(dll_cntl,\n\t\tDLL_CNTL, MRDCK1_BYPASS, 0);\n\n\ttable->MemoryACPILevel.DllCntl            =\n\t\tPP_HOST_TO_SMC_UL(dll_cntl);\n\ttable->MemoryACPILevel.MclkPwrmgtCntl     =\n\t\tPP_HOST_TO_SMC_UL(mclk_pwrmgt_cntl);\n\ttable->MemoryACPILevel.MpllAdFuncCntl     =\n\t\tPP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_AD_FUNC_CNTL);\n\ttable->MemoryACPILevel.MpllDqFuncCntl     =\n\t\tPP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_DQ_FUNC_CNTL);\n\ttable->MemoryACPILevel.MpllFuncCntl       =\n\t\tPP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL);\n\ttable->MemoryACPILevel.MpllFuncCntl_1     =\n\t\tPP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL_1);\n\ttable->MemoryACPILevel.MpllFuncCntl_2     =\n\t\tPP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL_2);\n\ttable->MemoryACPILevel.MpllSs1            =\n\t\tPP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_SS1);\n\ttable->MemoryACPILevel.MpllSs2            =\n\t\tPP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_SS2);\n\n\ttable->MemoryACPILevel.EnabledForThrottle = 0;\n\ttable->MemoryACPILevel.EnabledForActivity = 0;\n\ttable->MemoryACPILevel.UpHyst = 0;\n\ttable->MemoryACPILevel.DownHyst = 100;\n\ttable->MemoryACPILevel.VoltageDownHyst = 0;\n\t \n\ttable->MemoryACPILevel.ActivityLevel =\n\t\t\tPP_HOST_TO_SMC_US(data->current_profile_setting.mclk_activity);\n\n\ttable->MemoryACPILevel.StutterEnable = 0;\n\ttable->MemoryACPILevel.StrobeEnable = 0;\n\ttable->MemoryACPILevel.EdcReadEnable = 0;\n\ttable->MemoryACPILevel.EdcWriteEnable = 0;\n\ttable->MemoryACPILevel.RttEnable = 0;\n\n\treturn result;\n}\n\nstatic int tonga_populate_smc_uvd_level(struct pp_hwmgr *hwmgr,\n\t\t\t\t\tSMU72_Discrete_DpmTable *table)\n{\n\tint result = 0;\n\n\tuint8_t count;\n\tpp_atomctrl_clock_dividers_vi dividers;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *pptable_info =\n\t\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tphm_ppt_v1_mm_clock_voltage_dependency_table *mm_table =\n\t\t\t\t\t\tpptable_info->mm_dep_table;\n\n\ttable->UvdLevelCount = (uint8_t) (mm_table->count);\n\ttable->UvdBootLevel = 0;\n\n\tfor (count = 0; count < table->UvdLevelCount; count++) {\n\t\ttable->UvdLevel[count].VclkFrequency = mm_table->entries[count].vclk;\n\t\ttable->UvdLevel[count].DclkFrequency = mm_table->entries[count].dclk;\n\t\ttable->UvdLevel[count].MinVoltage.Vddc =\n\t\t\tphm_get_voltage_index(pptable_info->vddc_lookup_table,\n\t\t\t\t\t\tmm_table->entries[count].vddc);\n\t\ttable->UvdLevel[count].MinVoltage.VddGfx =\n\t\t\t(data->vdd_gfx_control == SMU7_VOLTAGE_CONTROL_BY_SVID2) ?\n\t\t\tphm_get_voltage_index(pptable_info->vddgfx_lookup_table,\n\t\t\t\t\t\tmm_table->entries[count].vddgfx) : 0;\n\t\ttable->UvdLevel[count].MinVoltage.Vddci =\n\t\t\tphm_get_voltage_id(&data->vddci_voltage_table,\n\t\t\t\t\t     mm_table->entries[count].vddc - VDDC_VDDCI_DELTA);\n\t\ttable->UvdLevel[count].MinVoltage.Phases = 1;\n\n\t\t \n\t\tresult = atomctrl_get_dfs_pll_dividers_vi(\n\t\t\t\t\thwmgr,\n\t\t\t\t\ttable->UvdLevel[count].VclkFrequency,\n\t\t\t\t\t&dividers);\n\n\t\tPP_ASSERT_WITH_CODE((!result),\n\t\t\t\t    \"can not find divide id for Vclk clock\",\n\t\t\t\t\treturn result);\n\n\t\ttable->UvdLevel[count].VclkDivider = (uint8_t)dividers.pll_post_divider;\n\n\t\tresult = atomctrl_get_dfs_pll_dividers_vi(hwmgr,\n\t\t\t\t\t\t\t  table->UvdLevel[count].DclkFrequency, &dividers);\n\t\tPP_ASSERT_WITH_CODE((!result),\n\t\t\t\t    \"can not find divide id for Dclk clock\",\n\t\t\t\t\treturn result);\n\n\t\ttable->UvdLevel[count].DclkDivider =\n\t\t\t\t\t(uint8_t)dividers.pll_post_divider;\n\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->UvdLevel[count].VclkFrequency);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->UvdLevel[count].DclkFrequency);\n\t}\n\n\treturn result;\n\n}\n\nstatic int tonga_populate_smc_vce_level(struct pp_hwmgr *hwmgr,\n\t\tSMU72_Discrete_DpmTable *table)\n{\n\tint result = 0;\n\n\tuint8_t count;\n\tpp_atomctrl_clock_dividers_vi dividers;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *pptable_info =\n\t\t\t      (struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tphm_ppt_v1_mm_clock_voltage_dependency_table *mm_table =\n\t\t\t\t\t\t     pptable_info->mm_dep_table;\n\n\ttable->VceLevelCount = (uint8_t) (mm_table->count);\n\ttable->VceBootLevel = 0;\n\n\tfor (count = 0; count < table->VceLevelCount; count++) {\n\t\ttable->VceLevel[count].Frequency =\n\t\t\tmm_table->entries[count].eclk;\n\t\ttable->VceLevel[count].MinVoltage.Vddc =\n\t\t\tphm_get_voltage_index(pptable_info->vddc_lookup_table,\n\t\t\t\tmm_table->entries[count].vddc);\n\t\ttable->VceLevel[count].MinVoltage.VddGfx =\n\t\t\t(data->vdd_gfx_control == SMU7_VOLTAGE_CONTROL_BY_SVID2) ?\n\t\t\tphm_get_voltage_index(pptable_info->vddgfx_lookup_table,\n\t\t\t\tmm_table->entries[count].vddgfx) : 0;\n\t\ttable->VceLevel[count].MinVoltage.Vddci =\n\t\t\tphm_get_voltage_id(&data->vddci_voltage_table,\n\t\t\t\tmm_table->entries[count].vddc - VDDC_VDDCI_DELTA);\n\t\ttable->VceLevel[count].MinVoltage.Phases = 1;\n\n\t\t \n\t\tresult = atomctrl_get_dfs_pll_dividers_vi(hwmgr,\n\t\t\t\t\ttable->VceLevel[count].Frequency, &dividers);\n\t\tPP_ASSERT_WITH_CODE((!result),\n\t\t\t\t\"can not find divide id for VCE engine clock\",\n\t\t\t\treturn result);\n\n\t\ttable->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider;\n\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency);\n\t}\n\n\treturn result;\n}\n\nstatic int tonga_populate_smc_acp_level(struct pp_hwmgr *hwmgr,\n\t\tSMU72_Discrete_DpmTable *table)\n{\n\tint result = 0;\n\tuint8_t count;\n\tpp_atomctrl_clock_dividers_vi dividers;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *pptable_info =\n\t\t\t     (struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tphm_ppt_v1_mm_clock_voltage_dependency_table *mm_table =\n\t\t\t\t\t\t    pptable_info->mm_dep_table;\n\n\ttable->AcpLevelCount = (uint8_t) (mm_table->count);\n\ttable->AcpBootLevel = 0;\n\n\tfor (count = 0; count < table->AcpLevelCount; count++) {\n\t\ttable->AcpLevel[count].Frequency =\n\t\t\tpptable_info->mm_dep_table->entries[count].aclk;\n\t\ttable->AcpLevel[count].MinVoltage.Vddc =\n\t\t\tphm_get_voltage_index(pptable_info->vddc_lookup_table,\n\t\t\tmm_table->entries[count].vddc);\n\t\ttable->AcpLevel[count].MinVoltage.VddGfx =\n\t\t\t(data->vdd_gfx_control == SMU7_VOLTAGE_CONTROL_BY_SVID2) ?\n\t\t\tphm_get_voltage_index(pptable_info->vddgfx_lookup_table,\n\t\t\t\tmm_table->entries[count].vddgfx) : 0;\n\t\ttable->AcpLevel[count].MinVoltage.Vddci =\n\t\t\tphm_get_voltage_id(&data->vddci_voltage_table,\n\t\t\t\tmm_table->entries[count].vddc - VDDC_VDDCI_DELTA);\n\t\ttable->AcpLevel[count].MinVoltage.Phases = 1;\n\n\t\t \n\t\tresult = atomctrl_get_dfs_pll_dividers_vi(hwmgr,\n\t\t\ttable->AcpLevel[count].Frequency, &dividers);\n\t\tPP_ASSERT_WITH_CODE((!result),\n\t\t\t\"can not find divide id for engine clock\", return result);\n\n\t\ttable->AcpLevel[count].Divider = (uint8_t)dividers.pll_post_divider;\n\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->AcpLevel[count].Frequency);\n\t}\n\n\treturn result;\n}\n\nstatic int tonga_populate_memory_timing_parameters(\n\t\tstruct pp_hwmgr *hwmgr,\n\t\tuint32_t engine_clock,\n\t\tuint32_t memory_clock,\n\t\tstruct SMU72_Discrete_MCArbDramTimingTableEntry *arb_regs\n\t\t)\n{\n\tuint32_t dramTiming;\n\tuint32_t dramTiming2;\n\tuint32_t burstTime;\n\tint result;\n\n\tresult = atomctrl_set_engine_dram_timings_rv770(hwmgr,\n\t\t\t\tengine_clock, memory_clock);\n\n\tPP_ASSERT_WITH_CODE(result == 0,\n\t\t\"Error calling VBIOS to set DRAM_TIMING.\", return result);\n\n\tdramTiming  = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING);\n\tdramTiming2 = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING2);\n\tburstTime = PHM_READ_FIELD(hwmgr->device, MC_ARB_BURST_TIME, STATE0);\n\n\tarb_regs->McArbDramTiming  = PP_HOST_TO_SMC_UL(dramTiming);\n\tarb_regs->McArbDramTiming2 = PP_HOST_TO_SMC_UL(dramTiming2);\n\tarb_regs->McArbBurstTime = (uint8_t)burstTime;\n\n\treturn 0;\n}\n\nstatic int tonga_program_memory_timing_parameters(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tint result = 0;\n\tSMU72_Discrete_MCArbDramTimingTable  arb_regs;\n\tuint32_t i, j;\n\n\tmemset(&arb_regs, 0x00, sizeof(SMU72_Discrete_MCArbDramTimingTable));\n\n\tfor (i = 0; i < data->dpm_table.sclk_table.count; i++) {\n\t\tfor (j = 0; j < data->dpm_table.mclk_table.count; j++) {\n\t\t\tresult = tonga_populate_memory_timing_parameters\n\t\t\t\t(hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value,\n\t\t\t\t data->dpm_table.mclk_table.dpm_levels[j].value,\n\t\t\t\t &arb_regs.entries[i][j]);\n\n\t\t\tif (result)\n\t\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (!result) {\n\t\tresult = smu7_copy_bytes_to_smc(\n\t\t\t\thwmgr,\n\t\t\t\tsmu_data->smu7_data.arb_table_start,\n\t\t\t\t(uint8_t *)&arb_regs,\n\t\t\t\tsizeof(SMU72_Discrete_MCArbDramTimingTable),\n\t\t\t\tSMC_RAM_END\n\t\t\t\t);\n\t}\n\n\treturn result;\n}\n\nstatic int tonga_populate_smc_boot_level(struct pp_hwmgr *hwmgr,\n\t\t\tSMU72_Discrete_DpmTable *table)\n{\n\tint result = 0;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\ttable->GraphicsBootLevel = 0;\n\ttable->MemoryBootLevel = 0;\n\n\t \n\tresult = phm_find_boot_level(&(data->dpm_table.sclk_table),\n\tdata->vbios_boot_state.sclk_bootup_value,\n\t(uint32_t *)&(smu_data->smc_state_table.GraphicsBootLevel));\n\n\tif (result != 0) {\n\t\tsmu_data->smc_state_table.GraphicsBootLevel = 0;\n\t\tpr_err(\"[powerplay] VBIOS did not find boot engine \"\n\t\t\t\t\"clock value in dependency table. \"\n\t\t\t\t\"Using Graphics DPM level 0 !\");\n\t\tresult = 0;\n\t}\n\n\tresult = phm_find_boot_level(&(data->dpm_table.mclk_table),\n\t\tdata->vbios_boot_state.mclk_bootup_value,\n\t\t(uint32_t *)&(smu_data->smc_state_table.MemoryBootLevel));\n\n\tif (result != 0) {\n\t\tsmu_data->smc_state_table.MemoryBootLevel = 0;\n\t\tpr_err(\"[powerplay] VBIOS did not find boot \"\n\t\t\t\t\"engine clock value in dependency table.\"\n\t\t\t\t\"Using Memory DPM level 0 !\");\n\t\tresult = 0;\n\t}\n\n\ttable->BootVoltage.Vddc =\n\t\tphm_get_voltage_id(&(data->vddc_voltage_table),\n\t\t\tdata->vbios_boot_state.vddc_bootup_value);\n\ttable->BootVoltage.VddGfx =\n\t\tphm_get_voltage_id(&(data->vddgfx_voltage_table),\n\t\t\tdata->vbios_boot_state.vddgfx_bootup_value);\n\ttable->BootVoltage.Vddci =\n\t\tphm_get_voltage_id(&(data->vddci_voltage_table),\n\t\t\tdata->vbios_boot_state.vddci_bootup_value);\n\ttable->BootMVdd = data->vbios_boot_state.mvdd_bootup_value;\n\n\tCONVERT_FROM_HOST_TO_SMC_US(table->BootMVdd);\n\n\treturn result;\n}\n\nstatic int tonga_populate_clock_stretcher_data_table(struct pp_hwmgr *hwmgr)\n{\n\tuint32_t ro, efuse, efuse2, clock_freq, volt_without_cks,\n\t\t\tvolt_with_cks, value;\n\tuint16_t clock_freq_u16;\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tuint8_t type, i, j, cks_setting, stretch_amount, stretch_amount2,\n\t\t\tvolt_offset = 0;\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct phm_ppt_v1_clock_voltage_dependency_table *sclk_table =\n\t\t\ttable_info->vdd_dep_on_sclk;\n\tuint32_t hw_revision, dev_id;\n\tstruct amdgpu_device *adev = hwmgr->adev;\n\n\tstretch_amount = (uint8_t)table_info->cac_dtp_table->usClockStretchAmount;\n\n\thw_revision = adev->pdev->revision;\n\tdev_id = adev->pdev->device;\n\n\t \n\tefuse = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixSMU_EFUSE_0 + (146 * 4));\n\tefuse2 = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixSMU_EFUSE_0 + (148 * 4));\n\tefuse &= 0xFF000000;\n\tefuse = efuse >> 24;\n\tefuse2 &= 0xF;\n\n\tif (efuse2 == 1)\n\t\tro = (2300 - 1350) * efuse / 255 + 1350;\n\telse\n\t\tro = (2500 - 1000) * efuse / 255 + 1000;\n\n\tif (ro >= 1660)\n\t\ttype = 0;\n\telse\n\t\ttype = 1;\n\n\t \n\tsmu_data->smc_state_table.ClockStretcherAmount = stretch_amount;\n\n\n\t \n\tfor (i = 0; i < sclk_table->count; i++) {\n\t\tsmu_data->smc_state_table.Sclk_CKS_masterEn0_7 |=\n\t\t\t\tsclk_table->entries[i].cks_enable << i;\n\t\tif (ASICID_IS_TONGA_P(dev_id, hw_revision)) {\n\t\t\tvolt_without_cks = (uint32_t)((7732 + 60 - ro - 20838 *\n\t\t\t\t(sclk_table->entries[i].clk/100) / 10000) * 1000 /\n\t\t\t\t(8730 - (5301 * (sclk_table->entries[i].clk/100) / 1000)));\n\t\t\tvolt_with_cks = (uint32_t)((5250 + 51 - ro - 2404 *\n\t\t\t\t(sclk_table->entries[i].clk/100) / 100000) * 1000 /\n\t\t\t\t(6146 - (3193 * (sclk_table->entries[i].clk/100) / 1000)));\n\t\t} else {\n\t\t\tvolt_without_cks = (uint32_t)((14041 *\n\t\t\t\t(sclk_table->entries[i].clk/100) / 10000 + 3571 + 75 - ro) * 1000 /\n\t\t\t\t(4026 - (13924 * (sclk_table->entries[i].clk/100) / 10000)));\n\t\t\tvolt_with_cks = (uint32_t)((13946 *\n\t\t\t\t(sclk_table->entries[i].clk/100) / 10000 + 3320 + 45 - ro) * 1000 /\n\t\t\t\t(3664 - (11454 * (sclk_table->entries[i].clk/100) / 10000)));\n\t\t}\n\t\tif (volt_without_cks >= volt_with_cks)\n\t\t\tvolt_offset = (uint8_t)(((volt_without_cks - volt_with_cks +\n\t\t\t\t\tsclk_table->entries[i].cks_voffset) * 100 / 625) + 1);\n\t\tsmu_data->smc_state_table.Sclk_voltageOffset[i] = volt_offset;\n\t}\n\n\tPHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE,\n\t\t\tSTRETCH_ENABLE, 0x0);\n\tPHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE,\n\t\t\tmasterReset, 0x1);\n\tPHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE,\n\t\t\tstaticEnable, 0x1);\n\tPHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE,\n\t\t\tmasterReset, 0x0);\n\n\t \n\tif (stretch_amount == 1 || stretch_amount == 2 || stretch_amount == 5)\n\t\tstretch_amount2 = 0;\n\telse if (stretch_amount == 3 || stretch_amount == 4)\n\t\tstretch_amount2 = 1;\n\telse {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_ClockStretcher);\n\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"Stretch Amount in PPTable not supported\",\n\t\t\t\treturn -EINVAL);\n\t}\n\n\tvalue = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixPWR_CKS_CNTL);\n\tvalue &= 0xFFC2FF87;\n\tsmu_data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].minFreq =\n\t\t\ttonga_clock_stretcher_lookup_table[stretch_amount2][0];\n\tsmu_data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].maxFreq =\n\t\t\ttonga_clock_stretcher_lookup_table[stretch_amount2][1];\n\tclock_freq_u16 = (uint16_t)(PP_SMC_TO_HOST_UL(smu_data->smc_state_table.\n\t\t\tGraphicsLevel[smu_data->smc_state_table.GraphicsDpmLevelCount - 1].\n\t\t\tSclkFrequency) / 100);\n\tif (tonga_clock_stretcher_lookup_table[stretch_amount2][0] <\n\t\t\tclock_freq_u16 &&\n\t    tonga_clock_stretcher_lookup_table[stretch_amount2][1] >\n\t\t\tclock_freq_u16) {\n\t\t \n\t\tvalue |= (tonga_clock_stretcher_lookup_table[stretch_amount2][3]) << 16;\n\t\t \n\t\tvalue |= (tonga_clock_stretcher_lookup_table[stretch_amount2][2]) << 18;\n\t\t \n\t\tvalue |= (tonga_clock_stretch_amount_conversion\n\t\t\t\t[tonga_clock_stretcher_lookup_table[stretch_amount2][3]]\n\t\t\t\t [stretch_amount]) << 3;\n\t}\n\tCONVERT_FROM_HOST_TO_SMC_US(smu_data->smc_state_table.CKS_LOOKUPTable.\n\t\t\tCKS_LOOKUPTableEntry[0].minFreq);\n\tCONVERT_FROM_HOST_TO_SMC_US(smu_data->smc_state_table.CKS_LOOKUPTable.\n\t\t\tCKS_LOOKUPTableEntry[0].maxFreq);\n\tsmu_data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].setting =\n\t\t\ttonga_clock_stretcher_lookup_table[stretch_amount2][2] & 0x7F;\n\tsmu_data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].setting |=\n\t\t\t(tonga_clock_stretcher_lookup_table[stretch_amount2][3]) << 7;\n\n\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixPWR_CKS_CNTL, value);\n\n\t \n\tfor (i = 0; i < 4; i++) {\n\t\t \n\t\tsmu_data->smc_state_table.ClockStretcherDataTable.\n\t\tClockStretcherDataTableEntry[i].minVID =\n\t\t\t\t(uint8_t) tonga_clock_stretcher_ddt_table[type][i][2];\n\t\tsmu_data->smc_state_table.ClockStretcherDataTable.\n\t\tClockStretcherDataTableEntry[i].maxVID =\n\t\t\t\t(uint8_t) tonga_clock_stretcher_ddt_table[type][i][3];\n\t\t \n\t\tfor (j = 0; j < smu_data->smc_state_table.GraphicsDpmLevelCount; j++) {\n\t\t\tcks_setting = 0;\n\t\t\tclock_freq = PP_SMC_TO_HOST_UL(\n\t\t\t\t\tsmu_data->smc_state_table.GraphicsLevel[j].SclkFrequency);\n\t\t\t \n\t\t\tif (clock_freq >= tonga_clock_stretcher_ddt_table[type][i][0] * 100) {\n\t\t\t\tcks_setting |= 0x2;\n\t\t\t\tif (clock_freq < tonga_clock_stretcher_ddt_table[type][i][1] * 100)\n\t\t\t\t\tcks_setting |= 0x1;\n\t\t\t}\n\t\t\tsmu_data->smc_state_table.ClockStretcherDataTable.\n\t\t\tClockStretcherDataTableEntry[i].setting |= cks_setting << (j * 2);\n\t\t}\n\t\tCONVERT_FROM_HOST_TO_SMC_US(smu_data->smc_state_table.\n\t\t\t\tClockStretcherDataTable.\n\t\t\t\tClockStretcherDataTableEntry[i].setting);\n\t}\n\n\tvalue = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\t\t\tixPWR_CKS_CNTL);\n\tvalue &= 0xFFFFFFFE;\n\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\t\t\tixPWR_CKS_CNTL, value);\n\n\treturn 0;\n}\n\nstatic int tonga_populate_vr_config(struct pp_hwmgr *hwmgr,\n\t\t\tSMU72_Discrete_DpmTable *table)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tuint16_t config;\n\n\tif (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data->vdd_gfx_control) {\n\t\t \n\t\tconfig = VR_SVI2_PLANE_1;\n\t\ttable->VRConfig |= (config<<VRCONF_VDDGFX_SHIFT);\n\n\t\tif (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data->voltage_control) {\n\t\t\tconfig = VR_SVI2_PLANE_2;\n\t\t\ttable->VRConfig |= config;\n\t\t} else {\n\t\t\tpr_err(\"VDDC and VDDGFX should \"\n\t\t\t\t\"be both on SVI2 control in splitted mode !\\n\");\n\t\t}\n\t} else {\n\t\t \n\t\tconfig = VR_MERGED_WITH_VDDC;\n\t\ttable->VRConfig |= (config<<VRCONF_VDDGFX_SHIFT);\n\n\t\t \n\t\tif (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data->voltage_control) {\n\t\t\tconfig = VR_SVI2_PLANE_1;\n\t\t\ttable->VRConfig |= config;\n\t\t} else {\n\t\t\tpr_err(\"VDDC should be on \"\n\t\t\t\t\t\"SVI2 control in merged mode !\\n\");\n\t\t}\n\t}\n\n\t \n\tif (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data->vddci_control) {\n\t\tconfig = VR_SVI2_PLANE_2;   \n\t\ttable->VRConfig |= (config<<VRCONF_VDDCI_SHIFT);\n\t} else if (SMU7_VOLTAGE_CONTROL_BY_GPIO == data->vddci_control) {\n\t\tconfig = VR_SMIO_PATTERN_1;\n\t\ttable->VRConfig |= (config<<VRCONF_VDDCI_SHIFT);\n\t}\n\n\t \n\tif (SMU7_VOLTAGE_CONTROL_BY_GPIO == data->mvdd_control) {\n\t\tconfig = VR_SMIO_PATTERN_2;\n\t\ttable->VRConfig |= (config<<VRCONF_MVDD_SHIFT);\n\t}\n\n\treturn 0;\n}\n\nstatic int tonga_init_arb_table_index(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *smu_data = (struct tonga_smumgr *)(hwmgr->smu_backend);\n\tuint32_t tmp;\n\tint result;\n\n\t \n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\t\tsmu_data->smu7_data.arb_table_start, &tmp, SMC_RAM_END);\n\n\tif (result != 0)\n\t\treturn result;\n\n\ttmp &= 0x00FFFFFF;\n\ttmp |= ((uint32_t)MC_CG_ARB_FREQ_F1) << 24;\n\n\treturn smu7_write_smc_sram_dword(hwmgr,\n\t\t\tsmu_data->smu7_data.arb_table_start, tmp, SMC_RAM_END);\n}\n\n\nstatic int tonga_populate_bapm_parameters_in_dpm_table(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tconst struct tonga_pt_defaults *defaults = smu_data->power_tune_defaults;\n\tSMU72_Discrete_DpmTable  *dpm_table = &(smu_data->smc_state_table);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct phm_cac_tdp_table *cac_dtp_table = table_info->cac_dtp_table;\n\tint  i, j, k;\n\tconst uint16_t *pdef1, *pdef2;\n\n\tdpm_table->DefaultTdp = PP_HOST_TO_SMC_US(\n\t\t\t(uint16_t)(cac_dtp_table->usTDP * 256));\n\tdpm_table->TargetTdp = PP_HOST_TO_SMC_US(\n\t\t\t(uint16_t)(cac_dtp_table->usConfigurableTDP * 256));\n\n\tPP_ASSERT_WITH_CODE(cac_dtp_table->usTargetOperatingTemp <= 255,\n\t\t\t\"Target Operating Temp is out of Range !\",\n\t\t\t);\n\n\tdpm_table->GpuTjMax = (uint8_t)(cac_dtp_table->usTargetOperatingTemp);\n\tdpm_table->GpuTjHyst = 8;\n\n\tdpm_table->DTEAmbientTempBase = defaults->dte_ambient_temp_base;\n\n\tdpm_table->BAPM_TEMP_GRADIENT =\n\t\t\t\tPP_HOST_TO_SMC_UL(defaults->bapm_temp_gradient);\n\tpdef1 = defaults->bapmti_r;\n\tpdef2 = defaults->bapmti_rc;\n\n\tfor (i = 0; i < SMU72_DTE_ITERATIONS; i++) {\n\t\tfor (j = 0; j < SMU72_DTE_SOURCES; j++) {\n\t\t\tfor (k = 0; k < SMU72_DTE_SINKS; k++) {\n\t\t\t\tdpm_table->BAPMTI_R[i][j][k] =\n\t\t\t\t\t\tPP_HOST_TO_SMC_US(*pdef1);\n\t\t\t\tdpm_table->BAPMTI_RC[i][j][k] =\n\t\t\t\t\t\tPP_HOST_TO_SMC_US(*pdef2);\n\t\t\t\tpdef1++;\n\t\t\t\tpdef2++;\n\t\t\t}\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int tonga_populate_svi_load_line(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tconst struct tonga_pt_defaults *defaults = smu_data->power_tune_defaults;\n\n\tsmu_data->power_tune_table.SviLoadLineEn = defaults->svi_load_line_en;\n\tsmu_data->power_tune_table.SviLoadLineVddC = defaults->svi_load_line_vddC;\n\tsmu_data->power_tune_table.SviLoadLineTrimVddC = 3;\n\tsmu_data->power_tune_table.SviLoadLineOffsetVddC = 0;\n\n\treturn 0;\n}\n\nstatic int tonga_populate_tdc_limit(struct pp_hwmgr *hwmgr)\n{\n\tuint16_t tdc_limit;\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tconst struct tonga_pt_defaults *defaults = smu_data->power_tune_defaults;\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\n\t \n\ttdc_limit = (uint16_t)(table_info->cac_dtp_table->usTDC * 256);\n\tsmu_data->power_tune_table.TDC_VDDC_PkgLimit =\n\t\t\tCONVERT_FROM_HOST_TO_SMC_US(tdc_limit);\n\tsmu_data->power_tune_table.TDC_VDDC_ThrottleReleaseLimitPerc =\n\t\t\tdefaults->tdc_vddc_throttle_release_limit_perc;\n\tsmu_data->power_tune_table.TDC_MAWt = defaults->tdc_mawt;\n\n\treturn 0;\n}\n\nstatic int tonga_populate_dw8(struct pp_hwmgr *hwmgr, uint32_t fuse_table_offset)\n{\n\tstruct tonga_smumgr *smu_data =\n\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tconst struct tonga_pt_defaults *defaults = smu_data->power_tune_defaults;\n\tuint32_t temp;\n\n\tif (smu7_read_smc_sram_dword(hwmgr,\n\t\t\tfuse_table_offset +\n\t\t\toffsetof(SMU72_Discrete_PmFuses, TdcWaterfallCtl),\n\t\t\t(uint32_t *)&temp, SMC_RAM_END))\n\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"Attempt to read PmFuses.DW6 \"\n\t\t\t\t\"(SviLoadLineEn) from SMC Failed !\",\n\t\t\t\treturn -EINVAL);\n\telse\n\t\tsmu_data->power_tune_table.TdcWaterfallCtl = defaults->tdc_waterfall_ctl;\n\n\treturn 0;\n}\n\nstatic int tonga_populate_temperature_scaler(struct pp_hwmgr *hwmgr)\n{\n\tint i;\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\n\t \n\tfor (i = 0; i < 16; i++)\n\t\tsmu_data->power_tune_table.LPMLTemperatureScaler[i] = 0;\n\n\treturn 0;\n}\n\nstatic int tonga_populate_fuzzy_fan(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *smu_data = (struct tonga_smumgr *)(hwmgr->smu_backend);\n\n\tif ((hwmgr->thermal_controller.advanceFanControlParameters.\n\t\t\tusFanOutputSensitivity & (1 << 15)) ||\n\t\t(hwmgr->thermal_controller.advanceFanControlParameters.usFanOutputSensitivity == 0))\n\t\thwmgr->thermal_controller.advanceFanControlParameters.\n\t\tusFanOutputSensitivity = hwmgr->thermal_controller.\n\t\t\tadvanceFanControlParameters.usDefaultFanOutputSensitivity;\n\n\tsmu_data->power_tune_table.FuzzyFan_PwmSetDelta =\n\t\t\tPP_HOST_TO_SMC_US(hwmgr->thermal_controller.\n\t\t\t\t\tadvanceFanControlParameters.usFanOutputSensitivity);\n\treturn 0;\n}\n\nstatic int tonga_populate_gnb_lpml(struct pp_hwmgr *hwmgr)\n{\n\tint i;\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\n\t \n\tfor (i = 0; i < 16; i++)\n\t\tsmu_data->power_tune_table.GnbLPML[i] = 0;\n\n\treturn 0;\n}\n\nstatic int tonga_populate_bapm_vddc_base_leakage_sidd(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tuint16_t hi_sidd = smu_data->power_tune_table.BapmVddCBaseLeakageHiSidd;\n\tuint16_t lo_sidd = smu_data->power_tune_table.BapmVddCBaseLeakageLoSidd;\n\tstruct phm_cac_tdp_table *cac_table = table_info->cac_dtp_table;\n\n\thi_sidd = (uint16_t)(cac_table->usHighCACLeakage / 100 * 256);\n\tlo_sidd = (uint16_t)(cac_table->usLowCACLeakage / 100 * 256);\n\n\tsmu_data->power_tune_table.BapmVddCBaseLeakageHiSidd =\n\t\t\tCONVERT_FROM_HOST_TO_SMC_US(hi_sidd);\n\tsmu_data->power_tune_table.BapmVddCBaseLeakageLoSidd =\n\t\t\tCONVERT_FROM_HOST_TO_SMC_US(lo_sidd);\n\n\treturn 0;\n}\n\nstatic int tonga_populate_pm_fuses(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tuint32_t pm_fuse_table_offset;\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_PowerContainment)) {\n\t\tif (smu7_read_smc_sram_dword(hwmgr,\n\t\t\t\tSMU72_FIRMWARE_HEADER_LOCATION +\n\t\t\t\toffsetof(SMU72_Firmware_Header, PmFuseTable),\n\t\t\t\t&pm_fuse_table_offset, SMC_RAM_END))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"Attempt to get pm_fuse_table_offset Failed !\",\n\t\t\t\treturn -EINVAL);\n\n\t\t \n\t\tif (tonga_populate_svi_load_line(hwmgr))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"Attempt to populate SviLoadLine Failed !\",\n\t\t\t\treturn -EINVAL);\n\t\t \n\t\tif (tonga_populate_tdc_limit(hwmgr))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\t\"Attempt to populate TDCLimit Failed !\",\n\t\t\t\t\treturn -EINVAL);\n\t\t \n\t\tif (tonga_populate_dw8(hwmgr, pm_fuse_table_offset))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"Attempt to populate TdcWaterfallCtl Failed !\",\n\t\t\t\treturn -EINVAL);\n\n\t\t \n\t\tif (tonga_populate_temperature_scaler(hwmgr) != 0)\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"Attempt to populate LPMLTemperatureScaler Failed !\",\n\t\t\t\treturn -EINVAL);\n\n\t\t \n\t\tif (tonga_populate_fuzzy_fan(hwmgr))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"Attempt to populate Fuzzy Fan \"\n\t\t\t\t\"Control parameters Failed !\",\n\t\t\t\treturn -EINVAL);\n\n\t\t \n\t\tif (tonga_populate_gnb_lpml(hwmgr))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"Attempt to populate GnbLPML Failed !\",\n\t\t\t\treturn -EINVAL);\n\n\t\t \n\t\tif (tonga_populate_bapm_vddc_base_leakage_sidd(hwmgr))\n\t\t\tPP_ASSERT_WITH_CODE(\n\t\t\t\tfalse,\n\t\t\t\t\"Attempt to populate BapmVddCBaseLeakage \"\n\t\t\t\t\"Hi and Lo Sidd Failed !\",\n\t\t\t\treturn -EINVAL);\n\n\t\tif (smu7_copy_bytes_to_smc(hwmgr, pm_fuse_table_offset,\n\t\t\t\t(uint8_t *)&smu_data->power_tune_table,\n\t\t\t\tsizeof(struct SMU72_Discrete_PmFuses), SMC_RAM_END))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\t\"Attempt to download PmFuseTable Failed !\",\n\t\t\t\t\treturn -EINVAL);\n\t}\n\treturn 0;\n}\n\nstatic int tonga_populate_mc_reg_address(struct pp_hwmgr *hwmgr,\n\t\t\t\t SMU72_Discrete_MCRegisters *mc_reg_table)\n{\n\tconst struct tonga_smumgr *smu_data = (struct tonga_smumgr *)hwmgr->smu_backend;\n\n\tuint32_t i, j;\n\n\tfor (i = 0, j = 0; j < smu_data->mc_reg_table.last; j++) {\n\t\tif (smu_data->mc_reg_table.validflag & 1<<j) {\n\t\t\tPP_ASSERT_WITH_CODE(\n\t\t\t\ti < SMU72_DISCRETE_MC_REGISTER_ARRAY_SIZE,\n\t\t\t\t\"Index of mc_reg_table->address[] array \"\n\t\t\t\t\"out of boundary\",\n\t\t\t\treturn -EINVAL);\n\t\t\tmc_reg_table->address[i].s0 =\n\t\t\t\tPP_HOST_TO_SMC_US(smu_data->mc_reg_table.mc_reg_address[j].s0);\n\t\t\tmc_reg_table->address[i].s1 =\n\t\t\t\tPP_HOST_TO_SMC_US(smu_data->mc_reg_table.mc_reg_address[j].s1);\n\t\t\ti++;\n\t\t}\n\t}\n\n\tmc_reg_table->last = (uint8_t)i;\n\n\treturn 0;\n}\n\n \nstatic void tonga_convert_mc_registers(\n\tconst struct tonga_mc_reg_entry *entry,\n\tSMU72_Discrete_MCRegisterSet *data,\n\tuint32_t num_entries, uint32_t valid_flag)\n{\n\tuint32_t i, j;\n\n\tfor (i = 0, j = 0; j < num_entries; j++) {\n\t\tif (valid_flag & 1<<j) {\n\t\t\tdata->value[i] = PP_HOST_TO_SMC_UL(entry->mc_data[j]);\n\t\t\ti++;\n\t\t}\n\t}\n}\n\nstatic int tonga_convert_mc_reg_table_entry_to_smc(\n\t\tstruct pp_hwmgr *hwmgr,\n\t\tconst uint32_t memory_clock,\n\t\tSMU72_Discrete_MCRegisterSet *mc_reg_table_data\n\t\t)\n{\n\tstruct tonga_smumgr *smu_data = (struct tonga_smumgr *)(hwmgr->smu_backend);\n\tuint32_t i = 0;\n\n\tfor (i = 0; i < smu_data->mc_reg_table.num_entries; i++) {\n\t\tif (memory_clock <=\n\t\t\tsmu_data->mc_reg_table.mc_reg_table_entry[i].mclk_max) {\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tif ((i == smu_data->mc_reg_table.num_entries) && (i > 0))\n\t\t--i;\n\n\ttonga_convert_mc_registers(&smu_data->mc_reg_table.mc_reg_table_entry[i],\n\t\t\t\tmc_reg_table_data, smu_data->mc_reg_table.last,\n\t\t\t\tsmu_data->mc_reg_table.validflag);\n\n\treturn 0;\n}\n\nstatic int tonga_convert_mc_reg_table_to_smc(struct pp_hwmgr *hwmgr,\n\t\tSMU72_Discrete_MCRegisters *mc_regs)\n{\n\tint result = 0;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tint res;\n\tuint32_t i;\n\n\tfor (i = 0; i < data->dpm_table.mclk_table.count; i++) {\n\t\tres = tonga_convert_mc_reg_table_entry_to_smc(\n\t\t\t\thwmgr,\n\t\t\t\tdata->dpm_table.mclk_table.dpm_levels[i].value,\n\t\t\t\t&mc_regs->data[i]\n\t\t\t\t);\n\n\t\tif (0 != res)\n\t\t\tresult = res;\n\t}\n\n\treturn result;\n}\n\nstatic int tonga_update_and_upload_mc_reg_table(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *smu_data = (struct tonga_smumgr *)(hwmgr->smu_backend);\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tuint32_t address;\n\tint32_t result;\n\n\tif (0 == (data->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_MCLK))\n\t\treturn 0;\n\n\n\tmemset(&smu_data->mc_regs, 0, sizeof(SMU72_Discrete_MCRegisters));\n\n\tresult = tonga_convert_mc_reg_table_to_smc(hwmgr, &(smu_data->mc_regs));\n\n\tif (result != 0)\n\t\treturn result;\n\n\n\taddress = smu_data->smu7_data.mc_reg_table_start +\n\t\t\t(uint32_t)offsetof(SMU72_Discrete_MCRegisters, data[0]);\n\n\treturn  smu7_copy_bytes_to_smc(\n\t\t\thwmgr, address,\n\t\t\t(uint8_t *)&smu_data->mc_regs.data[0],\n\t\t\tsizeof(SMU72_Discrete_MCRegisterSet) *\n\t\t\tdata->dpm_table.mclk_table.count,\n\t\t\tSMC_RAM_END);\n}\n\nstatic int tonga_populate_initial_mc_reg_table(struct pp_hwmgr *hwmgr)\n{\n\tint result;\n\tstruct tonga_smumgr *smu_data = (struct tonga_smumgr *)(hwmgr->smu_backend);\n\n\tmemset(&smu_data->mc_regs, 0x00, sizeof(SMU72_Discrete_MCRegisters));\n\tresult = tonga_populate_mc_reg_address(hwmgr, &(smu_data->mc_regs));\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to initialize MCRegTable for the MC register addresses !\",\n\t\treturn result;);\n\n\tresult = tonga_convert_mc_reg_table_to_smc(hwmgr, &smu_data->mc_regs);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to initialize MCRegTable for driver state !\",\n\t\treturn result;);\n\n\treturn smu7_copy_bytes_to_smc(hwmgr, smu_data->smu7_data.mc_reg_table_start,\n\t\t\t(uint8_t *)&smu_data->mc_regs, sizeof(SMU72_Discrete_MCRegisters), SMC_RAM_END);\n}\n\nstatic void tonga_initialize_power_tune_defaults(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *smu_data = (struct tonga_smumgr *)(hwmgr->smu_backend);\n\tstruct  phm_ppt_v1_information *table_info =\n\t\t\t(struct  phm_ppt_v1_information *)(hwmgr->pptable);\n\n\tif (table_info &&\n\t\t\ttable_info->cac_dtp_table->usPowerTuneDataSetID <= POWERTUNE_DEFAULT_SET_MAX &&\n\t\t\ttable_info->cac_dtp_table->usPowerTuneDataSetID)\n\t\tsmu_data->power_tune_defaults =\n\t\t\t\t&tonga_power_tune_data_set_array\n\t\t\t\t[table_info->cac_dtp_table->usPowerTuneDataSetID - 1];\n\telse\n\t\tsmu_data->power_tune_defaults = &tonga_power_tune_data_set_array[0];\n}\n\nstatic int tonga_init_smc_table(struct pp_hwmgr *hwmgr)\n{\n\tint result;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct tonga_smumgr *smu_data =\n\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tSMU72_Discrete_DpmTable *table = &(smu_data->smc_state_table);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\n\tuint8_t i;\n\tpp_atomctrl_gpio_pin_assignment gpio_pin_assignment;\n\n\n\tmemset(&(smu_data->smc_state_table), 0x00, sizeof(smu_data->smc_state_table));\n\n\ttonga_initialize_power_tune_defaults(hwmgr);\n\n\tif (SMU7_VOLTAGE_CONTROL_NONE != data->voltage_control)\n\t\ttonga_populate_smc_voltage_tables(hwmgr, table);\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_AutomaticDCTransition))\n\t\ttable->SystemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC;\n\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_StepVddc))\n\t\ttable->SystemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC;\n\n\tif (data->is_memory_gddr5)\n\t\ttable->SystemFlags |= PPSMC_SYSTEMFLAG_GDDR5;\n\n\ti = PHM_READ_FIELD(hwmgr->device, CC_MC_MAX_CHANNEL, NOOFCHAN);\n\n\tif (i == 1 || i == 0)\n\t\ttable->SystemFlags |= 0x40;\n\n\tif (data->ulv_supported && table_info->us_ulv_voltage_offset) {\n\t\tresult = tonga_populate_ulv_state(hwmgr, table);\n\t\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"Failed to initialize ULV state !\",\n\t\t\treturn result;);\n\n\t\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixCG_ULV_PARAMETER, 0x40035);\n\t}\n\n\tresult = tonga_populate_smc_link_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to initialize Link Level !\", return result);\n\n\tresult = tonga_populate_all_graphic_levels(hwmgr);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to initialize Graphics Level !\", return result);\n\n\tresult = tonga_populate_all_memory_levels(hwmgr);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to initialize Memory Level !\", return result);\n\n\tresult = tonga_populate_smc_acpi_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to initialize ACPI Level !\", return result);\n\n\tresult = tonga_populate_smc_vce_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to initialize VCE Level !\", return result);\n\n\tresult = tonga_populate_smc_acp_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to initialize ACP Level !\", return result);\n\n\t \n\tresult = tonga_program_memory_timing_parameters(hwmgr);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to Write ARB settings for the initial state.\",\n\t\treturn result;);\n\n\tresult = tonga_populate_smc_uvd_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to initialize UVD Level !\", return result);\n\n\tresult = tonga_populate_smc_boot_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to initialize Boot Level !\", return result);\n\n\ttonga_populate_bapm_parameters_in_dpm_table(hwmgr);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to populate BAPM Parameters !\", return result);\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_ClockStretcher)) {\n\t\tresult = tonga_populate_clock_stretcher_data_table(hwmgr);\n\t\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"Failed to populate Clock Stretcher Data Table !\",\n\t\t\treturn result;);\n\t}\n\ttable->GraphicsVoltageChangeEnable  = 1;\n\ttable->GraphicsThermThrottleEnable  = 1;\n\ttable->GraphicsInterval = 1;\n\ttable->VoltageInterval  = 1;\n\ttable->ThermalInterval  = 1;\n\ttable->TemperatureLimitHigh =\n\t\ttable_info->cac_dtp_table->usTargetOperatingTemp *\n\t\tSMU7_Q88_FORMAT_CONVERSION_UNIT;\n\ttable->TemperatureLimitLow =\n\t\t(table_info->cac_dtp_table->usTargetOperatingTemp - 1) *\n\t\tSMU7_Q88_FORMAT_CONVERSION_UNIT;\n\ttable->MemoryVoltageChangeEnable  = 1;\n\ttable->MemoryInterval  = 1;\n\ttable->VoltageResponseTime  = 0;\n\ttable->PhaseResponseTime  = 0;\n\ttable->MemoryThermThrottleEnable  = 1;\n\n\t \n\tPP_ASSERT_WITH_CODE((1 <= data->dpm_table.pcie_speed_table.count),\n\t\t\t\"There must be 1 or more PCIE levels defined in PPTable.\",\n\t\t\treturn -EINVAL);\n\n\ttable->PCIeBootLinkLevel = (uint8_t) (data->dpm_table.pcie_speed_table.count);\n\n\ttable->PCIeGenInterval  = 1;\n\n\tresult = tonga_populate_vr_config(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to populate VRConfig setting !\", return result);\n\tdata->vr_config = table->VRConfig;\n\ttable->ThermGpio  = 17;\n\ttable->SclkStepSize = 0x4000;\n\n\tif (atomctrl_get_pp_assign_pin(hwmgr, VDDC_VRHOT_GPIO_PINID,\n\t\t\t\t\t\t&gpio_pin_assignment)) {\n\t\ttable->VRHotGpio = gpio_pin_assignment.uc_gpio_pin_bit_shift;\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_RegulatorHot);\n\t} else {\n\t\ttable->VRHotGpio = SMU7_UNUSED_GPIO_PIN;\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_RegulatorHot);\n\t}\n\n\tif (atomctrl_get_pp_assign_pin(hwmgr, PP_AC_DC_SWITCH_GPIO_PINID,\n\t\t\t\t\t\t&gpio_pin_assignment)) {\n\t\ttable->AcDcGpio = gpio_pin_assignment.uc_gpio_pin_bit_shift;\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_AutomaticDCTransition);\n\t} else {\n\t\ttable->AcDcGpio = SMU7_UNUSED_GPIO_PIN;\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_AutomaticDCTransition);\n\t}\n\n\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\tPHM_PlatformCaps_Falcon_QuickTransition);\n\n\tif (0) {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_AutomaticDCTransition);\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_Falcon_QuickTransition);\n\t}\n\n\tif (atomctrl_get_pp_assign_pin(hwmgr,\n\t\t\tTHERMAL_INT_OUTPUT_GPIO_PINID, &gpio_pin_assignment)) {\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_ThermalOutGPIO);\n\n\t\ttable->ThermOutGpio = gpio_pin_assignment.uc_gpio_pin_bit_shift;\n\n\t\ttable->ThermOutPolarity =\n\t\t\t(0 == (cgs_read_register(hwmgr->device, mmGPIOPAD_A) &\n\t\t\t(1 << gpio_pin_assignment.uc_gpio_pin_bit_shift))) ? 1 : 0;\n\n\t\ttable->ThermOutMode = SMU7_THERM_OUT_MODE_THERM_ONLY;\n\n\t\t \n\t\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_RegulatorHot) &&\n\t\t\tphm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_CombinePCCWithThermalSignal)){\n\t\t\ttable->ThermOutMode = SMU7_THERM_OUT_MODE_THERM_VRHOT;\n\t\t}\n\t} else {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_ThermalOutGPIO);\n\n\t\ttable->ThermOutGpio = 17;\n\t\ttable->ThermOutPolarity = 1;\n\t\ttable->ThermOutMode = SMU7_THERM_OUT_MODE_DISABLE;\n\t}\n\n\tfor (i = 0; i < SMU72_MAX_ENTRIES_SMIO; i++)\n\t\ttable->Smio[i] = PP_HOST_TO_SMC_UL(table->Smio[i]);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->SystemFlags);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->VRConfig);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->SmioMask1);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->SmioMask2);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->SclkStepSize);\n\tCONVERT_FROM_HOST_TO_SMC_US(table->TemperatureLimitHigh);\n\tCONVERT_FROM_HOST_TO_SMC_US(table->TemperatureLimitLow);\n\tCONVERT_FROM_HOST_TO_SMC_US(table->VoltageResponseTime);\n\tCONVERT_FROM_HOST_TO_SMC_US(table->PhaseResponseTime);\n\n\t \n\tresult = smu7_copy_bytes_to_smc(\n\t\t\thwmgr,\n\t\t\tsmu_data->smu7_data.dpm_table_start + offsetof(SMU72_Discrete_DpmTable, SystemFlags),\n\t\t\t(uint8_t *)&(table->SystemFlags),\n\t\t\tsizeof(SMU72_Discrete_DpmTable) - 3 * sizeof(SMU72_PIDController),\n\t\t\tSMC_RAM_END);\n\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\"Failed to upload dpm data to SMC memory !\", return result;);\n\n\tresult = tonga_init_arb_table_index(hwmgr);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"Failed to upload arb data to SMC memory !\", return result);\n\n\ttonga_populate_pm_fuses(hwmgr);\n\tPP_ASSERT_WITH_CODE((!result),\n\t\t\"Failed to populate initialize pm fuses !\", return result);\n\n\tresult = tonga_populate_initial_mc_reg_table(hwmgr);\n\tPP_ASSERT_WITH_CODE((!result),\n\t\t\"Failed to populate initialize MC Reg table !\", return result);\n\n\treturn 0;\n}\n\nstatic int tonga_thermal_setup_fan_table(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *smu_data =\n\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tSMU72_Discrete_FanTable fan_table = { FDO_MODE_HARDWARE };\n\tuint32_t duty100;\n\tuint32_t t_diff1, t_diff2, pwm_diff1, pwm_diff2;\n\tuint16_t fdo_min, slope1, slope2;\n\tuint32_t reference_clock;\n\tint res;\n\tuint64_t tmp64;\n\n\tif (!phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\t\tPHM_PlatformCaps_MicrocodeFanControl))\n\t\treturn 0;\n\n\tif (hwmgr->thermal_controller.fanInfo.bNoFan) {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_MicrocodeFanControl);\n\t\treturn 0;\n\t}\n\n\tif (0 == smu_data->smu7_data.fan_table_start) {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\t\tPHM_PlatformCaps_MicrocodeFanControl);\n\t\treturn 0;\n\t}\n\n\tduty100 = PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device,\n\t\t\t\t\t\tCGS_IND_REG__SMC,\n\t\t\t\t\t\tCG_FDO_CTRL1, FMAX_DUTY100);\n\n\tif (0 == duty100) {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_MicrocodeFanControl);\n\t\treturn 0;\n\t}\n\n\ttmp64 = hwmgr->thermal_controller.advanceFanControlParameters.usPWMMin * duty100;\n\tdo_div(tmp64, 10000);\n\tfdo_min = (uint16_t)tmp64;\n\n\tt_diff1 = hwmgr->thermal_controller.advanceFanControlParameters.usTMed -\n\t\t   hwmgr->thermal_controller.advanceFanControlParameters.usTMin;\n\tt_diff2 = hwmgr->thermal_controller.advanceFanControlParameters.usTHigh -\n\t\t  hwmgr->thermal_controller.advanceFanControlParameters.usTMed;\n\n\tpwm_diff1 = hwmgr->thermal_controller.advanceFanControlParameters.usPWMMed -\n\t\t    hwmgr->thermal_controller.advanceFanControlParameters.usPWMMin;\n\tpwm_diff2 = hwmgr->thermal_controller.advanceFanControlParameters.usPWMHigh -\n\t\t    hwmgr->thermal_controller.advanceFanControlParameters.usPWMMed;\n\n\tslope1 = (uint16_t)((50 + ((16 * duty100 * pwm_diff1) / t_diff1)) / 100);\n\tslope2 = (uint16_t)((50 + ((16 * duty100 * pwm_diff2) / t_diff2)) / 100);\n\n\tfan_table.TempMin = cpu_to_be16((50 + hwmgr->thermal_controller.advanceFanControlParameters.usTMin) / 100);\n\tfan_table.TempMed = cpu_to_be16((50 + hwmgr->thermal_controller.advanceFanControlParameters.usTMed) / 100);\n\tfan_table.TempMax = cpu_to_be16((50 + hwmgr->thermal_controller.advanceFanControlParameters.usTMax) / 100);\n\n\tfan_table.Slope1 = cpu_to_be16(slope1);\n\tfan_table.Slope2 = cpu_to_be16(slope2);\n\n\tfan_table.FdoMin = cpu_to_be16(fdo_min);\n\n\tfan_table.HystDown = cpu_to_be16(hwmgr->thermal_controller.advanceFanControlParameters.ucTHyst);\n\n\tfan_table.HystUp = cpu_to_be16(1);\n\n\tfan_table.HystSlope = cpu_to_be16(1);\n\n\tfan_table.TempRespLim = cpu_to_be16(5);\n\n\treference_clock = amdgpu_asic_get_xclk((struct amdgpu_device *)hwmgr->adev);\n\n\tfan_table.RefreshPeriod = cpu_to_be32((hwmgr->thermal_controller.advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600);\n\n\tfan_table.FdoMax = cpu_to_be16((uint16_t)duty100);\n\n\tfan_table.TempSrc = (uint8_t)PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, CG_MULT_THERMAL_CTRL, TEMP_SEL);\n\n\tfan_table.FanControl_GL_Flag = 1;\n\n\tres = smu7_copy_bytes_to_smc(hwmgr,\n\t\t\t\t\tsmu_data->smu7_data.fan_table_start,\n\t\t\t\t\t(uint8_t *)&fan_table,\n\t\t\t\t\t(uint32_t)sizeof(fan_table),\n\t\t\t\t\tSMC_RAM_END);\n\n\treturn res;\n}\n\n\nstatic int tonga_program_mem_timing_parameters(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\n\tif (data->need_update_smu7_dpm_table &\n\t\t(DPMTABLE_OD_UPDATE_SCLK | DPMTABLE_OD_UPDATE_MCLK))\n\t\treturn tonga_program_memory_timing_parameters(hwmgr);\n\n\treturn 0;\n}\n\nstatic int tonga_update_sclk_threshold(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct tonga_smumgr *smu_data =\n\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\n\tint result = 0;\n\tuint32_t low_sclk_interrupt_threshold = 0;\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_SclkThrottleLowNotification)\n\t\t&& (data->low_sclk_interrupt_threshold != 0)) {\n\t\tlow_sclk_interrupt_threshold =\n\t\t\t\tdata->low_sclk_interrupt_threshold;\n\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(low_sclk_interrupt_threshold);\n\n\t\tresult = smu7_copy_bytes_to_smc(\n\t\t\t\thwmgr,\n\t\t\t\tsmu_data->smu7_data.dpm_table_start +\n\t\t\t\toffsetof(SMU72_Discrete_DpmTable,\n\t\t\t\t\tLowSclkInterruptThreshold),\n\t\t\t\t(uint8_t *)&low_sclk_interrupt_threshold,\n\t\t\t\tsizeof(uint32_t),\n\t\t\t\tSMC_RAM_END);\n\t}\n\n\tresult = tonga_update_and_upload_mc_reg_table(hwmgr);\n\n\tPP_ASSERT_WITH_CODE((!result),\n\t\t\t\t\"Failed to upload MC reg table !\",\n\t\t\t\treturn result);\n\n\tresult = tonga_program_mem_timing_parameters(hwmgr);\n\tPP_ASSERT_WITH_CODE((result == 0),\n\t\t\t\"Failed to program memory timing parameters !\",\n\t\t\t);\n\n\treturn result;\n}\n\nstatic uint32_t tonga_get_offsetof(uint32_t type, uint32_t member)\n{\n\tswitch (type) {\n\tcase SMU_SoftRegisters:\n\t\tswitch (member) {\n\t\tcase HandshakeDisables:\n\t\t\treturn offsetof(SMU72_SoftRegisters, HandshakeDisables);\n\t\tcase VoltageChangeTimeout:\n\t\t\treturn offsetof(SMU72_SoftRegisters, VoltageChangeTimeout);\n\t\tcase AverageGraphicsActivity:\n\t\t\treturn offsetof(SMU72_SoftRegisters, AverageGraphicsActivity);\n\t\tcase AverageMemoryActivity:\n\t\t\treturn offsetof(SMU72_SoftRegisters, AverageMemoryActivity);\n\t\tcase PreVBlankGap:\n\t\t\treturn offsetof(SMU72_SoftRegisters, PreVBlankGap);\n\t\tcase VBlankTimeout:\n\t\t\treturn offsetof(SMU72_SoftRegisters, VBlankTimeout);\n\t\tcase UcodeLoadStatus:\n\t\t\treturn offsetof(SMU72_SoftRegisters, UcodeLoadStatus);\n\t\tcase DRAM_LOG_ADDR_H:\n\t\t\treturn offsetof(SMU72_SoftRegisters, DRAM_LOG_ADDR_H);\n\t\tcase DRAM_LOG_ADDR_L:\n\t\t\treturn offsetof(SMU72_SoftRegisters, DRAM_LOG_ADDR_L);\n\t\tcase DRAM_LOG_PHY_ADDR_H:\n\t\t\treturn offsetof(SMU72_SoftRegisters, DRAM_LOG_PHY_ADDR_H);\n\t\tcase DRAM_LOG_PHY_ADDR_L:\n\t\t\treturn offsetof(SMU72_SoftRegisters, DRAM_LOG_PHY_ADDR_L);\n\t\tcase DRAM_LOG_BUFF_SIZE:\n\t\t\treturn offsetof(SMU72_SoftRegisters, DRAM_LOG_BUFF_SIZE);\n\t\t}\n\t\tbreak;\n\tcase SMU_Discrete_DpmTable:\n\t\tswitch (member) {\n\t\tcase UvdBootLevel:\n\t\t\treturn offsetof(SMU72_Discrete_DpmTable, UvdBootLevel);\n\t\tcase VceBootLevel:\n\t\t\treturn offsetof(SMU72_Discrete_DpmTable, VceBootLevel);\n\t\tcase LowSclkInterruptThreshold:\n\t\t\treturn offsetof(SMU72_Discrete_DpmTable, LowSclkInterruptThreshold);\n\t\t}\n\t\tbreak;\n\t}\n\tpr_warn(\"can't get the offset of type %x member %x\\n\", type, member);\n\treturn 0;\n}\n\nstatic uint32_t tonga_get_mac_definition(uint32_t value)\n{\n\tswitch (value) {\n\tcase SMU_MAX_LEVELS_GRAPHICS:\n\t\treturn SMU72_MAX_LEVELS_GRAPHICS;\n\tcase SMU_MAX_LEVELS_MEMORY:\n\t\treturn SMU72_MAX_LEVELS_MEMORY;\n\tcase SMU_MAX_LEVELS_LINK:\n\t\treturn SMU72_MAX_LEVELS_LINK;\n\tcase SMU_MAX_ENTRIES_SMIO:\n\t\treturn SMU72_MAX_ENTRIES_SMIO;\n\tcase SMU_MAX_LEVELS_VDDC:\n\t\treturn SMU72_MAX_LEVELS_VDDC;\n\tcase SMU_MAX_LEVELS_VDDGFX:\n\t\treturn SMU72_MAX_LEVELS_VDDGFX;\n\tcase SMU_MAX_LEVELS_VDDCI:\n\t\treturn SMU72_MAX_LEVELS_VDDCI;\n\tcase SMU_MAX_LEVELS_MVDD:\n\t\treturn SMU72_MAX_LEVELS_MVDD;\n\t}\n\tpr_warn(\"can't get the mac value %x\\n\", value);\n\n\treturn 0;\n}\n\nstatic int tonga_update_uvd_smc_table(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tuint32_t mm_boot_level_offset, mm_boot_level_value;\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\n\tsmu_data->smc_state_table.UvdBootLevel = 0;\n\tif (table_info->mm_dep_table->count > 0)\n\t\tsmu_data->smc_state_table.UvdBootLevel =\n\t\t\t\t(uint8_t) (table_info->mm_dep_table->count - 1);\n\tmm_boot_level_offset = smu_data->smu7_data.dpm_table_start +\n\t\t\t\toffsetof(SMU72_Discrete_DpmTable, UvdBootLevel);\n\tmm_boot_level_offset /= 4;\n\tmm_boot_level_offset *= 4;\n\tmm_boot_level_value = cgs_read_ind_register(hwmgr->device,\n\t\t\tCGS_IND_REG__SMC, mm_boot_level_offset);\n\tmm_boot_level_value &= 0x00FFFFFF;\n\tmm_boot_level_value |= smu_data->smc_state_table.UvdBootLevel << 24;\n\tcgs_write_ind_register(hwmgr->device,\n\t\t\t\tCGS_IND_REG__SMC,\n\t\t\t\tmm_boot_level_offset, mm_boot_level_value);\n\n\tif (!phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_UVDDPM) ||\n\t\tphm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_StablePState))\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\tPPSMC_MSG_UVDDPM_SetEnabledMask,\n\t\t\t\t(uint32_t)(1 << smu_data->smc_state_table.UvdBootLevel),\n\t\t\t\tNULL);\n\treturn 0;\n}\n\nstatic int tonga_update_vce_smc_table(struct pp_hwmgr *hwmgr)\n{\n\tstruct tonga_smumgr *smu_data =\n\t\t\t\t(struct tonga_smumgr *)(hwmgr->smu_backend);\n\tuint32_t mm_boot_level_offset, mm_boot_level_value;\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\n\n\tsmu_data->smc_state_table.VceBootLevel =\n\t\t(uint8_t) (table_info->mm_dep_table->count - 1);\n\n\tmm_boot_level_offset = smu_data->smu7_data.dpm_table_start +\n\t\t\t\t\toffsetof(SMU72_Discrete_DpmTable, VceBootLevel);\n\tmm_boot_level_offset /= 4;\n\tmm_boot_level_offset *= 4;\n\tmm_boot_level_value = cgs_read_ind_register(hwmgr->device,\n\t\t\tCGS_IND_REG__SMC, mm_boot_level_offset);\n\tmm_boot_level_value &= 0xFF00FFFF;\n\tmm_boot_level_value |= smu_data->smc_state_table.VceBootLevel << 16;\n\tcgs_write_ind_register(hwmgr->device,\n\t\t\tCGS_IND_REG__SMC, mm_boot_level_offset, mm_boot_level_value);\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\t\tPHM_PlatformCaps_StablePState))\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\tPPSMC_MSG_VCEDPM_SetEnabledMask,\n\t\t\t\t(uint32_t)1 << smu_data->smc_state_table.VceBootLevel,\n\t\t\t\tNULL);\n\treturn 0;\n}\n\nstatic int tonga_update_smc_table(struct pp_hwmgr *hwmgr, uint32_t type)\n{\n\tswitch (type) {\n\tcase SMU_UVD_TABLE:\n\t\ttonga_update_uvd_smc_table(hwmgr);\n\t\tbreak;\n\tcase SMU_VCE_TABLE:\n\t\ttonga_update_vce_smc_table(hwmgr);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\treturn 0;\n}\n\nstatic int tonga_process_firmware_header(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct tonga_smumgr *smu_data = (struct tonga_smumgr *)(hwmgr->smu_backend);\n\n\tuint32_t tmp;\n\tint result;\n\tbool error = false;\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\t\tSMU72_FIRMWARE_HEADER_LOCATION +\n\t\t\t\toffsetof(SMU72_Firmware_Header, DpmTable),\n\t\t\t\t&tmp, SMC_RAM_END);\n\n\tif (!result)\n\t\tsmu_data->smu7_data.dpm_table_start = tmp;\n\n\terror |= (result != 0);\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\t\tSMU72_FIRMWARE_HEADER_LOCATION +\n\t\t\t\toffsetof(SMU72_Firmware_Header, SoftRegisters),\n\t\t\t\t&tmp, SMC_RAM_END);\n\n\tif (!result) {\n\t\tdata->soft_regs_start = tmp;\n\t\tsmu_data->smu7_data.soft_regs_start = tmp;\n\t}\n\n\terror |= (result != 0);\n\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\t\tSMU72_FIRMWARE_HEADER_LOCATION +\n\t\t\t\toffsetof(SMU72_Firmware_Header, mcRegisterTable),\n\t\t\t\t&tmp, SMC_RAM_END);\n\n\tif (!result)\n\t\tsmu_data->smu7_data.mc_reg_table_start = tmp;\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\t\tSMU72_FIRMWARE_HEADER_LOCATION +\n\t\t\t\toffsetof(SMU72_Firmware_Header, FanTable),\n\t\t\t\t&tmp, SMC_RAM_END);\n\n\tif (!result)\n\t\tsmu_data->smu7_data.fan_table_start = tmp;\n\n\terror |= (result != 0);\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\t\tSMU72_FIRMWARE_HEADER_LOCATION +\n\t\t\t\toffsetof(SMU72_Firmware_Header, mcArbDramTimingTable),\n\t\t\t\t&tmp, SMC_RAM_END);\n\n\tif (!result)\n\t\tsmu_data->smu7_data.arb_table_start = tmp;\n\n\terror |= (result != 0);\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\t\tSMU72_FIRMWARE_HEADER_LOCATION +\n\t\t\t\toffsetof(SMU72_Firmware_Header, Version),\n\t\t\t\t&tmp, SMC_RAM_END);\n\n\tif (!result)\n\t\thwmgr->microcode_version_info.SMC = tmp;\n\n\terror |= (result != 0);\n\n\treturn error ? 1 : 0;\n}\n\n \n\nstatic uint8_t tonga_get_memory_modile_index(struct pp_hwmgr *hwmgr)\n{\n\treturn (uint8_t) (0xFF & (cgs_read_register(hwmgr->device, mmBIOS_SCRATCH_4) >> 16));\n}\n\nstatic bool tonga_check_s0_mc_reg_index(uint16_t in_reg, uint16_t *out_reg)\n{\n\tbool result = true;\n\n\tswitch (in_reg) {\n\tcase  mmMC_SEQ_RAS_TIMING:\n\t\t*out_reg = mmMC_SEQ_RAS_TIMING_LP;\n\t\tbreak;\n\n\tcase  mmMC_SEQ_DLL_STBY:\n\t\t*out_reg = mmMC_SEQ_DLL_STBY_LP;\n\t\tbreak;\n\n\tcase  mmMC_SEQ_G5PDX_CMD0:\n\t\t*out_reg = mmMC_SEQ_G5PDX_CMD0_LP;\n\t\tbreak;\n\n\tcase  mmMC_SEQ_G5PDX_CMD1:\n\t\t*out_reg = mmMC_SEQ_G5PDX_CMD1_LP;\n\t\tbreak;\n\n\tcase  mmMC_SEQ_G5PDX_CTRL:\n\t\t*out_reg = mmMC_SEQ_G5PDX_CTRL_LP;\n\t\tbreak;\n\n\tcase mmMC_SEQ_CAS_TIMING:\n\t\t*out_reg = mmMC_SEQ_CAS_TIMING_LP;\n\t\tbreak;\n\n\tcase mmMC_SEQ_MISC_TIMING:\n\t\t*out_reg = mmMC_SEQ_MISC_TIMING_LP;\n\t\tbreak;\n\n\tcase mmMC_SEQ_MISC_TIMING2:\n\t\t*out_reg = mmMC_SEQ_MISC_TIMING2_LP;\n\t\tbreak;\n\n\tcase mmMC_SEQ_PMG_DVS_CMD:\n\t\t*out_reg = mmMC_SEQ_PMG_DVS_CMD_LP;\n\t\tbreak;\n\n\tcase mmMC_SEQ_PMG_DVS_CTL:\n\t\t*out_reg = mmMC_SEQ_PMG_DVS_CTL_LP;\n\t\tbreak;\n\n\tcase mmMC_SEQ_RD_CTL_D0:\n\t\t*out_reg = mmMC_SEQ_RD_CTL_D0_LP;\n\t\tbreak;\n\n\tcase mmMC_SEQ_RD_CTL_D1:\n\t\t*out_reg = mmMC_SEQ_RD_CTL_D1_LP;\n\t\tbreak;\n\n\tcase mmMC_SEQ_WR_CTL_D0:\n\t\t*out_reg = mmMC_SEQ_WR_CTL_D0_LP;\n\t\tbreak;\n\n\tcase mmMC_SEQ_WR_CTL_D1:\n\t\t*out_reg = mmMC_SEQ_WR_CTL_D1_LP;\n\t\tbreak;\n\n\tcase mmMC_PMG_CMD_EMRS:\n\t\t*out_reg = mmMC_SEQ_PMG_CMD_EMRS_LP;\n\t\tbreak;\n\n\tcase mmMC_PMG_CMD_MRS:\n\t\t*out_reg = mmMC_SEQ_PMG_CMD_MRS_LP;\n\t\tbreak;\n\n\tcase mmMC_PMG_CMD_MRS1:\n\t\t*out_reg = mmMC_SEQ_PMG_CMD_MRS1_LP;\n\t\tbreak;\n\n\tcase mmMC_SEQ_PMG_TIMING:\n\t\t*out_reg = mmMC_SEQ_PMG_TIMING_LP;\n\t\tbreak;\n\n\tcase mmMC_PMG_CMD_MRS2:\n\t\t*out_reg = mmMC_SEQ_PMG_CMD_MRS2_LP;\n\t\tbreak;\n\n\tcase mmMC_SEQ_WR_CTL_2:\n\t\t*out_reg = mmMC_SEQ_WR_CTL_2_LP;\n\t\tbreak;\n\n\tdefault:\n\t\tresult = false;\n\t\tbreak;\n\t}\n\n\treturn result;\n}\n\nstatic int tonga_set_s0_mc_reg_index(struct tonga_mc_reg_table *table)\n{\n\tuint32_t i;\n\tuint16_t address;\n\n\tfor (i = 0; i < table->last; i++) {\n\t\ttable->mc_reg_address[i].s0 =\n\t\t\ttonga_check_s0_mc_reg_index(table->mc_reg_address[i].s1,\n\t\t\t\t\t\t\t&address) ?\n\t\t\t\t\t\t\taddress :\n\t\t\t\t\t\t table->mc_reg_address[i].s1;\n\t}\n\treturn 0;\n}\n\nstatic int tonga_copy_vbios_smc_reg_table(const pp_atomctrl_mc_reg_table *table,\n\t\t\t\t\tstruct tonga_mc_reg_table *ni_table)\n{\n\tuint8_t i, j;\n\n\tPP_ASSERT_WITH_CODE((table->last <= SMU72_DISCRETE_MC_REGISTER_ARRAY_SIZE),\n\t\t\"Invalid VramInfo table.\", return -EINVAL);\n\tPP_ASSERT_WITH_CODE((table->num_entries <= MAX_AC_TIMING_ENTRIES),\n\t\t\"Invalid VramInfo table.\", return -EINVAL);\n\n\tfor (i = 0; i < table->last; i++)\n\t\tni_table->mc_reg_address[i].s1 = table->mc_reg_address[i].s1;\n\n\tni_table->last = table->last;\n\n\tfor (i = 0; i < table->num_entries; i++) {\n\t\tni_table->mc_reg_table_entry[i].mclk_max =\n\t\t\ttable->mc_reg_table_entry[i].mclk_max;\n\t\tfor (j = 0; j < table->last; j++) {\n\t\t\tni_table->mc_reg_table_entry[i].mc_data[j] =\n\t\t\t\ttable->mc_reg_table_entry[i].mc_data[j];\n\t\t}\n\t}\n\n\tni_table->num_entries = table->num_entries;\n\n\treturn 0;\n}\n\nstatic int tonga_set_mc_special_registers(struct pp_hwmgr *hwmgr,\n\t\t\t\t\tstruct tonga_mc_reg_table *table)\n{\n\tuint8_t i, j, k;\n\tuint32_t temp_reg;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\n\tfor (i = 0, j = table->last; i < table->last; i++) {\n\t\tPP_ASSERT_WITH_CODE((j < SMU72_DISCRETE_MC_REGISTER_ARRAY_SIZE),\n\t\t\t\"Invalid VramInfo table.\", return -EINVAL);\n\n\t\tswitch (table->mc_reg_address[i].s1) {\n\n\t\tcase mmMC_SEQ_MISC1:\n\t\t\ttemp_reg = cgs_read_register(hwmgr->device,\n\t\t\t\t\t\t\tmmMC_PMG_CMD_EMRS);\n\t\t\ttable->mc_reg_address[j].s1 = mmMC_PMG_CMD_EMRS;\n\t\t\ttable->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_EMRS_LP;\n\t\t\tfor (k = 0; k < table->num_entries; k++) {\n\t\t\t\ttable->mc_reg_table_entry[k].mc_data[j] =\n\t\t\t\t\t((temp_reg & 0xffff0000)) |\n\t\t\t\t\t((table->mc_reg_table_entry[k].mc_data[i] & 0xffff0000) >> 16);\n\t\t\t}\n\t\t\tj++;\n\n\t\t\tPP_ASSERT_WITH_CODE((j < SMU72_DISCRETE_MC_REGISTER_ARRAY_SIZE),\n\t\t\t\t\"Invalid VramInfo table.\", return -EINVAL);\n\t\t\ttemp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS);\n\t\t\ttable->mc_reg_address[j].s1 = mmMC_PMG_CMD_MRS;\n\t\t\ttable->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_MRS_LP;\n\t\t\tfor (k = 0; k < table->num_entries; k++) {\n\t\t\t\ttable->mc_reg_table_entry[k].mc_data[j] =\n\t\t\t\t\t(temp_reg & 0xffff0000) |\n\t\t\t\t\t(table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff);\n\n\t\t\t\tif (!data->is_memory_gddr5)\n\t\t\t\t\ttable->mc_reg_table_entry[k].mc_data[j] |= 0x100;\n\t\t\t}\n\t\t\tj++;\n\n\t\t\tif (!data->is_memory_gddr5) {\n\t\t\t\tPP_ASSERT_WITH_CODE((j < SMU72_DISCRETE_MC_REGISTER_ARRAY_SIZE),\n\t\t\t\t\t\"Invalid VramInfo table.\", return -EINVAL);\n\t\t\t\ttable->mc_reg_address[j].s1 = mmMC_PMG_AUTO_CMD;\n\t\t\t\ttable->mc_reg_address[j].s0 = mmMC_PMG_AUTO_CMD;\n\t\t\t\tfor (k = 0; k < table->num_entries; k++)\n\t\t\t\t\ttable->mc_reg_table_entry[k].mc_data[j] =\n\t\t\t\t\t\t(table->mc_reg_table_entry[k].mc_data[i] & 0xffff0000) >> 16;\n\t\t\t\tj++;\n\t\t\t}\n\n\t\t\tbreak;\n\n\t\tcase mmMC_SEQ_RESERVE_M:\n\t\t\ttemp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS1);\n\t\t\ttable->mc_reg_address[j].s1 = mmMC_PMG_CMD_MRS1;\n\t\t\ttable->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_MRS1_LP;\n\t\t\tfor (k = 0; k < table->num_entries; k++) {\n\t\t\t\ttable->mc_reg_table_entry[k].mc_data[j] =\n\t\t\t\t\t(temp_reg & 0xffff0000) |\n\t\t\t\t\t(table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff);\n\t\t\t}\n\t\t\tj++;\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\n\t}\n\n\ttable->last = j;\n\n\treturn 0;\n}\n\nstatic int tonga_set_valid_flag(struct tonga_mc_reg_table *table)\n{\n\tuint8_t i, j;\n\n\tfor (i = 0; i < table->last; i++) {\n\t\tfor (j = 1; j < table->num_entries; j++) {\n\t\t\tif (table->mc_reg_table_entry[j-1].mc_data[i] !=\n\t\t\t\ttable->mc_reg_table_entry[j].mc_data[i]) {\n\t\t\t\ttable->validflag |= (1<<i);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int tonga_initialize_mc_reg_table(struct pp_hwmgr *hwmgr)\n{\n\tint result;\n\tstruct tonga_smumgr *smu_data = (struct tonga_smumgr *)(hwmgr->smu_backend);\n\tpp_atomctrl_mc_reg_table *table;\n\tstruct tonga_mc_reg_table *ni_table = &smu_data->mc_reg_table;\n\tuint8_t module_index = tonga_get_memory_modile_index(hwmgr);\n\n\ttable = kzalloc(sizeof(pp_atomctrl_mc_reg_table), GFP_KERNEL);\n\n\tif (table == NULL)\n\t\treturn -ENOMEM;\n\n\t \n\tcgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_RAS_TIMING));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_CAS_TIMING_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_CAS_TIMING));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_DLL_STBY_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_DLL_STBY));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_G5PDX_CMD0_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_G5PDX_CMD0));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_G5PDX_CMD1_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_G5PDX_CMD1));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_G5PDX_CTRL_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_G5PDX_CTRL));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_PMG_DVS_CMD_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_PMG_DVS_CMD));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_PMG_DVS_CTL_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_PMG_DVS_CTL));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_MISC_TIMING_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_MISC_TIMING));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_MISC_TIMING2_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_MISC_TIMING2));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_PMG_CMD_EMRS_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_PMG_CMD_EMRS));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_PMG_CMD_MRS_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_PMG_CMD_MRS1_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS1));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_WR_CTL_D0_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_WR_CTL_D0));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_WR_CTL_D1_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_WR_CTL_D1));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D1_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_RD_CTL_D1));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_PMG_TIMING_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_PMG_TIMING));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_PMG_CMD_MRS2_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS2));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_WR_CTL_2_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_WR_CTL_2));\n\n\tresult = atomctrl_initialize_mc_reg_table(hwmgr, module_index, table);\n\n\tif (!result)\n\t\tresult = tonga_copy_vbios_smc_reg_table(table, ni_table);\n\n\tif (!result) {\n\t\ttonga_set_s0_mc_reg_index(ni_table);\n\t\tresult = tonga_set_mc_special_registers(hwmgr, ni_table);\n\t}\n\n\tif (!result)\n\t\ttonga_set_valid_flag(ni_table);\n\n\tkfree(table);\n\n\treturn result;\n}\n\nstatic bool tonga_is_dpm_running(struct pp_hwmgr *hwmgr)\n{\n\treturn (1 == PHM_READ_INDIRECT_FIELD(hwmgr->device,\n\t\t\tCGS_IND_REG__SMC, FEATURE_STATUS, VOLTAGE_CONTROLLER_ON))\n\t\t\t? true : false;\n}\n\nstatic int tonga_update_dpm_settings(struct pp_hwmgr *hwmgr,\n\t\t\t\tvoid *profile_setting)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct tonga_smumgr *smu_data = (struct tonga_smumgr *)\n\t\t\t(hwmgr->smu_backend);\n\tstruct profile_mode_setting *setting;\n\tstruct SMU72_Discrete_GraphicsLevel *levels =\n\t\t\tsmu_data->smc_state_table.GraphicsLevel;\n\tuint32_t array = smu_data->smu7_data.dpm_table_start +\n\t\t\toffsetof(SMU72_Discrete_DpmTable, GraphicsLevel);\n\n\tuint32_t mclk_array = smu_data->smu7_data.dpm_table_start +\n\t\t\toffsetof(SMU72_Discrete_DpmTable, MemoryLevel);\n\tstruct SMU72_Discrete_MemoryLevel *mclk_levels =\n\t\t\tsmu_data->smc_state_table.MemoryLevel;\n\tuint32_t i;\n\tuint32_t offset, up_hyst_offset, down_hyst_offset, clk_activity_offset, tmp;\n\n\tif (profile_setting == NULL)\n\t\treturn -EINVAL;\n\n\tsetting = (struct profile_mode_setting *)profile_setting;\n\n\tif (setting->bupdate_sclk) {\n\t\tif (!data->sclk_dpm_key_disabled)\n\t\t\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_SCLKDPM_FreezeLevel, NULL);\n\t\tfor (i = 0; i < smu_data->smc_state_table.GraphicsDpmLevelCount; i++) {\n\t\t\tif (levels[i].ActivityLevel !=\n\t\t\t\tcpu_to_be16(setting->sclk_activity)) {\n\t\t\t\tlevels[i].ActivityLevel = cpu_to_be16(setting->sclk_activity);\n\n\t\t\t\tclk_activity_offset = array + (sizeof(SMU72_Discrete_GraphicsLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU72_Discrete_GraphicsLevel, ActivityLevel);\n\t\t\t\toffset = clk_activity_offset & ~0x3;\n\t\t\t\ttmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset));\n\t\t\t\ttmp = phm_set_field_to_u32(clk_activity_offset, tmp, levels[i].ActivityLevel, sizeof(uint16_t));\n\t\t\t\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp));\n\n\t\t\t}\n\t\t\tif (levels[i].UpHyst != setting->sclk_up_hyst ||\n\t\t\t\tlevels[i].DownHyst != setting->sclk_down_hyst) {\n\t\t\t\tlevels[i].UpHyst = setting->sclk_up_hyst;\n\t\t\t\tlevels[i].DownHyst = setting->sclk_down_hyst;\n\t\t\t\tup_hyst_offset = array + (sizeof(SMU72_Discrete_GraphicsLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU72_Discrete_GraphicsLevel, UpHyst);\n\t\t\t\tdown_hyst_offset = array + (sizeof(SMU72_Discrete_GraphicsLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU72_Discrete_GraphicsLevel, DownHyst);\n\t\t\t\toffset = up_hyst_offset & ~0x3;\n\t\t\t\ttmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset));\n\t\t\t\ttmp = phm_set_field_to_u32(up_hyst_offset, tmp, levels[i].UpHyst, sizeof(uint8_t));\n\t\t\t\ttmp = phm_set_field_to_u32(down_hyst_offset, tmp, levels[i].DownHyst, sizeof(uint8_t));\n\t\t\t\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp));\n\t\t\t}\n\t\t}\n\t\tif (!data->sclk_dpm_key_disabled)\n\t\t\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_SCLKDPM_UnfreezeLevel, NULL);\n\t}\n\n\tif (setting->bupdate_mclk) {\n\t\tif (!data->mclk_dpm_key_disabled)\n\t\t\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_MCLKDPM_FreezeLevel, NULL);\n\t\tfor (i = 0; i < smu_data->smc_state_table.MemoryDpmLevelCount; i++) {\n\t\t\tif (mclk_levels[i].ActivityLevel !=\n\t\t\t\tcpu_to_be16(setting->mclk_activity)) {\n\t\t\t\tmclk_levels[i].ActivityLevel = cpu_to_be16(setting->mclk_activity);\n\n\t\t\t\tclk_activity_offset = mclk_array + (sizeof(SMU72_Discrete_MemoryLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU72_Discrete_MemoryLevel, ActivityLevel);\n\t\t\t\toffset = clk_activity_offset & ~0x3;\n\t\t\t\ttmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset));\n\t\t\t\ttmp = phm_set_field_to_u32(clk_activity_offset, tmp, mclk_levels[i].ActivityLevel, sizeof(uint16_t));\n\t\t\t\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp));\n\n\t\t\t}\n\t\t\tif (mclk_levels[i].UpHyst != setting->mclk_up_hyst ||\n\t\t\t\tmclk_levels[i].DownHyst != setting->mclk_down_hyst) {\n\t\t\t\tmclk_levels[i].UpHyst = setting->mclk_up_hyst;\n\t\t\t\tmclk_levels[i].DownHyst = setting->mclk_down_hyst;\n\t\t\t\tup_hyst_offset = mclk_array + (sizeof(SMU72_Discrete_MemoryLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU72_Discrete_MemoryLevel, UpHyst);\n\t\t\t\tdown_hyst_offset = mclk_array + (sizeof(SMU72_Discrete_MemoryLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU72_Discrete_MemoryLevel, DownHyst);\n\t\t\t\toffset = up_hyst_offset & ~0x3;\n\t\t\t\ttmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset));\n\t\t\t\ttmp = phm_set_field_to_u32(up_hyst_offset, tmp, mclk_levels[i].UpHyst, sizeof(uint8_t));\n\t\t\t\ttmp = phm_set_field_to_u32(down_hyst_offset, tmp, mclk_levels[i].DownHyst, sizeof(uint8_t));\n\t\t\t\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp));\n\t\t\t}\n\t\t}\n\t\tif (!data->mclk_dpm_key_disabled)\n\t\t\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_MCLKDPM_UnfreezeLevel, NULL);\n\t}\n\treturn 0;\n}\n\nconst struct pp_smumgr_func tonga_smu_funcs = {\n\t.name = \"tonga_smu\",\n\t.smu_init = &tonga_smu_init,\n\t.smu_fini = &smu7_smu_fini,\n\t.start_smu = &tonga_start_smu,\n\t.check_fw_load_finish = &smu7_check_fw_load_finish,\n\t.request_smu_load_fw = &smu7_request_smu_load_fw,\n\t.request_smu_load_specific_fw = NULL,\n\t.send_msg_to_smc = &smu7_send_msg_to_smc,\n\t.send_msg_to_smc_with_parameter = &smu7_send_msg_to_smc_with_parameter,\n\t.get_argument = smu7_get_argument,\n\t.download_pptable_settings = NULL,\n\t.upload_pptable_settings = NULL,\n\t.update_smc_table = tonga_update_smc_table,\n\t.get_offsetof = tonga_get_offsetof,\n\t.process_firmware_header = tonga_process_firmware_header,\n\t.init_smc_table = tonga_init_smc_table,\n\t.update_sclk_threshold = tonga_update_sclk_threshold,\n\t.thermal_setup_fan_table = tonga_thermal_setup_fan_table,\n\t.populate_all_graphic_levels = tonga_populate_all_graphic_levels,\n\t.populate_all_memory_levels = tonga_populate_all_memory_levels,\n\t.get_mac_definition = tonga_get_mac_definition,\n\t.initialize_mc_reg_table = tonga_initialize_mc_reg_table,\n\t.is_dpm_running = tonga_is_dpm_running,\n\t.update_dpm_settings = tonga_update_dpm_settings,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}