#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Wed Nov 22 16:13:06 2017
# Process ID: 1188
# Current directory: E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10796 E:\LABS8-17 UPDATED 11-8-17\Lab8-17_VivadoFiles\Lab8-17_VivadoFiles.xpr
# Log file: E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/vivado.log
# Journal file: E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles\vivado.jou
#-----------------------------------------------------------
start_guopopen_project {E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v', nor could it be found using path 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v', nor could it be found using path 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v', nor could it be found using path 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v', nor could it be found using path 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v', nor could it be found using path 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v', nor could it be found using path 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v', nor could it be found using path 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2017) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2017) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option CompiledLibDirXSim has no valid value
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.cache/ip', nor could it be found using path 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.cache/ip'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '$PIPUSERFILESDIR'.
WARNING: [filemgmt 56-3] IPStaticSourceDir: Could not find the directory '$PIPUSERFILESDIR/ipstatic'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSANumComputeUnits
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTXSimLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTModelSimLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTQuestaLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTIesLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTVcsLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTRivieraLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTActivehdlLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTXSimExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTModelSimExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTQuestaExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTIesExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTVcsExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTRivieraExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTActivehdlExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name GenerateIPUpgradeLog
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimRadix
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTimeUnit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimArrayDisplayLimit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTraceLimit
WARNING: [Project 1-231] Project 'Lab8-17_VivadoFiles.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'save_project_as Old_Vivado {E:/LABS8-17 UPDATED 11-8-17/Old_Vivado} -force
laexit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 16:28:57 2017...
t will be captured here: E:/LABS8-17 UPDATED 11-8-17/Old_Vivado/Old_Vivado.runs/synth_1/runme.log
[Wed Nov 22 16:18:02 2017] Launched impl_1...
Run output will be captured here: E:/LABS8-17 UPDATED 11-8-17/Old_Vivado/Old_Vivado.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1008.609 ; gain = 4.359
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1008.609 ; gain = 4.359
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.152 ; gain = 312.020
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode funcsim -nolib -force -file "E:/LABS8-17 UPDATED 11-8-17/Old_Vivado/Old_Vivado.sim/sim_1/impl/func/TopLevel_tb_func_impl.v"
INFO: [USF-XSim-34] Netlist generated:E:/LABS8-17 UPDATED 11-8-17/Old_Vivado/Old_Vivado.sim/sim_1/impl/func/TopLevel_tb_func_impl.v
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/LABS8-17 UPDATED 11-8-17/Old_Vivado/Old_Vivado.sim/sim_1/impl/func'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Old_Vivado/Old_Vivado.sim/sim_1/impl/func/TopLevel_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Old_Vivado/Old_Vivado.sim/sim_1/impl/func'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 3095845d0883480a8cdebc23b4eb7f54 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TopLevel_tb_func_impl xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.latchsre_ldpe
Compiling module unisims_ver.LDPE
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.EXMEMRegister
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Control
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(IS_CLKARDCLK_INVERTED=1...
Compiling module xil_defaultlib.RegisterFile
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TopLevel_tb_func_impl

****** Webtalk v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/LABS8-17 -notrace
couldn't read file "E:/LABS8-17": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 16:19:42 2017...
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1472.738 ; gain = 339.066
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Old_Vivado/Old_Vivado.sim/sim_1/impl/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_func_impl -key {Post-Implementation:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1472.738 ; gain = 688.605
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
