Starting…
Running 'Verilator.Lint' at 'runs/RUN_2025-11-27_20-32-28/01-verilator-lint'…
Logging subprocess to [repr.filename]'runs/RUN_2025-11-27_20-32-28/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/RUN_2025-11-27_20-32-28/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/RUN_2025-11-27_20-32-28/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/RUN_2025-11-27_20-32-28/04-checker-lintwarnings'…
24 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/RUN_2025-11-27_20-32-28/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/RUN_2025-11-27_20-32-28/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_func'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v
/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:1: ERROR: Re-definition of module `$abstract\clock_scale'!

Full log file: 'runs/RUN_2025-11-27_20-32-28/05-yosys-jsonheader/yosys-jsonheader.log'
