$date
  Tue Oct 27 19:49:46 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module and_gate_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # y $end
$scope module and_gate_instance $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
#50000000
1"
1%
#100000000
1!
0"
1$
0%
#150000000
1"
1#
1%
1&
#200000000
0!
0"
0#
0$
0%
0&
