# ğŸ‘‹ Welcome to My GitHub!

Hi there! Thank you for stopping by my GitHub repository. Here, I share my work on **embedded systems, computer architecture, RISC-V, rtl design and verification**. My goals are:  

- ğŸš€ Building useful tools and projects,  
- ğŸ› ï¸ Contributing to the open-source community,  
- ğŸ“ Supporting learning and knowledge sharing.  

## About Me ğŸŒŸ
- **Name**: Kerim Turak  
- **Interests**: embedded systems, computer architecture, RISC-V, rtl design and verification, machine learning, signal processing, python, c, c++, c#, matlab/octave, verilog hdl, html & css 
- **Goals**: To expand open-source projects and foster collaboration!  

## What You'll Find Here âœ¨
- ğŸ“‚ **My Projects**:
  - [tcore-rv32imc]([URL](https://github.com/kerimturak/tcore-rv32imc))
  - [cache uvm]([URL](https://github.com/kerimturak/cache-uvm))
- ğŸ“š **Guides and Documentation**: For those who want to learn or contribute to my work.  
- ğŸ¤ **Call for Contributions**: Want to contribute? Feel free to share your ideas or code!  

## Connect with Me! ğŸ“«
- Donâ€™t forget to leave a â­ on my repositories!  
- Email: sencerturak@gmail.com  
- Social Media: [Linked-in]([URL](https://www.linkedin.com/in/kerimturak0/))  

### Thank You and Happy Coding! ğŸ‰  
Feedback, suggestions, and contributions are always welcome!
<!---
kerimturak/kerimturak is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
