# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/test_code {D:/Verilog/test_code/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:33 on Jan 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/test_code" D:/Verilog/test_code/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 12:06:33 on Jan 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/test_code {D:/Verilog/test_code/test_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:33 on Jan 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/test_code" D:/Verilog/test_code/test_tb.v 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 12:06:33 on Jan 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test_tb 
# Start time: 12:06:33 on Jan 20,2020
# Loading work.test_tb
# Loading work.test
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/Verilog/test_code/test_tb.v(89)
#    Time: 160 ps  Iteration: 0  Instance: /test_tb
# 1
# Break in Module test_tb at D:/Verilog/test_code/test_tb.v line 89
# End time: 14:03:25 on Jan 20,2020, Elapsed time: 1:56:52
# Errors: 0, Warnings: 0
