--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5499 paths analyzed, 381 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.077ns.
--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_5 (SLICE_X5Y56.C4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5 (FF)
  Destination:          sq_a_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.055ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.604 - 0.591)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5 to sq_a_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.BQ      Tcko                  0.391   display/v_count<6>
                                                       display/v_count_5
    SLICE_X7Y43.D2       net (fanout=19)       2.277   display/v_count<5>
    SLICE_X7Y43.D        Tilo                  0.259   sq_c_anim/x<9>
                                                       display/o_animate_SW0
    SLICE_X22Y43.B3      net (fanout=5)        1.371   N13
    SLICE_X22Y43.B       Tilo                  0.205   frog_anim/y<11>
                                                       sq_a_anim/i_animate_i_ani_stb_AND_5_o1
    SLICE_X5Y56.C4       net (fanout=26)       2.230   sq_a_anim/i_animate_i_ani_stb_AND_5_o
    SLICE_X5Y56.CLK      Tas                   0.322   sq_a_anim/x<6>
                                                       sq_a_anim/x_5_rstpot
                                                       sq_a_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      7.055ns (1.177ns logic, 5.878ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          sq_a_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.267 - 0.300)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to sq_a_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.408   display/h_count<9>
                                                       display/h_count_9
    SLICE_X7Y47.B1       net (fanout=11)       1.285   display/h_count<9>
    SLICE_X7Y47.B        Tilo                  0.259   sq_a_anim/i_animate_i_ani_stb_AND_5_o11
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X7Y47.C4       net (fanout=3)        0.307   N15
    SLICE_X7Y47.C        Tilo                  0.259   sq_a_anim/i_animate_i_ani_stb_AND_5_o11
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_2
    SLICE_X22Y43.B4      net (fanout=2)        1.536   display/GND_2_o_GND_2_o_equal_15_o<9>1
    SLICE_X22Y43.B       Tilo                  0.205   frog_anim/y<11>
                                                       sq_a_anim/i_animate_i_ani_stb_AND_5_o1
    SLICE_X5Y56.C4       net (fanout=26)       2.230   sq_a_anim/i_animate_i_ani_stb_AND_5_o
    SLICE_X5Y56.CLK      Tas                   0.322   sq_a_anim/x<6>
                                                       sq_a_anim/x_5_rstpot
                                                       sq_a_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (1.453ns logic, 5.358ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7 (FF)
  Destination:          sq_a_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.785ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.604 - 0.591)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7 to sq_a_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.AQ      Tcko                  0.447   display/v_count<9>
                                                       display/v_count_7
    SLICE_X7Y43.D4       net (fanout=26)       1.951   display/v_count<7>
    SLICE_X7Y43.D        Tilo                  0.259   sq_c_anim/x<9>
                                                       display/o_animate_SW0
    SLICE_X22Y43.B3      net (fanout=5)        1.371   N13
    SLICE_X22Y43.B       Tilo                  0.205   frog_anim/y<11>
                                                       sq_a_anim/i_animate_i_ani_stb_AND_5_o1
    SLICE_X5Y56.C4       net (fanout=26)       2.230   sq_a_anim/i_animate_i_ani_stb_AND_5_o
    SLICE_X5Y56.CLK      Tas                   0.322   sq_a_anim/x<6>
                                                       sq_a_anim/x_5_rstpot
                                                       sq_a_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      6.785ns (1.233ns logic, 5.552ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_6 (SLICE_X5Y56.D4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5 (FF)
  Destination:          sq_a_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.995ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.604 - 0.591)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5 to sq_a_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.BQ      Tcko                  0.391   display/v_count<6>
                                                       display/v_count_5
    SLICE_X7Y43.D2       net (fanout=19)       2.277   display/v_count<5>
    SLICE_X7Y43.D        Tilo                  0.259   sq_c_anim/x<9>
                                                       display/o_animate_SW0
    SLICE_X22Y43.B3      net (fanout=5)        1.371   N13
    SLICE_X22Y43.B       Tilo                  0.205   frog_anim/y<11>
                                                       sq_a_anim/i_animate_i_ani_stb_AND_5_o1
    SLICE_X5Y56.D4       net (fanout=26)       2.170   sq_a_anim/i_animate_i_ani_stb_AND_5_o
    SLICE_X5Y56.CLK      Tas                   0.322   sq_a_anim/x<6>
                                                       sq_a_anim/x_6_rstpot
                                                       sq_a_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      6.995ns (1.177ns logic, 5.818ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          sq_a_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.751ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.267 - 0.300)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to sq_a_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.408   display/h_count<9>
                                                       display/h_count_9
    SLICE_X7Y47.B1       net (fanout=11)       1.285   display/h_count<9>
    SLICE_X7Y47.B        Tilo                  0.259   sq_a_anim/i_animate_i_ani_stb_AND_5_o11
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X7Y47.C4       net (fanout=3)        0.307   N15
    SLICE_X7Y47.C        Tilo                  0.259   sq_a_anim/i_animate_i_ani_stb_AND_5_o11
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_2
    SLICE_X22Y43.B4      net (fanout=2)        1.536   display/GND_2_o_GND_2_o_equal_15_o<9>1
    SLICE_X22Y43.B       Tilo                  0.205   frog_anim/y<11>
                                                       sq_a_anim/i_animate_i_ani_stb_AND_5_o1
    SLICE_X5Y56.D4       net (fanout=26)       2.170   sq_a_anim/i_animate_i_ani_stb_AND_5_o
    SLICE_X5Y56.CLK      Tas                   0.322   sq_a_anim/x<6>
                                                       sq_a_anim/x_6_rstpot
                                                       sq_a_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      6.751ns (1.453ns logic, 5.298ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7 (FF)
  Destination:          sq_a_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.725ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.604 - 0.591)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7 to sq_a_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.AQ      Tcko                  0.447   display/v_count<9>
                                                       display/v_count_7
    SLICE_X7Y43.D4       net (fanout=26)       1.951   display/v_count<7>
    SLICE_X7Y43.D        Tilo                  0.259   sq_c_anim/x<9>
                                                       display/o_animate_SW0
    SLICE_X22Y43.B3      net (fanout=5)        1.371   N13
    SLICE_X22Y43.B       Tilo                  0.205   frog_anim/y<11>
                                                       sq_a_anim/i_animate_i_ani_stb_AND_5_o1
    SLICE_X5Y56.D4       net (fanout=26)       2.170   sq_a_anim/i_animate_i_ani_stb_AND_5_o
    SLICE_X5Y56.CLK      Tas                   0.322   sq_a_anim/x<6>
                                                       sq_a_anim/x_6_rstpot
                                                       sq_a_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (1.233ns logic, 5.492ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_3 (SLICE_X5Y56.A5), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5 (FF)
  Destination:          sq_a_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.947ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.604 - 0.591)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5 to sq_a_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.BQ      Tcko                  0.391   display/v_count<6>
                                                       display/v_count_5
    SLICE_X7Y43.D2       net (fanout=19)       2.277   display/v_count<5>
    SLICE_X7Y43.D        Tilo                  0.259   sq_c_anim/x<9>
                                                       display/o_animate_SW0
    SLICE_X22Y43.B3      net (fanout=5)        1.371   N13
    SLICE_X22Y43.B       Tilo                  0.205   frog_anim/y<11>
                                                       sq_a_anim/i_animate_i_ani_stb_AND_5_o1
    SLICE_X5Y56.A5       net (fanout=26)       2.122   sq_a_anim/i_animate_i_ani_stb_AND_5_o
    SLICE_X5Y56.CLK      Tas                   0.322   sq_a_anim/x<6>
                                                       sq_a_anim/x_3_rstpot
                                                       sq_a_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      6.947ns (1.177ns logic, 5.770ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          sq_a_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.703ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.267 - 0.300)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to sq_a_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.408   display/h_count<9>
                                                       display/h_count_9
    SLICE_X7Y47.B1       net (fanout=11)       1.285   display/h_count<9>
    SLICE_X7Y47.B        Tilo                  0.259   sq_a_anim/i_animate_i_ani_stb_AND_5_o11
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X7Y47.C4       net (fanout=3)        0.307   N15
    SLICE_X7Y47.C        Tilo                  0.259   sq_a_anim/i_animate_i_ani_stb_AND_5_o11
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_2
    SLICE_X22Y43.B4      net (fanout=2)        1.536   display/GND_2_o_GND_2_o_equal_15_o<9>1
    SLICE_X22Y43.B       Tilo                  0.205   frog_anim/y<11>
                                                       sq_a_anim/i_animate_i_ani_stb_AND_5_o1
    SLICE_X5Y56.A5       net (fanout=26)       2.122   sq_a_anim/i_animate_i_ani_stb_AND_5_o
    SLICE_X5Y56.CLK      Tas                   0.322   sq_a_anim/x<6>
                                                       sq_a_anim/x_3_rstpot
                                                       sq_a_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      6.703ns (1.453ns logic, 5.250ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7 (FF)
  Destination:          sq_a_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.677ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.604 - 0.591)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7 to sq_a_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.AQ      Tcko                  0.447   display/v_count<9>
                                                       display/v_count_7
    SLICE_X7Y43.D4       net (fanout=26)       1.951   display/v_count<7>
    SLICE_X7Y43.D        Tilo                  0.259   sq_c_anim/x<9>
                                                       display/o_animate_SW0
    SLICE_X22Y43.B3      net (fanout=5)        1.371   N13
    SLICE_X22Y43.B       Tilo                  0.205   frog_anim/y<11>
                                                       sq_a_anim/i_animate_i_ani_stb_AND_5_o1
    SLICE_X5Y56.A5       net (fanout=26)       2.122   sq_a_anim/i_animate_i_ani_stb_AND_5_o
    SLICE_X5Y56.CLK      Tas                   0.322   sq_a_anim/x<6>
                                                       sq_a_anim/x_3_rstpot
                                                       sq_a_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      6.677ns (1.233ns logic, 5.444ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X6Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.AQ       Tcko                  0.200   cnt_15
                                                       cnt_13
    SLICE_X6Y52.A6       net (fanout=2)        0.023   cnt_13
    SLICE_X6Y52.CLK      Tah         (-Th)    -0.190   cnt_15
                                                       Madd_n0102_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/x_9 (SLICE_X14Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/x_9 (FF)
  Destination:          frog_anim/x_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/x_9 to frog_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.200   frog_anim/x<10>
                                                       frog_anim/x_9
    SLICE_X14Y43.A6      net (fanout=5)        0.039   frog_anim/x<9>
    SLICE_X14Y43.CLK     Tah         (-Th)    -0.190   frog_anim/x<10>
                                                       frog_anim/x_9_rstpot
                                                       frog_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.390ns logic, 0.039ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_4 (SLICE_X3Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_4 (FF)
  Destination:          sq_b_anim/x_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_4 to sq_b_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.AQ       Tcko                  0.198   sq_b_anim/x<5>
                                                       sq_b_anim/x_4
    SLICE_X3Y37.A6       net (fanout=15)       0.028   sq_b_anim/x<4>
    SLICE_X3Y37.CLK      Tah         (-Th)    -0.215   sq_b_anim/x<5>
                                                       sq_b_anim/x_4_rstpot
                                                       sq_b_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_0/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_1/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.077|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5499 paths, 0 nets, and 976 connections

Design statistics:
   Minimum period:   7.077ns{1}   (Maximum frequency: 141.303MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 21 17:44:33 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



