Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Thu Oct 14 22:47:29 2021


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/place_route/tinyriscv_soc_top_pnr.adf          
| Output     | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/generate_netlist/tinyriscv_soc_top_sim.v       
|            | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/generate_netlist/tinyriscv_soc_top_sta.sdf     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: gen_netlist 
Peak memory: 642,433,024 bytes
Total CPU  time to gen_netlist completion : 17.906 sec
Total real time to gen_netlist completion : 22.000 sec
