# Cache-Memory-Hierarchy-Simulator


1. Designed a user-configurable WBWA multi-level cache and memory hierarchy simulator with prefetch having LRU replacement policy.
2. Measured memory performance using parameters such as miss rate, average access time, and memory traffic by varying cache parameters
