Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 11 16:34:13 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.252      -16.681                    128                  220        1.511        0.000                       0                  1009  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.252      -16.681                    128                  220        1.511        0.000                       0                   493  
clk_wrapper                                                                             498.562        0.000                       0                   516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          128  Failing Endpoints,  Worst Slack       -0.252ns,  Total Violation      -16.681ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[70]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[174]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.184ns (32.226%)  route 2.490ns (67.774%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=8)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 5.701 - 3.572 ) 
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.534ns (routing 0.616ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.562ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=492, routed)         1.534     2.675    shift_reg_tap_i/clk_c
    SLICE_X99Y582        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y582        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.770 r  shift_reg_tap_i/sr_p.sr_1_fast[70]/Q
                         net (fo=16, routed)          0.348     3.118    dut_inst/input_slr_fast_70
    SLICE_X98Y580        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.157 r  dut_inst/.delname._x_95.ALTB_0[0]/O
                         net (fo=16, routed)          0.561     3.718    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/un1_b_i_27
    SLICE_X94Y581        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     3.892 r  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.244     4.136    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_119_0
    SLICE_X94Y576        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     4.272 r  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.245     4.517    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/idx_28_0
    SLICE_X93Y574        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.142     4.659 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.226     4.885    dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/idx_32_0
    SLICE_X92Y572        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.063     4.948 r  dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.111     5.059    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/idx_137_0
    SLICE_X91Y572        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     5.157 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.155     5.312    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/idx_103_2
    SLICE_X91Y571        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     5.433 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.158     5.591    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/idx_106_0
    SLICE_X91Y571        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.769 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.196     5.965    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/idx_134_0
    SLICE_X91Y569        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     6.064 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.188     6.252    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/idx_133_3
    SLICE_X91Y570        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     6.291 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/b_o_comb.idx[3]/O
                         net (fo=1, routed)           0.058     6.349    shift_reg_tap_o/idx_0_0[3]
    SLICE_X91Y570        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=492, routed)         1.299     5.701    shift_reg_tap_o/clk_c
    SLICE_X91Y570        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[174]/C
                         clock pessimism              0.404     6.105    
                         clock uncertainty           -0.035     6.070    
    SLICE_X91Y570        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.097    shift_reg_tap_o/sr_p.sr_1[174]
  -------------------------------------------------------------------
                         required time                          6.097    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[70]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[174]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.184ns (32.226%)  route 2.490ns (67.774%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=8)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 5.701 - 3.572 ) 
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.534ns (routing 0.616ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.562ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=492, routed)         1.534     2.675    shift_reg_tap_i/clk_c
    SLICE_X99Y582        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y582        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.770 f  shift_reg_tap_i/sr_p.sr_1_fast[70]/Q
                         net (fo=16, routed)          0.348     3.118    dut_inst/input_slr_fast_70
    SLICE_X98Y580        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.157 f  dut_inst/.delname._x_95.ALTB_0[0]/O
                         net (fo=16, routed)          0.561     3.718    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/un1_b_i_27
    SLICE_X94Y581        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     3.892 r  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.244     4.136    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_119_0
    SLICE_X94Y576        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     4.272 r  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.245     4.517    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/idx_28_0
    SLICE_X93Y574        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.142     4.659 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.226     4.885    dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/idx_32_0
    SLICE_X92Y572        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.063     4.948 r  dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.111     5.059    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/idx_137_0
    SLICE_X91Y572        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     5.157 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.155     5.312    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/idx_103_2
    SLICE_X91Y571        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     5.433 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.158     5.591    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/idx_106_0
    SLICE_X91Y571        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.769 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.196     5.965    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/idx_134_0
    SLICE_X91Y569        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     6.064 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.188     6.252    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/idx_133_3
    SLICE_X91Y570        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     6.291 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/b_o_comb.idx[3]/O
                         net (fo=1, routed)           0.058     6.349    shift_reg_tap_o/idx_0_0[3]
    SLICE_X91Y570        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=492, routed)         1.299     5.701    shift_reg_tap_o/clk_c
    SLICE_X91Y570        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[174]/C
                         clock pessimism              0.404     6.105    
                         clock uncertainty           -0.035     6.070    
    SLICE_X91Y570        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.097    shift_reg_tap_o/sr_p.sr_1[174]
  -------------------------------------------------------------------
                         required time                          6.097    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[70]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[174]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.184ns (32.226%)  route 2.490ns (67.774%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=8)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 5.701 - 3.572 ) 
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.534ns (routing 0.616ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.562ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=492, routed)         1.534     2.675    shift_reg_tap_i/clk_c
    SLICE_X99Y582        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y582        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.770 r  shift_reg_tap_i/sr_p.sr_1_fast[70]/Q
                         net (fo=16, routed)          0.348     3.118    dut_inst/input_slr_fast_70
    SLICE_X98Y580        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.157 r  dut_inst/.delname._x_95.ALTB_0[0]/O
                         net (fo=16, routed)          0.561     3.718    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/un1_b_i_27
    SLICE_X94Y581        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     3.892 f  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.244     4.136    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_119_0
    SLICE_X94Y576        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     4.272 f  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.245     4.517    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/idx_28_0
    SLICE_X93Y574        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.142     4.659 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.226     4.885    dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/idx_32_0
    SLICE_X92Y572        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.063     4.948 f  dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.111     5.059    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/idx_137_0
    SLICE_X91Y572        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     5.157 f  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.155     5.312    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/idx_103_2
    SLICE_X91Y571        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     5.433 f  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.158     5.591    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/idx_106_0
    SLICE_X91Y571        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.769 f  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.196     5.965    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/idx_134_0
    SLICE_X91Y569        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     6.064 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.188     6.252    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/idx_133_3
    SLICE_X91Y570        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     6.291 f  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/b_o_comb.idx[3]/O
                         net (fo=1, routed)           0.058     6.349    shift_reg_tap_o/idx_0_0[3]
    SLICE_X91Y570        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=492, routed)         1.299     5.701    shift_reg_tap_o/clk_c
    SLICE_X91Y570        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[174]/C
                         clock pessimism              0.404     6.105    
                         clock uncertainty           -0.035     6.070    
    SLICE_X91Y570        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.097    shift_reg_tap_o/sr_p.sr_1[174]
  -------------------------------------------------------------------
                         required time                          6.097    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[70]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[174]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.184ns (32.226%)  route 2.490ns (67.774%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=8)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 5.701 - 3.572 ) 
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.534ns (routing 0.616ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.562ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=492, routed)         1.534     2.675    shift_reg_tap_i/clk_c
    SLICE_X99Y582        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y582        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.770 f  shift_reg_tap_i/sr_p.sr_1_fast[70]/Q
                         net (fo=16, routed)          0.348     3.118    dut_inst/input_slr_fast_70
    SLICE_X98Y580        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.157 f  dut_inst/.delname._x_95.ALTB_0[0]/O
                         net (fo=16, routed)          0.561     3.718    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/un1_b_i_27
    SLICE_X94Y581        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     3.892 f  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.244     4.136    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_119_0
    SLICE_X94Y576        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     4.272 f  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.245     4.517    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/idx_28_0
    SLICE_X93Y574        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.142     4.659 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.226     4.885    dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/idx_32_0
    SLICE_X92Y572        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.063     4.948 f  dut_inst/stage_g.5.pair_g.7.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.111     5.059    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/idx_137_0
    SLICE_X91Y572        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     5.157 f  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.155     5.312    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/idx_103_2
    SLICE_X91Y571        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     5.433 f  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.158     5.591    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/idx_106_0
    SLICE_X91Y571        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.769 f  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.196     5.965    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/idx_134_0
    SLICE_X91Y569        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     6.064 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.188     6.252    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/idx_133_3
    SLICE_X91Y570        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     6.291 f  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/b_o_comb.idx[3]/O
                         net (fo=1, routed)           0.058     6.349    shift_reg_tap_o/idx_0_0[3]
    SLICE_X91Y570        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=492, routed)         1.299     5.701    shift_reg_tap_o/clk_c
    SLICE_X91Y570        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[174]/C
                         clock pessimism              0.404     6.105    
                         clock uncertainty           -0.035     6.070    
    SLICE_X91Y570        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.097    shift_reg_tap_o/sr_p.sr_1[174]
  -------------------------------------------------------------------
                         required time                          6.097    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.250ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.983ns (26.829%)  route 2.681ns (73.171%))
  Logic Levels:           8  (LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 5.698 - 3.572 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.616ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.562ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=492, routed)         1.539     2.680    shift_reg_tap_i/clk_c
    SLICE_X102Y578       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y578       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.773 r  shift_reg_tap_i/sr_p.sr_1[20]/Q
                         net (fo=15, routed)          0.465     3.238    dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/input_slr[20]
    SLICE_X99Y574        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     3.301 r  dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=3, routed)           0.145     3.446    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/idx_81_0
    SLICE_X99Y576        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     3.628 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=3, routed)           0.451     4.079    dut_inst/stage_g.3.pair_g.10.csn_cmp_inst/idx_27_4
    SLICE_X96Y574        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.142 r  dut_inst/stage_g.3.pair_g.10.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[5]/O
                         net (fo=2, routed)           0.347     4.489    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/idx_24_0
    SLICE_X95Y573        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     4.609 r  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.202     4.811    dut_inst/stage_g.5.pair_g.8.csn_cmp_inst/idx_79_0
    SLICE_X95Y573        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     4.851 r  dut_inst/stage_g.5.pair_g.8.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=4, routed)           0.226     5.077    dut_inst/stage_g.7.pair_g.7.csn_cmp_inst/idx_20[5]
    SLICE_X93Y571        LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.138     5.215 r  dut_inst/stage_g.7.pair_g.7.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[5]/O
                         net (fo=2, routed)           0.170     5.385    dut_inst/stage_g.8.pair_g.7.csn_cmp_inst/idx_18[5]
    SLICE_X95Y571        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     5.533 r  dut_inst/stage_g.8.pair_g.7.csn_cmp_inst/b_o_comb.idx[5]/O
                         net (fo=4, routed)           0.277     5.810    dut_inst/stage_g.10.pair_g.7.csn_cmp_inst/idx_104_5
    SLICE_X95Y570        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     5.946 r  dut_inst/stage_g.10.pair_g.7.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[5]/O
                         net (fo=1, routed)           0.398     6.344    shift_reg_tap_o/idx_lut6_2_o6[5]
    SLICE_X95Y570        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=492, routed)         1.296     5.698    shift_reg_tap_o/clk_c
    SLICE_X95Y570        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[36]/C
                         clock pessimism              0.404     6.102    
                         clock uncertainty           -0.035     6.067    
    SLICE_X95Y570        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     6.094    shift_reg_tap_o/sr_p.sr_1[36]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                 -0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224  clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X94Y582  shift_reg_tap_i/sr_p.sr_1[136]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X99Y582  shift_reg_tap_i/sr_p.sr_1[137]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X93Y581  shift_reg_tap_i/sr_p.sr_1[138]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X97Y581  shift_reg_tap_i/sr_p.sr_1[139]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X94Y579  shift_reg_tap_i/sr_p.sr_1[147]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X96Y577  shift_reg_tap_i/sr_p.sr_1[160]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X94Y579  shift_reg_tap_i/sr_p.sr_1[165]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X94Y567  shift_reg_tap_o/sr_p.sr_1[187]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X95Y569  shift_reg_tap_o/sr_p.sr_1[191]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X94Y582  shift_reg_tap_i/sr_p.sr_1[136]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X97Y581  shift_reg_tap_i/sr_p.sr_1[139]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X99Y578  shift_reg_tap_i/sr_p.sr_1[13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X99Y577  shift_reg_tap_i/sr_p.sr_1[142]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X94Y579  shift_reg_tap_i/sr_p.sr_1[143]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y581         lsfr_1/shiftreg_vector[21]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X100Y581         lsfr_1/shiftreg_vector[22]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X100Y581         lsfr_1/shiftreg_vector[23]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y581         lsfr_1/shiftreg_vector[21]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y581         lsfr_1/shiftreg_vector[24]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y581         lsfr_1/shiftreg_vector[31]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y581         lsfr_1/shiftreg_vector[21]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X100Y581         lsfr_1/shiftreg_vector[22]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X100Y581         lsfr_1/shiftreg_vector[23]/C



