12,16c12,13
< ########## GENERAL IO CONSTRAINTS FOR THE KC705 BOARD ##########
< set_property PACKAGE_PIN AD12     [get_ports clk_in_p]
< set_property PACKAGE_PIN AD11     [get_ports clk_in_n]
< set_property IOSTANDARD  LVDS     [get_ports clk_in_p]
< set_property IOSTANDARD  LVDS     [get_ports clk_in_n]
---
> set_property DIFF_TERM TRUE [get_ports ref_clk_clk_p]
> set_property DIFF_TERM TRUE [get_ports ref_clk_clk_n]
17a15
> ########## GENERAL IO CONSTRAINTS FOR THE KC705 BOARD ##########
27,34c25,40
< set_property PACKAGE_PIN AB8      [get_ports frame_error]
< set_property PACKAGE_PIN AA8      [get_ports frame_errorn]
< set_property IOSTANDARD  LVCMOS15 [get_ports frame_error]
< set_property IOSTANDARD  LVCMOS15 [get_ports frame_errorn]
< set_property PACKAGE_PIN AC9      [get_ports activity_flash]
< set_property PACKAGE_PIN AB9      [get_ports activity_flashn]
< set_property IOSTANDARD  LVCMOS15 [get_ports activity_flash]
< set_property IOSTANDARD  LVCMOS15 [get_ports activity_flashn]
---
> set_property PACKAGE_PIN AB8      [get_ports frame_error_0]
> set_property PACKAGE_PIN AA8      [get_ports activity_flash_0]
> set_property PACKAGE_PIN AC9      [get_ports frame_error_1]
> set_property PACKAGE_PIN AB9      [get_ports activity_flash_1]
> set_property PACKAGE_PIN AE26     [get_ports frame_error_2]
> set_property PACKAGE_PIN G19      [get_ports activity_flash_2]
> set_property PACKAGE_PIN E18      [get_ports frame_error_3]
> set_property PACKAGE_PIN F16      [get_ports activity_flash_3]
> set_property IOSTANDARD  LVCMOS15 [get_ports frame_error_0]
> set_property IOSTANDARD  LVCMOS15 [get_ports activity_flash_0]
> set_property IOSTANDARD  LVCMOS15 [get_ports frame_error_1]
> set_property IOSTANDARD  LVCMOS15 [get_ports activity_flash_1]
> set_property IOSTANDARD  LVCMOS25 [get_ports frame_error_2]
> set_property IOSTANDARD  LVCMOS25 [get_ports activity_flash_2]
> set_property IOSTANDARD  LVCMOS25 [get_ports frame_error_3]
> set_property IOSTANDARD  LVCMOS25 [get_ports activity_flash_3]
44c50
< set_property IOSTANDARD  LVCMOS15 [get_ports update_speed]
---
> set_property IOSTANDARD  LVCMOS25 [get_ports update_speed]
59,60c65
< set_property PACKAGE_PIN L20      [get_ports phy_resetn]
< set_property IOSTANDARD  LVCMOS25 [get_ports phy_resetn]
---
> ########## RGMII SPECIFIC IO CONSTRAINTS ##########
62,68c67,131
< # lock to unused header - ensure this is unused
< set_property PACKAGE_PIN AJ24     [get_ports serial_response]
< set_property PACKAGE_PIN AK25     [get_ports tx_statistics_s]
< set_property PACKAGE_PIN AE25     [get_ports rx_statistics_s]
< set_property IOSTANDARD  LVCMOS25 [get_ports serial_response]
< set_property IOSTANDARD  LVCMOS25 [get_ports tx_statistics_s]
< set_property IOSTANDARD  LVCMOS25 [get_ports rx_statistics_s]
---
> # Define I/O standards
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[0]}]
> set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_io]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[2]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_fsel[0]}]
> set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_io]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rxc]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rx_ctl]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[1]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[3]}]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rxc]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rx_ctl]
> set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdc]
> set_property IOSTANDARD LVCMOS25 [get_ports reset_port_0]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[1]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[3]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_oe[0]}]
> set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdc]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rxc]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[2]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[3]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[0]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[2]}]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rxc]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rx_ctl]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[2]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[3]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[1]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[2]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[0]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[2]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[3]}]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rx_ctl]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[0]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[1]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[2]}]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_tx_ctl]
> set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_io]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[0]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[2]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[3]}]
> set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_p]
> set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_n]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[0]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[1]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[0]}]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_txc]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[3]}]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_tx_ctl]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[1]}]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_txc]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_tx_ctl]
> set_property IOSTANDARD LVCMOS25 [get_ports reset_port_1]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[1]}]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[0]}]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_txc]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[3]}]
> set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdc]
> set_property IOSTANDARD LVCMOS25 [get_ports reset_port_2]
> set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[1]}]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_txc]
> set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_tx_ctl]
> set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdc]
> set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_io]
> set_property IOSTANDARD LVCMOS25 [get_ports reset_port_3]
70,131c133,196
< set_property PACKAGE_PIN R23      [get_ports mdc]
< set_property PACKAGE_PIN J21      [get_ports mdio]
< set_property IOSTANDARD  LVCMOS25 [get_ports mdc]
< set_property IOSTANDARD  LVCMOS25 [get_ports mdio]
< 
< ########## GMII SPECIFIC IO CONSTRAINTS FOR the KC705 BOARD ##########
< 
< set_property PACKAGE_PIN T28      [get_ports gmii_rxd[7]]
< set_property PACKAGE_PIN T26      [get_ports gmii_rxd[6]]
< set_property PACKAGE_PIN T27      [get_ports gmii_rxd[5]]
< set_property PACKAGE_PIN R19      [get_ports gmii_rxd[4]]
< set_property PACKAGE_PIN U28      [get_ports gmii_rxd[3]]
< set_property PACKAGE_PIN T25      [get_ports gmii_rxd[2]]
< set_property PACKAGE_PIN U25      [get_ports gmii_rxd[1]]
< set_property PACKAGE_PIN U30      [get_ports gmii_rxd[0]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_rxd[7]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_rxd[6]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_rxd[5]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_rxd[4]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_rxd[3]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_rxd[2]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_rxd[1]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_rxd[0]]
< 
< set_property PACKAGE_PIN J28      [get_ports gmii_txd[7]]
< set_property PACKAGE_PIN L30      [get_ports gmii_txd[6]]
< set_property PACKAGE_PIN K26      [get_ports gmii_txd[5]]
< set_property PACKAGE_PIN J26      [get_ports gmii_txd[4]]
< set_property PACKAGE_PIN L28      [get_ports gmii_txd[3]]
< set_property PACKAGE_PIN M29      [get_ports gmii_txd[2]]
< set_property PACKAGE_PIN N25      [get_ports gmii_txd[1]]
< set_property PACKAGE_PIN N27      [get_ports gmii_txd[0]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_txd[7]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_txd[6]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_txd[5]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_txd[4]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_txd[3]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_txd[2]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_txd[1]]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_txd[0]]
< 
< 
< set_property PACKAGE_PIN M27      [get_ports gmii_tx_en]
< set_property PACKAGE_PIN N29      [get_ports gmii_tx_er]
< set_property PACKAGE_PIN K30      [get_ports gmii_tx_clk]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_tx_en]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_tx_er]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_tx_clk]
< 
< set_property PACKAGE_PIN R28      [get_ports gmii_rx_dv]
< set_property PACKAGE_PIN V26      [get_ports gmii_rx_er]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_rx_dv]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_rx_er]
< 
< set_property PACKAGE_PIN U27      [get_ports gmii_rx_clk]
< set_property IOSTANDARD  LVCMOS25 [get_ports gmii_rx_clk]
< set_property PACKAGE_PIN M28      [get_ports mii_tx_clk]
< set_property IOSTANDARD  LVCMOS25 [get_ports mii_tx_clk]
< 
< # Map the TB clock pin gtx_clk_bufg_out to and un-used pin so that its not trimmed off
< set_property PACKAGE_PIN AC17      [get_ports gtx_clk_bufg_out]
< set_property IOSTANDARD  SSTL15    [get_ports gtx_clk_bufg_out] 
---
> set_property PACKAGE_PIN H30 [get_ports {rgmii_port_1_rd[0]}]
> set_property PACKAGE_PIN G30 [get_ports mdio_io_port_0_io]
> set_property PACKAGE_PIN C30 [get_ports {rgmii_port_1_rd[2]}]
> set_property PACKAGE_PIN B28 [get_ports {ref_clk_fsel[0]}]
> set_property PACKAGE_PIN A28 [get_ports mdio_io_port_1_io]
> set_property PACKAGE_PIN F21 [get_ports rgmii_port_3_rxc]
> set_property PACKAGE_PIN E21 [get_ports rgmii_port_3_rx_ctl]
> set_property PACKAGE_PIN C19 [get_ports {rgmii_port_3_rd[1]}]
> set_property PACKAGE_PIN B19 [get_ports {rgmii_port_3_rd[3]}]
> set_property PACKAGE_PIN D26 [get_ports rgmii_port_1_rxc]
> set_property PACKAGE_PIN C26 [get_ports rgmii_port_1_rx_ctl]
> set_property PACKAGE_PIN G29 [get_ports mdio_io_port_0_mdc]
> set_property PACKAGE_PIN F30 [get_ports reset_port_0]
> set_property PACKAGE_PIN B30 [get_ports {rgmii_port_1_rd[1]}]
> set_property PACKAGE_PIN A30 [get_ports {rgmii_port_1_rd[3]}]
> set_property PACKAGE_PIN A25 [get_ports {ref_clk_oe[0]}]
> set_property PACKAGE_PIN A26 [get_ports mdio_io_port_1_mdc]
> set_property PACKAGE_PIN F20 [get_ports rgmii_port_2_rxc]
> set_property PACKAGE_PIN B22 [get_ports {rgmii_port_2_rd[2]}]
> set_property PACKAGE_PIN A22 [get_ports {rgmii_port_2_rd[3]}]
> set_property PACKAGE_PIN B18 [get_ports {rgmii_port_3_rd[0]}]
> set_property PACKAGE_PIN A18 [get_ports {rgmii_port_3_rd[2]}]
> set_property PACKAGE_PIN C25 [get_ports rgmii_port_0_rxc]
> set_property PACKAGE_PIN B25 [get_ports rgmii_port_0_rx_ctl]
> set_property PACKAGE_PIN H26 [get_ports {rgmii_port_0_rd[2]}]
> set_property PACKAGE_PIN H27 [get_ports {rgmii_port_0_rd[3]}]
> set_property PACKAGE_PIN E29 [get_ports {rgmii_port_0_td[1]}]
> set_property PACKAGE_PIN E30 [get_ports {rgmii_port_0_td[2]}]
> set_property PACKAGE_PIN B29 [get_ports {rgmii_port_1_td[0]}]
> set_property PACKAGE_PIN B27 [get_ports {rgmii_port_1_td[2]}]
> set_property PACKAGE_PIN A27 [get_ports {rgmii_port_1_td[3]}]
> set_property PACKAGE_PIN E19 [get_ports rgmii_port_2_rx_ctl]
> set_property PACKAGE_PIN D19 [get_ports {rgmii_port_2_rd[0]}]
> set_property PACKAGE_PIN C20 [get_ports {rgmii_port_2_td[1]}]
> set_property PACKAGE_PIN B20 [get_ports {rgmii_port_2_td[2]}]
> set_property PACKAGE_PIN G17 [get_ports rgmii_port_2_tx_ctl]
> set_property PACKAGE_PIN F17 [get_ports mdio_io_port_2_io]
> set_property PACKAGE_PIN B17 [get_ports {rgmii_port_3_td[0]}]
> set_property PACKAGE_PIN G22 [get_ports {rgmii_port_3_td[2]}]
> set_property PACKAGE_PIN F22 [get_ports {rgmii_port_3_td[3]}]
> set_property PACKAGE_PIN D27 [get_ports ref_clk_clk_p]
> set_property PACKAGE_PIN C27 [get_ports ref_clk_clk_n]
> set_property PACKAGE_PIN H24 [get_ports {rgmii_port_0_rd[0]}]
> set_property PACKAGE_PIN H25 [get_ports {rgmii_port_0_rd[1]}]
> set_property PACKAGE_PIN G28 [get_ports {rgmii_port_0_td[0]}]
> set_property PACKAGE_PIN F28 [get_ports rgmii_port_0_txc]
> set_property PACKAGE_PIN E28 [get_ports {rgmii_port_0_td[3]}]
> set_property PACKAGE_PIN D28 [get_ports rgmii_port_0_tx_ctl]
> set_property PACKAGE_PIN G27 [get_ports {rgmii_port_1_td[1]}]
> set_property PACKAGE_PIN F27 [get_ports rgmii_port_1_txc]
> set_property PACKAGE_PIN C24 [get_ports rgmii_port_1_tx_ctl]
> set_property PACKAGE_PIN B24 [get_ports reset_port_1]
> set_property PACKAGE_PIN G18 [get_ports {rgmii_port_2_rd[1]}]
> set_property PACKAGE_PIN F18 [get_ports {rgmii_port_2_td[0]}]
> set_property PACKAGE_PIN A20 [get_ports rgmii_port_2_txc]
> set_property PACKAGE_PIN A21 [get_ports {rgmii_port_2_td[3]}]
> set_property PACKAGE_PIN A16 [get_ports mdio_io_port_2_mdc]
> set_property PACKAGE_PIN A17 [get_ports reset_port_2]
> set_property PACKAGE_PIN D16 [get_ports {rgmii_port_3_td[1]}]
> set_property PACKAGE_PIN C16 [get_ports rgmii_port_3_txc]
> set_property PACKAGE_PIN D22 [get_ports rgmii_port_3_tx_ctl]
> set_property PACKAGE_PIN C22 [get_ports mdio_io_port_3_mdc]
> set_property PACKAGE_PIN D21 [get_ports mdio_io_port_3_io]
> set_property PACKAGE_PIN C21 [get_ports reset_port_3]
132a198
> create_clock -period 8.000 -name ref_clk_clk_p -waveform {0.000 4.000} [get_ports ref_clk_clk_p]
144,149d209
< # Associate the IDELAYCTRL in the support level to the I/Os
< # in the core using IODELAYs
< ############################################################
< set_property IODELAY_GROUP tri_mode_ethernet_mac_iodelay_grp [get_cells  {trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i}]
< 
< ############################################################
154,170d213
< # TX Clock period Constraints                              #
< ############################################################
< # Transmitter clock period constraints: please do not relax
< create_clock -name clk_in_p -period 5.000 [get_ports clk_in_p]
< set_input_jitter clk_in_p 0.050
< 
< #set to use clock backbone - this uses a long route to allow the MMCM to be placed in the other half of the device
< set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets -of [get_pins example_clocks/clkin1_buf/O]]
< 
< 
< 
< ############################################################
< # Get auto-generated clock names                           #
< ############################################################
< set axi_clk_name [get_clocks -of [get_pins example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1]]
< 
< ############################################################
184c227
< set_max_delay -from [get_ports update_speed] 4 -datapath_only
---
> #set_max_delay -from [get_ports update_speed] 4 -datapath_only
189,190c232,233
< set_false_path -from [get_cells pause_req* -filter {IS_SEQUENTIAL}]
< set_false_path -from [get_cells pause_val* -filter {IS_SEQUENTIAL}]
---
> set_false_path -from [get_cells *_i/eth_driver_*/inst/pause_req* -filter {IS_SEQUENTIAL}]
> set_false_path -from [get_cells *_i/eth_driver_*/inst/pause_val* -filter {IS_SEQUENTIAL}]
197,202c240,249
< set_false_path -to [get_ports frame_error]
< set_false_path -to [get_ports frame_errorn]
< set_false_path -to [get_ports serial_response]
< set_false_path -to [get_ports tx_statistics_s]
< set_false_path -to [get_ports rx_statistics_s]
< set_output_delay -clock $axi_clk_name 1 [get_ports mdc]
---
> set_false_path -to [get_ports frame_error_0]
> set_false_path -to [get_ports frame_error_1]
> set_false_path -to [get_ports frame_error_2]
> set_false_path -to [get_ports frame_error_3]
> #set_false_path -to [get_ports frame_errorn]
> #set_false_path -to [get_ports serial_response]
> #set_false_path -to [get_ports tx_statistics_s]
> #set_false_path -to [get_ports rx_statistics_s]
> set axi_clk_name [get_clocks clk_out2_*_clk_wiz_0_0]
> set_output_delay -clock $axi_clk_name 1 [get_ports mdio_io_port_*_mdc]
205c252
< set_false_path -from [get_cells -hier -filter {name =~ *phy_resetn_int_reg}] -to [get_ports phy_resetn]
---
> set_false_path -from [get_cells -hier -filter {name =~ *phy_resetn_int_reg}] -to [get_ports reset_port_0]
212,218d258
< 
< # control signal is synched over clock boundary separately
< set_false_path -from [get_cells -hier -filter {name =~ tx_stats_reg[*]}] -to [get_cells -hier -filter {name =~ tx_stats_shift_reg[*]}]
< set_false_path -from [get_cells -hier -filter {name =~ rx_stats_reg[*]}] -to [get_cells -hier -filter {name =~ rx_stats_shift_reg[*]}]
< 
< 
< 
223,226d262
< set_false_path -to [get_pins -filter {REF_PIN_NAME =~ D} -of [get_cells -regexp {.*\/.*_sync.*}]]
< set_max_delay -from [get_cells rx_stats_toggle_reg] -to [get_cells rx_stats_sync/data_sync_reg0] 6 -datapath_only
< 
< 
243a280,285
> set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/rd_addr_txfer_reg[*]}]                   -to [get_cells -hier -filter {name =~ *fifo*wr_rd_addr_reg[*]}] 3.2 -datapath_only
> set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/wr_frame_in_fifo_reg}]                   -to [get_cells -hier -filter {name =~ *tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0}] 3.2 -datapath_only
> set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/wr_frames_in_fifo_reg}]                  -to [get_cells -hier -filter {name =~ *tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0}] 3.2 -datapath_only
> set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/frame_in_fifo_valid_tog_reg}]            -to [get_cells -hier -filter {name =~ *tx_fifo_i/resync_fif_valid_tog/data_sync_reg0}] 3.2 -datapath_only
> set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/rd_txfer_tog_reg}]                       -to [get_cells -hier -filter {name =~ *tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0}] 3.2 -datapath_only
> set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/rd_tran_frame_tog_reg}]                  -to [get_cells -hier -filter {name =~ *tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0}] 3.2 -datapath_only
252,253d293
< create_waiver -quiet -type CDC -id {CDC-10} -user "tri_mode_ethernet_mac" -tags "11999" -desc "The CDC-10 warning is waived because it is safe to ignore" -from [get_pins {*x_stats_reg[*]/C}] -to [get_pins {*x_stats_shift_reg[*]/D}]
< 
258a299
> create_waiver -quiet -type CDC -id {CDC-1} -user "tri_mode_ethernet_mac" -tags "11999" -desc "This data-bus is part of the DMUX synchronizer, which is essentially a false paths and can be ignored." -from [get_pins pause_req_reg/C]
268a310
> create_waiver -quiet -type CDC -id {CDC-11} -user "tri_mode_ethernet_mac" -tags "11999" -desc "Part of reset synchronizer. Safe to ignore" -from [get_pins example_resets/glbl_reset_gen/reset_sync4/C] -to [list [get_pins -of [get_cells -hier -filter {name =~ */sync_glbl_rstn_tx_clk/async_rst0_reg*}] -filter {name =~ *CLR}] [get_pins -of [get_cells -hier -filter {name =~ */sync_stats_reset/async_rst0_reg*}] -filter {name =~ *PRE}] ]
269a312,318
> set_property BITSTREAM.CONFIG.BPI_SYNC_MODE DISABLE [current_design]
> set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN DISABLE [current_design]
> set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
> set_property BITSTREAM.CONFIG.UNUSEDPIN Pullup [current_design]
> set_property CONFIG_MODE BPI16 [current_design]
> set_property CFGBVS VCCO [current_design]
> set_property CONFIG_VOLTAGE 2.5 [current_design]
