verilog xil_defaultlib  \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_2/sources_1/ip/ram1/sim/ram1.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_2/sources_1/ip/ram2/sim/ram2.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_2/sources_1/ip/ram3/sim/ram3.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_2/sources_1/ip/ram0/sim/ram0.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_2/sources_1/new/instruction_memory.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_2/sim/instruction_memory_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
