############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "svm_speech_30"
set_directive_interface -mode s_axilite -bundle inputpart1 "svm_speech_30" in2
set_directive_interface -mode s_axilite -bundle inputpart1 "svm_speech_30" in6
set_directive_interface -mode s_axilite -bundle inputpart1 "svm_speech_30" in8
set_directive_interface -mode s_axilite -bundle inputpart1 "svm_speech_30" in7
set_directive_interface -mode s_axilite -bundle inputpart1 "svm_speech_30" in5
set_directive_interface -mode s_axilite -bundle inputpart1 "svm_speech_30" in1
set_directive_interface -mode s_axilite -bundle inputpart1 "svm_speech_30" in4
set_directive_interface -mode s_axilite -bundle inputpart1 "svm_speech_30" in3
set_directive_interface -mode s_axilite -bundle inputpart2 "svm_speech_30" in11
set_directive_interface -mode s_axilite -bundle inputpart2 "svm_speech_30" in10
set_directive_interface -mode s_axilite -bundle inputpart2 "svm_speech_30" in12
set_directive_interface -mode s_axilite -bundle inputpart2 "svm_speech_30" in13
set_directive_interface -mode s_axilite -bundle inputpart2 "svm_speech_30" in15
set_directive_interface -mode s_axilite -bundle inputpart2 "svm_speech_30" in16
set_directive_interface -mode s_axilite -bundle inputpart2 "svm_speech_30" in9
set_directive_interface -mode s_axilite -bundle inputpart2 "svm_speech_30" in14
set_directive_interface -mode s_axilite -bundle inputpart3 "svm_speech_30" in21
set_directive_interface -mode s_axilite -bundle inputpart3 "svm_speech_30" in19
set_directive_interface -mode s_axilite -bundle inputpart3 "svm_speech_30" in17
set_directive_interface -mode s_axilite -bundle inputpart3 "svm_speech_30" in24
set_directive_interface -mode s_axilite -bundle inputpart3 "svm_speech_30" in20
set_directive_interface -mode s_axilite -bundle inputpart3 "svm_speech_30" in18
set_directive_interface -mode s_axilite -bundle inputpart3 "svm_speech_30" in22
set_directive_interface -mode s_axilite -bundle inputpart3 "svm_speech_30" in23
set_directive_interface -mode s_axilite -bundle inputpart4 "svm_speech_30" in28
set_directive_interface -mode s_axilite -bundle inputpart4 "svm_speech_30" in29
set_directive_interface -mode s_axilite -bundle inputpart4 "svm_speech_30" in31
set_directive_interface -mode s_axilite -bundle inputpart4 "svm_speech_30" in26
set_directive_interface -mode s_axilite -bundle inputpart4 "svm_speech_30" in32
set_directive_interface -mode s_axilite -bundle inputpart4 "svm_speech_30" in30
set_directive_interface -mode s_axilite -bundle inputpart4 "svm_speech_30" in27
set_directive_interface -mode s_axilite -bundle inputpart4 "svm_speech_30" in25
