simSeconds 0.065468633065
simTicks 65468711880.6075
finalTick 80560894721914.62
simFreq 999999000000.0
hostSeconds 258.613905
hostTickRate 267948367.88282198
hostMemory 52603709.491611995
simInsts 109999910.57615599
simOps 127613644.58656
hostInstRate 446858.24899199995
hostOpRate 517775.470745
system.clk_domain.clock 999.999
system.cpu_clk_domain.clock 499.9995
system.cpu_voltage_domain.voltage 0.9999990000000001
system.l2.demandHits::switch_cpus.inst 1409732.3795000003
system.l2.demandHits::switch_cpus.data 569152.803998
system.l2.demandHits::total 1978885.1834979998
system.l2.overallHits::switch_cpus.inst 1409732.3795000003
system.l2.overallHits::switch_cpus.data 569152.803998
system.l2.overallHits::total 1978885.1834979998
system.l2.demandMisses::cpu.inst 3.8742290000000006
system.l2.demandMisses::cpu.data 3.415385
system.l2.demandMisses::switch_cpus.inst 86.14773100000001
system.l2.demandMisses::switch_cpus.data 1667.597455
system.l2.demandMisses::total 1753.7451859999999
system.l2.overallMisses::cpu.inst 3.8742290000000006
system.l2.overallMisses::cpu.data 3.415385
system.l2.overallMisses::switch_cpus.inst 86.14773100000001
system.l2.overallMisses::switch_cpus.data 1667.597455
system.l2.overallMisses::total 1753.7451859999999
system.l2.demandMissLatency::switch_cpus.inst 6962669.370999999
system.l2.demandMissLatency::switch_cpus.data 138564340.061
system.l2.demandMissLatency::total 145527009.43199998
system.l2.overallMissLatency::switch_cpus.inst 6962669.370999999
system.l2.overallMissLatency::switch_cpus.data 138564340.061
system.l2.overallMissLatency::total 145527009.43199998
system.l2.demandAccesses::cpu.inst 3.8742290000000006
system.l2.demandAccesses::cpu.data 3.415385
system.l2.demandAccesses::switch_cpus.inst 1409818.527231
system.l2.demandAccesses::switch_cpus.data 570820.401453
system.l2.demandAccesses::total 1980638.9286839997
system.l2.overallAccesses::cpu.inst 3.8742290000000006
system.l2.overallAccesses::cpu.data 3.415385
system.l2.overallAccesses::switch_cpus.inst 1409818.527231
system.l2.overallAccesses::switch_cpus.data 570820.401453
system.l2.overallAccesses::total 1980638.9286839997
system.l2.demandMissRate::cpu.inst 0.9999990000000001
system.l2.demandMissRate::cpu.data 0.9999990000000001
system.l2.demandMissRate::switch_cpus.inst 6.354667099999999e-05
system.l2.demandMissRate::switch_cpus.data 0.002664385920999999
system.l2.demandMissRate::total 0.0008064472530000001
system.l2.overallMissRate::cpu.inst 0.9999990000000001
system.l2.overallMissRate::cpu.data 0.9999990000000001
system.l2.overallMissRate::switch_cpus.inst 6.354667099999999e-05
system.l2.overallMissRate::switch_cpus.data 0.002664385920999999
system.l2.overallMissRate::total 0.0008064472530000001
system.l2.demandAvgMissLatency::switch_cpus.inst 80712.01075681156
system.l2.demandAvgMissLatency::switch_cpus.data 83480.31226969883
system.l2.demandAvgMissLatency::total 83237.31925608484
system.l2.overallAvgMissLatency::switch_cpus.inst 80712.01075681156
system.l2.overallAvgMissLatency::switch_cpus.data 83480.31226969883
system.l2.overallAvgMissLatency::total 83237.31925608484
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 145.655708
system.l2.writebacks::total 145.655708
system.l2.demandMshrMisses::switch_cpus.inst 86.14773100000001
system.l2.demandMshrMisses::switch_cpus.data 1667.597455
system.l2.demandMshrMisses::total 1753.7451859999999
system.l2.overallMshrMisses::switch_cpus.inst 86.14773100000001
system.l2.overallMshrMisses::switch_cpus.data 1667.597455
system.l2.overallMshrMisses::total 1753.7451859999999
system.l2.demandMshrMissLatency::switch_cpus.inst 6101192.061000001
system.l2.demandMshrMissLatency::switch_cpus.data 121888364.235556
system.l2.demandMshrMissLatency::total 127989556.296556
system.l2.overallMshrMissLatency::switch_cpus.inst 6101192.061000001
system.l2.overallMshrMissLatency::switch_cpus.data 121888364.235556
system.l2.overallMshrMissLatency::total 127989556.296556
system.l2.demandMshrMissRate::switch_cpus.inst 6.354667099999999e-05
system.l2.demandMshrMissRate::switch_cpus.data 0.002664385920999999
system.l2.demandMshrMissRate::total 0.0008064472530000001
system.l2.overallMshrMissRate::switch_cpus.inst 6.354667099999999e-05
system.l2.overallMshrMissRate::switch_cpus.data 0.002664385920999999
system.l2.overallMshrMissRate::total 0.0008064472530000001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 70712.02075681157
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73480.32224267167
system.l2.demandAvgMshrMissLatency::total 73237.32922941554
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 70712.02075681157
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73480.32224267167
system.l2.overallAvgMshrMissLatency::total 73237.32922941554
system.l2.replacements 273.03641400000004
system.l2.ReadCleanReq.hits::switch_cpus.inst 1409732.3795000003
system.l2.ReadCleanReq.hits::total 1409732.3795000003
system.l2.ReadCleanReq.misses::cpu.inst 3.8742290000000006
system.l2.ReadCleanReq.misses::switch_cpus.inst 86.14773100000001
system.l2.ReadCleanReq.misses::total 86.14773100000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 6962669.370999999
system.l2.ReadCleanReq.missLatency::total 6962669.370999999
system.l2.ReadCleanReq.accesses::cpu.inst 3.8742290000000006
system.l2.ReadCleanReq.accesses::switch_cpus.inst 1409818.527231
system.l2.ReadCleanReq.accesses::total 1409818.527231
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 6.354667099999999e-05
system.l2.ReadCleanReq.missRate::total 6.354667099999999e-05
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 80712.01075681156
system.l2.ReadCleanReq.avgMissLatency::total 80712.01075681156
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 86.14773100000001
system.l2.ReadCleanReq.mshrMisses::total 86.14773100000001
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 6101192.061000001
system.l2.ReadCleanReq.mshrMissLatency::total 6101192.061000001
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 6.354667099999999e-05
system.l2.ReadCleanReq.mshrMissRate::total 6.354667099999999e-05
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 70712.02075681157
system.l2.ReadCleanReq.avgMshrMissLatency::total 70712.02075681157
system.l2.ReadExReq.hits::switch_cpus.data 51551.625721
system.l2.ReadExReq.hits::total 51551.625721
system.l2.ReadExReq.misses::switch_cpus.data 584.219148
system.l2.ReadExReq.misses::total 584.219148
system.l2.ReadExReq.missLatency::switch_cpus.data 46054138.106
system.l2.ReadExReq.missLatency::total 46054138.106
system.l2.ReadExReq.accesses::switch_cpus.data 52135.84486900001
system.l2.ReadExReq.accesses::total 52135.84486900001
system.l2.ReadExReq.missRate::switch_cpus.data 0.008742970737
system.l2.ReadExReq.missRate::total 0.008742970737
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 77817.77155007659
system.l2.ReadExReq.avgMissLatency::total 77817.77155007659
system.l2.ReadExReq.mshrMisses::switch_cpus.data 584.219148
system.l2.ReadExReq.mshrMisses::total 584.219148
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 40211945.350556
system.l2.ReadExReq.mshrMissLatency::total 40211945.350556
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.008742970737
system.l2.ReadExReq.mshrMissRate::total 0.008742970737
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 67817.78152056373
system.l2.ReadExReq.avgMshrMissLatency::total 67817.78152056373
system.l2.ReadSharedReq.hits::switch_cpus.data 517601.17827699997
system.l2.ReadSharedReq.hits::total 517601.17827699997
system.l2.ReadSharedReq.misses::cpu.data 3.176376
system.l2.ReadSharedReq.misses::switch_cpus.data 1083.378307
system.l2.ReadSharedReq.misses::total 1083.378307
system.l2.ReadSharedReq.missLatency::switch_cpus.data 92510201.955
system.l2.ReadSharedReq.missLatency::total 92510201.955
system.l2.ReadSharedReq.accesses::cpu.data 3.176376
system.l2.ReadSharedReq.accesses::switch_cpus.data 518684.556584
system.l2.ReadSharedReq.accesses::total 518684.556584
system.l2.ReadSharedReq.missRate::cpu.data 0.9999990000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.001939418206
system.l2.ReadSharedReq.missRate::total 0.001939418206
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 86267.17860956413
system.l2.ReadSharedReq.avgMissLatency::total 86267.17860956413
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 1083.378307
system.l2.ReadSharedReq.mshrMisses::total 1083.378307
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 81676418.885
system.l2.ReadSharedReq.mshrMissLatency::total 81676418.885
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.001939418206
system.l2.ReadSharedReq.mshrMissRate::total 0.001939418206
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 76267.18860956412
system.l2.ReadSharedReq.avgMshrMissLatency::total 76267.18860956412
system.l2.WritebackClean.hits::writebacks 1409818.527231
system.l2.WritebackClean.hits::total 1409818.527231
system.l2.WritebackClean.accesses::writebacks 1409818.527231
system.l2.WritebackClean.accesses::total 1409818.527231
system.l2.WritebackDirty.hits::writebacks 157311.72998
system.l2.WritebackDirty.hits::total 157311.72998
system.l2.WritebackDirty.accesses::writebacks 157311.72998
system.l2.WritebackDirty.accesses::total 157311.72998
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 65468711880.6075
system.l2.tags.tagsInUse 5217.965660991179
system.l2.tags.totalRefs 4358829.761923
system.l2.tags.sampledRefs 6164.029655
system.l2.tags.avgRefs 761.3836366994499
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 3.873296399948
system.l2.tags.occupancies::cpu.data 3.4124691330920003
system.l2.tags.occupancies::switch_cpus.inst 1801.9343382841798
system.l2.tags.occupancies::switch_cpus.data 3359.3506117697875
system.l2.tags.avgOccs::cpu.inst 0.00011822188599999999
system.l2.tags.avgOccs::cpu.data 0.00010410547299999999
system.l2.tags.avgOccs::switch_cpus.inst 0.054990672308000005
system.l2.tags.avgOccs::switch_cpus.data 0.10251940538000001
system.l2.tags.avgOccs::total 0.15923980327499998
system.l2.tags.occupanciesTaskId::1024 5886.298237
system.l2.tags.ageTaskId_1024::0 0.175739
system.l2.tags.ageTaskId_1024::1 1.3196389999999998
system.l2.tags.ageTaskId_1024::2 13.367477
system.l2.tags.ageTaskId_1024::3 208.060462
system.l2.tags.ratioOccsTaskId::1024 0.17963543488800002
system.l2.tags.tagAccesses 31693690.66357
system.l2.tags.dataAccesses 31693690.66357
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 65468711880.6075
system.mem_ctrls.avgPriority_writebacks::samples 145.655708
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 86.14773100000001
system.mem_ctrls.avgPriority_switch_cpus.data::samples 1667.5372590000002
system.mem_ctrls.priorityMinLatency 1.874998125e-08
system.mem_ctrls.priorityMaxLatency 0.00010996602765700003
system.mem_ctrls.numReadWriteTurnArounds 8.477946
system.mem_ctrls.numWriteReadTurnArounds 8.477946
system.mem_ctrls.numStayReadState 20454.455451
system.mem_ctrls.numStayWriteState 137.331634
system.mem_ctrls.readReqs 1753.7451859999999
system.mem_ctrls.writeReqs 145.655708
system.mem_ctrls.readBursts 1753.7451859999999
system.mem_ctrls.writeBursts 145.655708
system.mem_ctrls.servicedByWrQ 0.060196
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.01473053
system.mem_ctrls.avgWrQLen 0.15737772
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 1753.7451859999999
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 145.655708
system.mem_ctrls.rdQLenPdf::0 1478.48992
system.mem_ctrls.rdQLenPdf::1 187.80812799999998
system.mem_ctrls.rdQLenPdf::2 65.32856
system.mem_ctrls.rdQLenPdf::3 21.562728
system.mem_ctrls.rdQLenPdf::4 0.495654
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.0
system.mem_ctrls.wrQLenPdf::1 0.0
system.mem_ctrls.wrQLenPdf::2 0.0
system.mem_ctrls.wrQLenPdf::3 0.0
system.mem_ctrls.wrQLenPdf::4 0.00524
system.mem_ctrls.wrQLenPdf::5 0.00524
system.mem_ctrls.wrQLenPdf::6 0.00524
system.mem_ctrls.wrQLenPdf::7 0.00524
system.mem_ctrls.wrQLenPdf::8 0.00524
system.mem_ctrls.wrQLenPdf::9 0.00524
system.mem_ctrls.wrQLenPdf::10 0.00524
system.mem_ctrls.wrQLenPdf::11 0.00524
system.mem_ctrls.wrQLenPdf::12 0.00524
system.mem_ctrls.wrQLenPdf::13 0.00524
system.mem_ctrls.wrQLenPdf::14 0.00524
system.mem_ctrls.wrQLenPdf::15 4.375954
system.mem_ctrls.wrQLenPdf::16 4.39768
system.mem_ctrls.wrQLenPdf::17 7.387536
system.mem_ctrls.wrQLenPdf::18 8.134164
system.mem_ctrls.wrQLenPdf::19 8.452131999999999
system.mem_ctrls.wrQLenPdf::20 8.589518
system.mem_ctrls.wrQLenPdf::21 8.551048
system.mem_ctrls.wrQLenPdf::22 8.72064
system.mem_ctrls.wrQLenPdf::23 8.667474
system.mem_ctrls.wrQLenPdf::24 8.654822
system.mem_ctrls.wrQLenPdf::25 8.78275
system.mem_ctrls.wrQLenPdf::26 8.74211
system.mem_ctrls.wrQLenPdf::27 8.81087
system.mem_ctrls.wrQLenPdf::28 8.72588
system.mem_ctrls.wrQLenPdf::29 8.893174
system.mem_ctrls.wrQLenPdf::30 8.61955
system.mem_ctrls.wrQLenPdf::31 8.577758
system.mem_ctrls.wrQLenPdf::32 8.495838000000001
system.mem_ctrls.wrQLenPdf::33 0.008946
system.mem_ctrls.wrQLenPdf::34 0.00639
system.mem_ctrls.wrQLenPdf::35 0.003834
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 3.852544
system.mem_ctrls.bytesReadSys 112239.69190399999
system.mem_ctrls.bytesWrittenSys 9321.965312
system.mem_ctrls.avgRdBWSys 1628954.5091962279
system.mem_ctrls.avgWrBWSys 120078.88027408054
system.mem_ctrls.totGap 65343900359.31949
system.mem_ctrls.avgGap 49462762.049582966
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 5513.4547840000005
system.mem_ctrls.requestorReadBytes::switch_cpus.data 106722.38457600001
system.mem_ctrls.requestorReadRate::switch_cpus.inst 85188.68851314178
system.mem_ctrls.requestorReadRate::switch_cpus.data 1543721.6441161858
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 86.14773100000001
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 1667.597455
system.mem_ctrls.requestorWriteAccesses::writebacks 145.655708
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 2558981.611
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 53211654.485249996
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 29582.26162824
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32286.568033239997
system.mem_ctrls.requestorWriteAvgLat::writebacks 666303.6832478
system.mem_ctrls.dram.bytesRead::cpu.inst 247.95065600000004
system.mem_ctrls.dram.bytesRead::cpu.data 218.58464
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 5513.4547840000005
system.mem_ctrls.dram.bytesRead::switch_cpus.data 106726.23712
system.mem_ctrls.dram.bytesRead::total 112239.69190399999
system.mem_ctrls.dram.bytesInstRead::cpu.inst 247.95065600000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 5513.4547840000005
system.mem_ctrls.dram.bytesInstRead::total 5513.4547840000005
system.mem_ctrls.dram.bytesWritten::writebacks 9321.965312
system.mem_ctrls.dram.bytesWritten::total 9321.965312
system.mem_ctrls.dram.numReads::cpu.inst 3.8742290000000006
system.mem_ctrls.dram.numReads::cpu.data 3.415385
system.mem_ctrls.dram.numReads::switch_cpus.inst 86.14773100000001
system.mem_ctrls.dram.numReads::switch_cpus.data 1667.597455
system.mem_ctrls.dram.numReads::total 1753.7451859999999
system.mem_ctrls.dram.numWrites::writebacks 145.655708
system.mem_ctrls.dram.numWrites::total 145.655708
system.mem_ctrls.dram.bwRead::cpu.inst 36865.405302
system.mem_ctrls.dram.bwRead::cpu.data 32290.668708999998
system.mem_ctrls.dram.bwRead::switch_cpus.inst 85188.62082299999
system.mem_ctrls.dram.bwRead::switch_cpus.data 1543765.852293
system.mem_ctrls.dram.bwRead::total 1628954.308879
system.mem_ctrls.dram.bwInstRead::cpu.inst 36865.405302
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 85188.62082299999
system.mem_ctrls.dram.bwInstRead::total 85188.62082299999
system.mem_ctrls.dram.bwWrite::writebacks 120078.87995599999
system.mem_ctrls.dram.bwWrite::total 120078.87995599999
system.mem_ctrls.dram.bwTotal::writebacks 120078.87995599999
system.mem_ctrls.dram.bwTotal::cpu.inst 36865.405302
system.mem_ctrls.dram.bwTotal::cpu.data 32290.668708999998
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 85188.62082299999
system.mem_ctrls.dram.bwTotal::switch_cpus.data 1543765.852293
system.mem_ctrls.dram.bwTotal::total 1749033.188835
system.mem_ctrls.dram.readBursts 1753.68499
system.mem_ctrls.dram.writeBursts 145.601774
system.mem_ctrls.dram.perBankRdBursts::0 95.36511400000002
system.mem_ctrls.dram.perBankRdBursts::1 83.21193299999999
system.mem_ctrls.dram.perBankRdBursts::2 86.31710799999999
system.mem_ctrls.dram.perBankRdBursts::3 94.751804
system.mem_ctrls.dram.perBankRdBursts::4 104.946898
system.mem_ctrls.dram.perBankRdBursts::5 89.89718400000001
system.mem_ctrls.dram.perBankRdBursts::6 104.59678400000001
system.mem_ctrls.dram.perBankRdBursts::7 130.032556
system.mem_ctrls.dram.perBankRdBursts::8 141.118046
system.mem_ctrls.dram.perBankRdBursts::9 150.02972
system.mem_ctrls.dram.perBankRdBursts::10 83.85796500000001
system.mem_ctrls.dram.perBankRdBursts::11 86.99379499999999
system.mem_ctrls.dram.perBankRdBursts::12 109.62156800000001
system.mem_ctrls.dram.perBankRdBursts::13 74.20039700000001
system.mem_ctrls.dram.perBankRdBursts::14 168.68363499999998
system.mem_ctrls.dram.perBankRdBursts::15 150.06048299999998
system.mem_ctrls.dram.perBankWrBursts::0 9.502152
system.mem_ctrls.dram.perBankWrBursts::1 9.566824
system.mem_ctrls.dram.perBankWrBursts::2 8.465796000000001
system.mem_ctrls.dram.perBankWrBursts::3 8.34962
system.mem_ctrls.dram.perBankWrBursts::4 8.679108
system.mem_ctrls.dram.perBankWrBursts::5 9.196076
system.mem_ctrls.dram.perBankWrBursts::6 9.164762
system.mem_ctrls.dram.perBankWrBursts::7 8.995418
system.mem_ctrls.dram.perBankWrBursts::8 10.436536
system.mem_ctrls.dram.perBankWrBursts::9 9.581774
system.mem_ctrls.dram.perBankWrBursts::10 9.267766
system.mem_ctrls.dram.perBankWrBursts::11 7.645671999999999
system.mem_ctrls.dram.perBankWrBursts::12 9.275434
system.mem_ctrls.dram.perBankWrBursts::13 8.605096
system.mem_ctrls.dram.perBankWrBursts::14 9.153258000000001
system.mem_ctrls.dram.perBankWrBursts::15 9.716482
system.mem_ctrls.dram.totQLat 22889042.533749998
system.mem_ctrls.dram.totBusLat 8768424.95
system.mem_ctrls.dram.totMemAccLat 55770636.09625
system.mem_ctrls.dram.avgQLat 13298.70924337
system.mem_ctrls.dram.avgBusLat 4999.995
system.mem_ctrls.dram.avgMemAccLat 32048.69049337
system.mem_ctrls.dram.readRowHits 736.7179779999999
system.mem_ctrls.dram.writeRowHits 66.11511
system.mem_ctrls.dram.readRowHitRate 36.19430457
system.mem_ctrls.dram.writeRowHitRate 0.2303708
system.mem_ctrls.dram.bytesPerActivate::samples 1096.4314379999998
system.mem_ctrls.dram.bytesPerActivate::mean 106.5990663789
system.mem_ctrls.dram.bytesPerActivate::gmean 79.831992410496
system.mem_ctrls.dram.bytesPerActivate::stdev 134.75345789035597
system.mem_ctrls.dram.bytesPerActivate::0-127 830.2645869999999
system.mem_ctrls.dram.bytesPerActivate::128-255 169.672455
system.mem_ctrls.dram.bytesPerActivate::256-383 31.470623999999997
system.mem_ctrls.dram.bytesPerActivate::384-511 13.430709
system.mem_ctrls.dram.bytesPerActivate::512-639 8.858128999999998
system.mem_ctrls.dram.bytesPerActivate::640-767 20.124643
system.mem_ctrls.dram.bytesPerActivate::768-895 3.770498
system.mem_ctrls.dram.bytesPerActivate::896-1023 2.8898900000000003
system.mem_ctrls.dram.bytesPerActivate::1024-1151 22.28724499999999
system.mem_ctrls.dram.bytesPerActivate::total 1096.4314379999998
system.mem_ctrls.dram.dramBytesRead 112235.83936
system.mem_ctrls.dram.dramBytesWritten 9318.513536
system.mem_ctrls.dram.avgRdBW 1.6289101323249997
system.mem_ctrls.dram.avgWrBW 0.120042324994
system.mem_ctrls.dram.peakBW 12799.987199999998
system.mem_ctrls.dram.busUtil 0.013938949999999999
system.mem_ctrls.dram.busUtilRead 0.012993210000000002
system.mem_ctrls.dram.busUtilWrite 0.00094574
system.mem_ctrls.dram.pageHitRate 36.165860210000005
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 65468711880.6075
system.mem_ctrls.dram.rank0.actEnergy 3398784.5136
system.mem_ctrls.dram.rank0.preEnergy 1806452.1891899998
system.mem_ctrls.dram.rank0.readEnergy 5634312.38034
system.mem_ctrls.dram.rank0.writeEnergy 375421.12632000004
system.mem_ctrls.dram.rank0.refreshEnergy 5167916545.15968
system.mem_ctrls.dram.rank0.actBackEnergy 1564251133.00323
system.mem_ctrls.dram.rank0.preBackEnergy 23822721075.426723
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 30566103723.79908
system.mem_ctrls.dram.rank0.averagePower 466.80296063377006
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 61918037542.08775
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2186089909.12
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1364584429.3997502
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 4429894.733039999
system.mem_ctrls.dram.rank1.preEnergy 2354505.1180200004
system.mem_ctrls.dram.rank1.readEnergy 6886998.448260001
system.mem_ctrls.dram.rank1.writeEnergy 384620.13396
system.mem_ctrls.dram.rank1.refreshEnergy 5167916545.15968
system.mem_ctrls.dram.rank1.actBackEnergy 1818718302.4173
system.mem_ctrls.dram.rank1.preBackEnergy 23608432932.762238
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 30609123798.772495
system.mem_ctrls.dram.rank1.averagePower 467.505680693499
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 61358244339.9995
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2186089909.12
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1924377631.488
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 65468711880.6075
system.membus.transDist::ReadResp 1169.526038
system.membus.transDist::WritebackDirty 145.655708
system.membus.transDist::CleanEvict 126.43906
system.membus.transDist::ReadExReq 584.219148
system.membus.transDist::ReadExResp 584.219148
system.membus.transDist::ReadSharedReq 1169.526038
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 3875.7984119999996
system.membus.pktCount::total 3875.7984119999996
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 121561.65721599999
system.membus.pktSize::total 121561.65721599999
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 1849.9584579999998
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 1849.9584579999998
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 1849.9584579999998
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 65468711880.6075
system.membus.reqLayer0.occupancy 3167342.6785000004
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 9436344.271750001
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 2122.053226
system.membus.snoop_filter.hitSingleRequests 272.094768
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 130937423.761215
system.switch_cpus.cpi 1.3083994197199997
system.switch_cpus.ipc 0.765606738307
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 124221034.23254901
system.switch_cpus.nonSpecInstsAdded 281.31356900000003
system.switch_cpus.instsIssued 121398749.910459
system.switch_cpus.squashedInstsIssued 2626.406768
system.switch_cpus.squashedInstsExamined 8204848.6109110005
system.switch_cpus.squashedOperandsExamined 5435180.062226
system.switch_cpus.squashedNonSpecRemoved 164.02915299999998
system.switch_cpus.numIssuedDist::samples 126127535.858982
system.switch_cpus.numIssuedDist::mean 0.963699544347
system.switch_cpus.numIssuedDist::stdev 1.1333570035049998
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 58600182.872711
system.switch_cpus.numIssuedDist::1 31956025.361225
system.switch_cpus.numIssuedDist::2 21797792.245227
system.switch_cpus.numIssuedDist::3 10620445.033134
system.switch_cpus.numIssuedDist::4 2276442.083431
system.switch_cpus.numIssuedDist::5 553241.514408
system.switch_cpus.numIssuedDist::6 180477.60058599996
system.switch_cpus.numIssuedDist::7 112469.73598199998
system.switch_cpus.numIssuedDist::8 30459.412277999996
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000001
system.switch_cpus.numIssuedDist::total 126127535.858982
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 19052.01977
system.switch_cpus.statFuBusy::MemWrite 3979.1906279999994
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 147.246814
system.switch_cpus.statIssuedInstType_0::IntAlu 74532833.20206699
system.switch_cpus.statIssuedInstType_0::IntMult 227373.51805699998
system.switch_cpus.statIssuedInstType_0::IntDiv 2013.820372
system.switch_cpus.statIssuedInstType_0::FloatAdd 2593.492826
system.switch_cpus.statIssuedInstType_0::FloatCmp 10519.738178000003
system.switch_cpus.statIssuedInstType_0::FloatCvt 9805.453355
system.switch_cpus.statIssuedInstType_0::FloatMult 5194.922764000001
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 9.427649999999998
system.switch_cpus.statIssuedInstType_0::FloatDiv 1194.0848660000001
system.switch_cpus.statIssuedInstType_0::FloatMisc 13470.382186999997
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 1612.5618339999999
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 54977.15434
system.switch_cpus.statIssuedInstType_0::SimdCmp 108397.954352
system.switch_cpus.statIssuedInstType_0::SimdCvt 1378.585002
system.switch_cpus.statIssuedInstType_0::SimdMisc 87829.982358
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 50.023056000000004
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 27102980.089691
system.switch_cpus.statIssuedInstType_0::MemWrite 19236368.270690005
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 121398749.910459
system.switch_cpus.issueRate 0.928549345221
system.switch_cpus.fuBusy 23031.210398
system.switch_cpus.fuBusyRate 0.000189684117
system.switch_cpus.intInstQueueReads 367085863.88343
system.switch_cpus.intInstQueueWrites 131408146.823492
system.switch_cpus.intInstQueueWakeupAccesses 119431629.703237
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1864830.124527
system.switch_cpus.vecInstQueueWrites 1018017.333537
system.switch_cpus.vecInstQueueWakeupAccesses 899725.1747339999
system.switch_cpus.intAluAccesses 120489119.17468798
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 932514.699355
system.switch_cpus.numSquashedInsts 829822.360214
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 1043266.1047360001
system.switch_cpus.idleCycles 4809887.902233
system.switch_cpus.MemDepUnit__0.insertedLoads 28037029.976462
system.switch_cpus.MemDepUnit__0.insertedStores 19668790.988221
system.switch_cpus.MemDepUnit__0.conflictingLoads 10045099.204428002
system.switch_cpus.MemDepUnit__0.conflictingStores 286.5445619999999
system.switch_cpus.MemDepUnit__0.MDPLookups 27464321.687278
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 572708.289184
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 8294655.148143999
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 470617.532021
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1471823.4407229996
system.switch_cpus.branchPred.lookups_0::CallDirect 716858.472326
system.switch_cpus.branchPred.lookups_0::CallIndirect 860877.8456629999
system.switch_cpus.branchPred.lookups_0::DirectCond 14498901.327738998
system.switch_cpus.branchPred.lookups_0::DirectUncond 2362530.189924
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 616720.28031
system.switch_cpus.branchPred.lookups_0::total 20527711.556685
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 97829.96229000001
system.switch_cpus.branchPred.squashes_0::CallDirect 111733.12575799998
system.switch_cpus.branchPred.squashes_0::CallIndirect 92008.911267
system.switch_cpus.branchPred.squashes_0::DirectCond 1203856.878091
system.switch_cpus.branchPred.squashes_0::DirectUncond 143180.676143
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 20310.859840000005
system.switch_cpus.branchPred.squashes_0::total 1668920.4133889996
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 124.289771
system.switch_cpus.branchPred.corrected_0::CallDirect 33916.63456200001
system.switch_cpus.branchPred.corrected_0::CallIndirect 178020.43385600002
system.switch_cpus.branchPred.corrected_0::DirectCond 402005.454818
system.switch_cpus.branchPred.corrected_0::DirectUncond 41184.83466299999
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 69379.31529599999
system.switch_cpus.branchPred.corrected_0::total 724630.9629660001
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1373993.481757
system.switch_cpus.branchPred.committed_0::CallDirect 605125.3645889999
system.switch_cpus.branchPred.committed_0::CallIndirect 768868.94002
system.switch_cpus.branchPred.committed_0::DirectCond 13295043.069152998
system.switch_cpus.branchPred.committed_0::DirectUncond 2219349.513397
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 596409.535884
system.switch_cpus.branchPred.committed_0::total 18858789.9048
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.047286
system.switch_cpus.branchPred.mispredicted_0::CallDirect 23400.841316
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 177537.77223399997
system.switch_cpus.branchPred.mispredicted_0::DirectCond 388980.421564
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 32529.125413
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 69330.863434
system.switch_cpus.branchPred.mispredicted_0::total 691779.0712469999
system.switch_cpus.branchPred.targetProvider_0::NoTarget 7757726.206660001
system.switch_cpus.branchPred.targetProvider_0::BTB 9920237.748361
system.switch_cpus.branchPred.targetProvider_0::RAS 1471823.4407229996
system.switch_cpus.branchPred.targetProvider_0::Indirect 1377924.160941
system.switch_cpus.branchPred.targetProvider_0::total 20527711.556685
system.switch_cpus.branchPred.targetWrong_0::NoBranch 405524.47512300004
system.switch_cpus.branchPred.targetWrong_0::Return 102403.57962799998
system.switch_cpus.branchPred.targetWrong_0::CallDirect 124.289771
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 216578.61844399996
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 724630.9629660001
system.switch_cpus.branchPred.condPredicted 14498901.327738998
system.switch_cpus.branchPred.condPredictedTaken 7258616.586123
system.switch_cpus.branchPred.condIncorrect 724630.9629660001
system.switch_cpus.branchPred.predTakenBTBMiss 218779.396067
system.switch_cpus.branchPred.NotTakenMispredicted 622227.3833379998
system.switch_cpus.branchPred.TakenMispredicted 102403.57962799998
system.switch_cpus.branchPred.BTBLookups 20527711.556685
system.switch_cpus.branchPred.BTBUpdates 374703.34441500006
system.switch_cpus.branchPred.BTBHits 12276894.667996999
system.switch_cpus.branchPred.BTBHitRatio 0.597901050581
system.switch_cpus.branchPred.BTBMispredicted 234694.56627999997
system.switch_cpus.branchPred.indirectLookups 1477598.1259730002
system.switch_cpus.branchPred.indirectHits 1377924.160941
system.switch_cpus.branchPred.indirectMisses 99673.96503200001
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1471823.4407229996
system.switch_cpus.branchPred.btb.lookups::CallDirect 716858.472326
system.switch_cpus.branchPred.btb.lookups::CallIndirect 860877.8456629999
system.switch_cpus.branchPred.btb.lookups::DirectCond 14498901.327738998
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2362530.189924
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 616720.28031
system.switch_cpus.branchPred.btb.lookups::total 20527711.556685
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1471823.4407229996
system.switch_cpus.branchPred.btb.misses::CallDirect 39574.71404699999
system.switch_cpus.branchPred.btb.misses::CallIndirect 860877.8456629999
system.switch_cpus.branchPred.btb.misses::DirectCond 5215696.714545
system.switch_cpus.branchPred.btb.misses::DirectUncond 46123.89339999999
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 616720.28031
system.switch_cpus.branchPred.btb.misses::total 8250816.888688001
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 33916.63456200001
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 299601.87519
system.switch_cpus.branchPred.btb.updates::DirectUncond 41184.83466299999
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 374703.34441500006
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 33916.63456200001
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 299601.87519
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 41184.83466299999
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 374703.34441500006
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 65468711880.6075
system.switch_cpus.branchPred.indirectBranchPred.lookups 1477598.1259730002
system.switch_cpus.branchPred.indirectBranchPred.hits 1377924.160941
system.switch_cpus.branchPred.indirectBranchPred.misses 99673.96503200001
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 247399.749152
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1724997.875125
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1675566.280279
system.switch_cpus.branchPred.ras.pops 1675565.477748
system.switch_cpus.branchPred.ras.squashes 301571.99931499996
system.switch_cpus.branchPred.ras.used 1373993.481757
system.switch_cpus.branchPred.ras.correct 1373993.4344710002
system.switch_cpus.branchPred.ras.incorrect 0.047286
system.switch_cpus.commit.commitSquashedInsts 8236830.058970001
system.switch_cpus.commit.commitNonSpecStalls 117.284416
system.switch_cpus.commit.branchMispredicts 649598.800547
system.switch_cpus.commit.numCommittedDist::samples 123122532.704967
system.switch_cpus.commit.numCommittedDist::mean 0.9440746599250002
system.switch_cpus.commit.numCommittedDist::stdev 1.128133690908
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 61315729.728067994
system.switch_cpus.commit.numCommittedDist::1 28318084.042723
system.switch_cpus.commit.numCommittedDist::2 12692812.150092002
system.switch_cpus.commit.numCommittedDist::3 20795906.784084
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999969999999996
system.switch_cpus.commit.numCommittedDist::total 123122532.704967
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 58.487570000000005
system.switch_cpus.commit.functionCalls 1373994.304609
system.switch_cpus.commit.committedInstType_0::No_OpClass 77.918282
system.switch_cpus.commit.committedInstType_0::IntAlu 71383447.643833
system.switch_cpus.commit.committedInstType_0::IntMult 223975.74567299994
system.switch_cpus.commit.committedInstType_0::IntDiv 1985.095825
system.switch_cpus.commit.committedInstType_0::FloatAdd 2587.868085
system.switch_cpus.commit.committedInstType_0::FloatCmp 10148.547028999998
system.switch_cpus.commit.committedInstType_0::FloatCvt 9720.565213
system.switch_cpus.commit.committedInstType_0::FloatMult 3957.4468210000005
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 9.427649999999998
system.switch_cpus.commit.committedInstType_0::FloatDiv 995.3403600000001
system.switch_cpus.commit.committedInstType_0::FloatMisc 12604.845324
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 1612.5618339999999
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 54248.769068
system.switch_cpus.commit.committedInstType_0::SimdCmp 104229.468322
system.switch_cpus.commit.committedInstType_0::SimdCvt 1377.8925179999999
system.switch_cpus.commit.committedInstType_0::SimdMisc 85761.42683499999
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 50.01411
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 26301601.502101004
system.switch_cpus.commit.committedInstType_0::MemWrite 17893036.616276
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 116091428.69515899
system.switch_cpus.commit.commitEligibleSamples 20795906.784084
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.020448
system.switch_cpus.commitStats0.numInsts 100074862.37944299
system.switch_cpus.commitStats0.numOps 116091428.69515899
system.switch_cpus.commitStats0.numInstsNotNOP 99999900.621294
system.switch_cpus.commitStats0.numOpsNotNOP 116016466.93701
system.switch_cpus.commitStats0.cpi 1.3083994197199997
system.switch_cpus.commitStats0.ipc 0.765606738307
system.switch_cpus.commitStats0.numMemRefs 44194638.11837699
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 106275002.07528998
system.switch_cpus.commitStats0.numLoadInsts 26301601.502101004
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 17892978.128706
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 862343.340489
system.switch_cpus.commitStats0.committedInstType::No_OpClass 77.918282
system.switch_cpus.commitStats0.committedInstType::IntAlu 71383447.643833
system.switch_cpus.commitStats0.committedInstType::IntMult 223975.74567299994
system.switch_cpus.commitStats0.committedInstType::IntDiv 1985.095825
system.switch_cpus.commitStats0.committedInstType::FloatAdd 2587.868085
system.switch_cpus.commitStats0.committedInstType::FloatCmp 10148.547028999998
system.switch_cpus.commitStats0.committedInstType::FloatCvt 9720.565213
system.switch_cpus.commitStats0.committedInstType::FloatMult 3957.4468210000005
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 9.427649999999998
system.switch_cpus.commitStats0.committedInstType::FloatDiv 995.3403600000001
system.switch_cpus.commitStats0.committedInstType::FloatMisc 12604.845324
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 1612.5618339999999
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 54248.769068
system.switch_cpus.commitStats0.committedInstType::SimdCmp 104229.468322
system.switch_cpus.commitStats0.committedInstType::SimdCvt 1377.8925179999999
system.switch_cpus.commitStats0.committedInstType::SimdMisc 85761.42683499999
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 50.01411
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 26301601.502101004
system.switch_cpus.commitStats0.committedInstType::MemWrite 17893036.616276
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 116091428.69515899
system.switch_cpus.commitStats0.committedControl::IsControl 18858789.845112
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16119517.88694
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 2739271.9581720005
system.switch_cpus.commitStats0.committedControl::IsCondControl 13295043.008954
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5563746.836158
system.switch_cpus.commitStats0.committedControl::IsCall 1373994.304609
system.switch_cpus.commitStats0.committedControl::IsReturn 1373993.482268
system.switch_cpus.decode.idleCycles 61565845.825309
system.switch_cpus.decode.blockedCycles 4722044.102681
system.switch_cpus.decode.runCycles 58670404.728264004
system.switch_cpus.decode.unblockCycles 519639.55084200006
system.switch_cpus.decode.squashCycles 649601.651886
system.switch_cpus.decode.branchResolved 9874904.047125999
system.switch_cpus.decode.branchMispred 76553.34456700001
system.switch_cpus.decode.decodedInsts 126314536.56017399
system.switch_cpus.decode.squashedInsts 58332.060326
system.switch_cpus.executeStats0.numInsts 120568928.26113601
system.switch_cpus.executeStats0.numNop 76051.82821
system.switch_cpus.executeStats0.numBranches 19234490.338363
system.switch_cpus.executeStats0.numLoadInsts 26764623.770353995
system.switch_cpus.executeStats0.numStoreInsts 19016260.976775996
system.switch_cpus.executeStats0.instRate 0.922234086936
system.switch_cpus.executeStats0.numCCRegReads 28863753.192006
system.switch_cpus.executeStats0.numCCRegWrites 28506320.632482
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 128002353.48377399
system.switch_cpus.executeStats0.numIntRegWrites 78845915.62809
system.switch_cpus.executeStats0.numMemRefs 45780884.74712999
system.switch_cpus.executeStats0.numMiscRegReads 14707708.406046
system.switch_cpus.executeStats0.numMiscRegWrites 25408.392155
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 314734.628575
system.switch_cpus.executeStats0.numVecPredRegWrites 108188.357286
system.switch_cpus.executeStats0.numVecRegReads 587276.934183
system.switch_cpus.executeStats0.numVecRegWrites 369489.494847
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 12769985.350025
system.switch_cpus.fetch.cycles 61239606.269942
system.switch_cpus.fetch.squashCycles 1449406.242222
system.switch_cpus.fetch.cacheLines 37480860.531992
system.switch_cpus.fetch.icacheSquashes 400274.24922099995
system.switch_cpus.fetch.nisnDist::samples 126127535.858982
system.switch_cpus.fetch.nisnDist::mean 1.013414414173
system.switch_cpus.fetch.nisnDist::stdev 1.230212690088
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 65453000.221617
system.switch_cpus.fetch.nisnDist::1 22856723.637622003
system.switch_cpus.fetch.nisnDist::2 8606050.955854
system.switch_cpus.fetch.nisnDist::3 29211761.043889
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999969999999996
system.switch_cpus.fetch.nisnDist::total 126127535.858982
system.switch_cpus.fetchStats0.numInsts 109421767.212058
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.836566014391
system.switch_cpus.fetchStats0.numBranches 20527711.556685
system.switch_cpus.fetchStats0.branchRate 0.156922288709
system.switch_cpus.fetchStats0.icacheStallCycles 64162714.18024299
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 649601.651886
system.switch_cpus.iew.blockCycles 2463423.310325
system.switch_cpus.iew.unblockCycles 521298.114212
system.switch_cpus.iew.dispatchedInsts 124297367.37432799
system.switch_cpus.iew.dispSquashedInsts 146974.827068
system.switch_cpus.iew.dispLoadInsts 28037029.976462
system.switch_cpus.iew.dispStoreInsts 19668790.988221
system.switch_cpus.iew.dispNonSpecInsts 281.31356900000003
system.switch_cpus.iew.iqFullEvents 5000.745132999999
system.switch_cpus.iew.lsqFullEvents 514565.60852300003
system.switch_cpus.iew.predictedTakenIncorrect 327880.51637900004
system.switch_cpus.iew.predictedNotTakenIncorrect 353205.9929920001
system.switch_cpus.iew.branchMispredicts 681086.5093709999
system.switch_cpus.iew.instsToCommit 120400723.53078699
system.switch_cpus.iew.writebackCount 120331354.87797101
system.switch_cpus.iew.producerInst 55199425.938096
system.switch_cpus.iew.consumerInst 87402483.35110399
system.switch_cpus.iew.wbRate 0.920426340819
system.switch_cpus.iew.wbFanout 0.6315739088240001
system.switch_cpus.lsq0.forwLoads 186924.00359
system.switch_cpus.lsq0.squashedLoads 1735430.139625
system.switch_cpus.lsq0.ignoredResponses 39.248903999999996
system.switch_cpus.lsq0.memOrderViolation 0.10224
system.switch_cpus.lsq0.squashedStores 1775754.805999
system.switch_cpus.lsq0.rescheduledLoads 35315.050176
system.switch_cpus.lsq0.blockedByCache 281.823135
system.switch_cpus.lsq0.loadToUse::samples 26301601.570991002
system.switch_cpus.lsq0.loadToUse::mean 3.765249553822
system.switch_cpus.lsq0.loadToUse::stdev 3.757661575029
system.switch_cpus.lsq0.loadToUse::0-9 25684946.299632996
system.switch_cpus.lsq0.loadToUse::10-19 38837.574095
system.switch_cpus.lsq0.loadToUse::20-29 563562.682213
system.switch_cpus.lsq0.loadToUse::30-39 9748.453057000002
system.switch_cpus.lsq0.loadToUse::40-49 1773.319146
system.switch_cpus.lsq0.loadToUse::50-59 1152.135775
system.switch_cpus.lsq0.loadToUse::60-69 31.121229
system.switch_cpus.lsq0.loadToUse::70-79 24.477919999999997
system.switch_cpus.lsq0.loadToUse::80-89 7.018788999999998
system.switch_cpus.lsq0.loadToUse::90-99 13.016201999999998
system.switch_cpus.lsq0.loadToUse::100-109 9.275048
system.switch_cpus.lsq0.loadToUse::110-119 55.389813000000004
system.switch_cpus.lsq0.loadToUse::120-129 28.220376999999996
system.switch_cpus.lsq0.loadToUse::130-139 45.738273
system.switch_cpus.lsq0.loadToUse::140-149 346.39574899999997
system.switch_cpus.lsq0.loadToUse::150-159 80.533419
system.switch_cpus.lsq0.loadToUse::160-169 39.114799999999995
system.switch_cpus.lsq0.loadToUse::170-179 849.060786
system.switch_cpus.lsq0.loadToUse::180-189 31.697998000000002
system.switch_cpus.lsq0.loadToUse::190-199 6.396065
system.switch_cpus.lsq0.loadToUse::200-209 43.251041
system.switch_cpus.lsq0.loadToUse::210-219 11.519761
system.switch_cpus.lsq0.loadToUse::220-229 2.059292
system.switch_cpus.lsq0.loadToUse::230-239 1.441698
system.switch_cpus.lsq0.loadToUse::240-249 1.7536829999999999
system.switch_cpus.lsq0.loadToUse::250-259 1.747425
system.switch_cpus.lsq0.loadToUse::260-269 2.0071390000000005
system.switch_cpus.lsq0.loadToUse::270-279 1.702435
system.switch_cpus.lsq0.loadToUse::280-289 2.3629559999999996
system.switch_cpus.lsq0.loadToUse::290-299 1.2646690000000003
system.switch_cpus.lsq0.loadToUse::overflows 36.085935000000006
system.switch_cpus.lsq0.loadToUse::min_value 0.9999990000000001
system.switch_cpus.lsq0.loadToUse::max_value 675.1696359999999
system.switch_cpus.lsq0.loadToUse::total 26301601.570991002
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.001278
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65468711880.6075
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.001278
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65468711880.6075
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.001278
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.001278
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65468711880.6075
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.001278
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65468711880.6075
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 65468711880.6075
system.switch_cpus.rename.squashCycles 649601.651886
system.switch_cpus.rename.idleCycles 61990168.84791199
system.switch_cpus.rename.blockCycles 3086067.617624
system.switch_cpus.rename.serializeStallCycles 569167.3618069999
system.switch_cpus.rename.runCycles 58758756.20719399
system.switch_cpus.rename.unblockCycles 1073774.172559
system.switch_cpus.rename.renamedInsts 125652362.89146398
system.switch_cpus.rename.ROBFullEvents 7403.126243
system.switch_cpus.rename.IQFullEvents 48299.277196
system.switch_cpus.rename.LQFullEvents 21300.224729
system.switch_cpus.rename.SQFullEvents 918431.6272089999
system.switch_cpus.rename.fullRegistersEvents 16009.536556
system.switch_cpus.rename.renamedOperands 121696379.534707
system.switch_cpus.rename.lookups 177522029.97204798
system.switch_cpus.rename.intLookups 133728687.85610798
system.switch_cpus.rename.vecLookups 619575.3410459999
system.switch_cpus.rename.vecPredLookups 216539.85121899995
system.switch_cpus.rename.committedMaps 113295958.83968498
system.switch_cpus.rename.undoneMaps 8400419.743601
system.switch_cpus.rename.serializing 42142.331331
system.switch_cpus.rename.tempSerializing 47.064351
system.switch_cpus.rename.skidInsts 546661.5717440001
system.switch_cpus.rob.reads 226654848.40507698
system.switch_cpus.rob.writes 251663886.891332
system.switch_cpus.rob.squashedLoads 1757365.9139629998
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1800020.1919119998
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999900.621294
system.switch_cpus.thread_0.numOps 116016466.93701
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1928503.0838149998
system.tol2bus.transDist::WritebackDirty 157457.385688
system.tol2bus.transDist::WritebackClean 1409818.527231
system.tol2bus.transDist::CleanEvict 413736.799412
system.tol2bus.transDist::ReadExReq 52135.84486900001
system.tol2bus.transDist::ReadExResp 52135.84486900001
system.tol2bus.transDist::ReadCleanReq 1409818.527231
system.tol2bus.transDist::ReadSharedReq 518684.556584
system.tol2bus.pktCount::total 5942219.349837
system.tol2bus.pktSize::total 227057227.89727998
system.tol2bus.snoops 273.03641400000004
system.tol2bus.snoopTraffic 9321.965312
system.tol2bus.snoopFanout::samples 1981012.8733740002
system.tol2bus.snoopFanout::mean 4.13948e-07
system.tol2bus.snoopFanout::stdev 4.2798788e-05
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1981011.931728
system.tol2bus.snoopFanout::1 0.941646
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.0065179999999999995
system.tol2bus.snoopFanout::total 1981012.8733740002
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 65468711880.6075
system.tol2bus.reqLayer0.occupancy 3547870013.6495
system.tol2bus.reqLayer0.utilization 0.09987209999999999
system.tol2bus.respLayer0.occupancy 2115071347.348017
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 856282927.745144
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 3961479.5128770005
system.tol2bus.snoop_filter.hitSingleRequests 1980739.675917
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 0.941646
system.tol2bus.snoop_filter.hitSingleSnoops 0.941646
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.InvalidateReq.hits::switch_cpus.data 4.695004
system.l2.InvalidateReq.hits::total 4.695004
system.l2.InvalidateReq.accesses::switch_cpus.data 100.908276
system.l2.InvalidateReq.accesses::total 100.908276
system.l2.tags.occupancies::writebacks 49.394945024825994
system.l2.tags.avgOccs::writebacks 0.001507542144
system.l2.tags.ageTaskId_1024::4 5664.171316999999
system.mem_ctrls.rdPerTurnAround::samples 8.477946
system.mem_ctrls.rdPerTurnAround::mean 0.392317292266
system.mem_ctrls.rdPerTurnAround::gmean 18.1880593626
system.mem_ctrls.rdPerTurnAround::stdev 2.7912915579939996
system.mem_ctrls.rdPerTurnAround::0-1023 5.36576
system.mem_ctrls.rdPerTurnAround::1024-2047 0.00524
system.mem_ctrls.rdPerTurnAround::16384-17407 0.00524
system.mem_ctrls.rdPerTurnAround::total 8.477946
system.mem_ctrls.wrPerTurnAround::samples 8.477946
system.mem_ctrls.wrPerTurnAround::mean 0.110869031704
system.mem_ctrls.wrPerTurnAround::gmean 0.110646475938
system.mem_ctrls.wrPerTurnAround::stdev 0.00706572367
system.mem_ctrls.wrPerTurnAround::16 4.081416
system.mem_ctrls.wrPerTurnAround::17 0.021982
system.mem_ctrls.wrPerTurnAround::18 3.5513839999999997
system.mem_ctrls.wrPerTurnAround::19 0.617406
system.mem_ctrls.wrPerTurnAround::total 8.477946
system.mem_ctrls.requestorWriteBytes::writebacks 9318.513536
system.mem_ctrls.requestorWriteRate::writebacks 120042.32388991644
system.mem_ctrls.requestorWriteTotalLat::writebacks 12691170878.884998
system.tol2bus.transDist::InvalidateReq 100.908276
system.tol2bus.transDist::InvalidateResp 100.908276
system.l2.ReadExReq.misses::cpu.data 0.239009
system.l2.ReadExReq.accesses::cpu.data 0.239009
system.l2.ReadExReq.missRate::cpu.data 0.121805
system.switch_cpus.fetch.miscStallCycles 95.461305
system.switch_cpus.fetch.pendingTrapStallCycles 416.826381
system.mem_ctrls.dram.bytesPerActivate::64-127 62.005502
system.mem_ctrls.dram.bytesPerActivate::128-191 46.306372999999994
system.mem_ctrls.dram.bytesPerActivate::192-255 8.916312
system.mem_ctrls.dram.bytesPerActivate::256-319 7.800490000000001
system.mem_ctrls.dram.bytesPerActivate::448-511 0.032209
system.mem_ctrls.dram.bytesPerActivate::768-831 0.03272
system.switch_cpus.fetch.icacheWaitRetryStallCycles 3.7737580000000004
system.mem_ctrls.dram.bytesPerActivate::576-639 0.001789
system.l2.InvalidateReq.misses::switch_cpus.data 96.213272
system.l2.InvalidateReq.misses::total 96.213272
system.l2.InvalidateReq.missRate::switch_cpus.data 0.133423645348
system.l2.InvalidateReq.missRate::total 0.133423645348
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 96.213272
system.l2.InvalidateReq.mshrMisses::total 96.213272
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 1835930.722
system.l2.InvalidateReq.mshrMissLatency::total 1835930.722
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.133423645348
system.l2.InvalidateReq.mshrMissRate::total 0.133423645348
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 2580.787656018546
system.l2.InvalidateReq.avgMshrMissLatency::total 2580.787656018546
system.mem_ctrls.rdPerTurnAround::13824-14335 0.001278
system.membus.transDist::InvalidateReq 96.213272
system.mem_ctrls.rdPerTurnAround::0-31 2.853774
system.mem_ctrls.rdPerTurnAround::32-63 0.219816
system.mem_ctrls.rdPerTurnAround::64-95 0.010224
system.mem_ctrls.rdPerTurnAround::96-127 0.002556
system.mem_ctrls.rdPerTurnAround::128-159 0.001278
system.mem_ctrls.rdPerTurnAround::160-191 0.001278
system.mem_ctrls.rdPerTurnAround::192-223 0.001278
system.mem_ctrls.rdPerTurnAround::224-255 0.002556
system.mem_ctrls.rdPerTurnAround::320-351 0.001278
system.mem_ctrls.rdPerTurnAround::384-415 0.002556
system.mem_ctrls.rdPerTurnAround::416-447 0.001278
system.mem_ctrls.rdPerTurnAround::608-639 0.001278
system.mem_ctrls.rdPerTurnAround::640-671 0.001278
system.mem_ctrls.rdPerTurnAround::768-799 0.001278
system.mem_ctrls.wrPerTurnAround::20 0.13419
system.mem_ctrls.wrPerTurnAround::21 0.037062000000000005
system.mem_ctrls.wrPerTurnAround::22 0.017892
system.mem_ctrls.wrPerTurnAround::23 0.00639
system.mem_ctrls.wrPerTurnAround::24 0.001278
system.mem_ctrls.wrPerTurnAround::25 0.003834
system.mem_ctrls.wrPerTurnAround::26 0.001278
system.mem_ctrls.wrPerTurnAround::27 0.001278
system.mem_ctrls.wrPerTurnAround::28 0.001278
system.mem_ctrls.wrPerTurnAround::29 0.001278
system.mem_ctrls.dram.bytesPerActivate::320-383 0.097394
system.mem_ctrls.dram.bytesPerActivate::832-895 0.046396
system.mem_ctrls.dram.bytesPerActivate::384-447 0.007541
system.mem_ctrls.dram.bytesPerActivate::960-1023 0.00524
CPI 1.3093755388526171

Per-Address PND Load Violations:
