<!DOCTYPE html>

<html>
<head>
<meta charset="UTF-8">
<link href="style.css" type="text/css" rel="stylesheet">
<title>VRANGESS—Range Restriction Calculation From a Pair of Scalar Float32 Values </title></head>
<body>
<h1>VRANGESS—Range Restriction Calculation From a Pair of Scalar Float32 Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>EVEX.NDS.LIG.66.0F3A.W0 51 /r</p>
<p>VRANGESS xmm1 {k1}{z}, xmm2, xmm3/m32{sae}, imm8</p></td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Calculate a RANGE operation output value from 2 single-precision floating-point values in xmm2 and xmm3/m32, store the output to xmm1 under writemask. Imm8 specifies the comparison and sign of the range operation.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction calculates a range operation output from two input single-precision FP values in the low dword element of the first source operand (the second operand) and second source operand (the third operand). The range output is written to the low dword element of the destination operand (the first operand) under the writemask k1.</p>
<p>Bits7:4 of imm8 byte must be zero. The range operation output is performed in two parts, each configured by a two-bit control field within imm8[3:0]:</p>
<p>The encodings of Imm8[1:0] and Imm8[3:2] are shown in Figure 5-27.</p>
<p>Bits 128:31 of the destination operand are copied from the respective elements of the first source operand.</p>
<p>When one or more of the input value is a NAN, the comparison operation may signal invalid exception (IE). Details with one of more input value is NAN is listed in Table 5-12. If the comparison raises an IE, the sign select control (Imm8[3:2]) has no effect to the range operation output, this is indicated also in Table 5-12.</p>
<p>When both input values are zeros of opposite signs, the comparison operation of MIN/MAX in the range compare operation is slightly different from the conceptually similar FP MIN/MAX operation that are found in the instructions VMAXPD/VMINPD. The details of MIN/MAX/MIN_ABS/MAX_ABS operation for VRANGEPD/PS/SD/SS for magni-tude-0, opposite-signed input cases are listed in Table 5-13.</p>
<p>Additionally, non-zero, equal-magnitude with opposite-sign input values perform MIN_ABS or MAX_ABS compar-ison operation with result listed in Table 5-14.</p>
<p><strong>Operation</strong></p>
<p>RangeSP(SRC1[31:0], SRC2[31:0], CmpOpCtl[1:0], SignSelCtl[1:0])</p>
<p>{</p>
<p>// Check if SNAN and report IE, see also Table 5-12</p>
<p>IF (SRC1=SNAN) THEN RETURN (QNAN(SRC1), set IE);</p>
<p>IF (SRC2=SNAN) THEN RETURN (QNAN(SRC2), set IE);</p>
<p>Src1.exp (cid:197) SRC1[30:23];</p>
<p>Src1.fraction (cid:197) SRC1[22:0];</p>
<p>IF ((Src1.exp = 0 ) and (Src1.fraction != 0 )) THEN// Src1 is a denormal number</p>
<p>IF DAZ THEN Src1.fraction (cid:197) 0;</p>
<p>ELSE IF (SRC2 &lt;&gt; QNAN) Set DE; FI;</p>
<p>FI;</p>
<p>Src2.exp (cid:197) SRC2[30:23];</p>
<p>Src2.fraction (cid:197) SRC2[22:0];</p>
<p>IF ((Src2.exp = 0 ) and (Src2.fraction != 0 )) THEN// Src2 is a denormal number</p>
<p>IF DAZ THEN Src2.fraction (cid:197) 0;</p>
<p>ELSE IF (SRC1 &lt;&gt; QNAN) Set DE; FI;</p>
<p>FI;</p>
<p>IF</p>
<p>(SRC2 = QNAN) THEN{TMP[31:0] (cid:197) SRC1[31:0]}</p>
<p>ELSE IF(SRC1 = QNAN) THEN{TMP[31:0] (cid:197) SRC2[31:0]}</p>
<p>ELSE IF (Both SRC1, SRC2 are magnitude-0 and opposite-signed) TMP[31:0] (cid:197) from Table 5-13</p>
<p>ELSE IF (Both SRC1, SRC2 are magnitude-equal and opposite-signed and CmpOpCtl[1:0] &gt; 01) TMP[31:0] (cid:197) from Table 5-14</p>
<p>ELSE</p>
<p>Case(CmpOpCtl[1:0])</p>
<p>00: TMP[31:0] (cid:197) (SRC1[31:0] ≤ SRC2[31:0]) ? SRC1[31:0] : SRC2[31:0];</p>
<p>01: TMP[31:0] (cid:197) (SRC1[31:0] ≤ SRC2[31:0]) ? SRC2[31:0] : SRC1[31:0];</p>
<p>10: TMP[31:0] (cid:197) (ABS(SRC1[31:0]) ≤ ABS(SRC2[31:0])) ? SRC1[31:0] : SRC2[31:0];</p>
<p>11: TMP[31:0] (cid:197) (ABS(SRC1[31:0]) ≤ ABS(SRC2[31:0])) ? SRC2[31:0] : SRC1[31:0];</p>
<p>ESAC;</p>
<p>FI;</p>
<p>Case(SignSelCtl[1:0])</p>
<p>00: dest (cid:197) (SRC1[31] &lt;&lt; 31) OR (TMP[30:0]);// Preserve Src1 sign bit</p>
<p>01: dest (cid:197) TMP[31:0];// Preserve sign of compare result</p>
<p>10: dest (cid:197) (0 &lt;&lt; 31) OR (TMP[30:0]);// Zero out sign bit</p>
<p>11: dest (cid:197) (1 &lt;&lt; 31) OR (TMP[30:0]);// Set the sign bit</p>
<p>ESAC;</p>
<p>RETURN dest[31:0];</p>
<p>}</p>
<p>CmpOpCtl[1:0]= imm8[1:0]; SignSelCtl[1:0]=imm8[3:2];</p>
<p><strong>VRANGESS</strong></p>
<p>IF k1[0] OR *no writemask*</p>
<p>THEN DEST[31:0] (cid:197) RangeSP (SRC1[31:0], SRC2[31:0], CmpOpCtl[1:0], SignSelCtl[1:0]);</p>
<p>ELSE</p>
<p>IF *merging-masking*</p>
<p>; merging-masking</p>
<p>THEN *DEST[31:0] remains unchanged*</p>
<p>ELSE</p>
<p>; zeroing-masking</p>
<p>DEST[31:0] = 0</p>
<p>FI;</p>
<p>FI;</p>
<p>DEST[127:32] (cid:197) SRC1[127:32]</p>
<p>DEST[MAX_VL-1:128] (cid:197) 0</p>
<p>The following example describes a common usage of this instruction for checking that the input operand is bound-ed between ±150.</p>
<p>VRANGESS zmm_dst, zmm_src, zmm_150, 02h;</p>
<p>Where: xmm_dst is the destination operand. xmm_src is the input operand to compare against ±150. xmm_150 is the reference operand, contains the value of 150. IMM=02(imm8[1:0]=’10) selects the Min Absolute value operation with selection of src1.sign.</p>
<p>In case |xmm_src| &lt; 150, then its value will be written into zmm_dst. Otherwise, the value stored in xmm_dst will get the value of 150 (received on zmm_150). However, the sign control (imm8[3:2]=’00) instructs to select the sign of SRC1 received from xmm_src. So, even in the case of |xmm_src| ≥ 150, the selected sign of SRC1 is kept. Thus, if xmm_src &lt; -150, the result of VRANGESS will be the minimal value of -150 while if xmm_src &gt; +150, the result of VRANGE will be the maximal value of +150.</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VRANGESS __m128 _mm_range_ss ( __m128 a, __m128 b, int imm); VRANGESS __m128 _mm_range_round_ss ( __m128 a, __m128 b, int imm, int sae); VRANGESS __m128 _mm_mask_range_ss (__m128 s, __mmask8 k, __m128 a, __m128 b, int imm); VRANGESS __m128 _mm_mask_range_round_ss (__m128 s, __mmask8 k, __m128 a, __m128 b, int imm, int sae); VRANGESS __m128 _mm_maskz_range_ss ( __mmask8 k, __m128 a, __m128 b, int imm); VRANGESS __m128 _mm_maskz_range_round_ss ( __mmask8 k, __m128 a, __m128 b, int imm, int sae);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid, Denormal</p>
<p><strong>Other Exceptions</strong></p>
<p>See Exceptions Type E3.</p></body></html>