<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="dds_ddc_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/dds_ddc_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dds_duc_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/dds_duc_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="complex_multiplier_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/complex_multiplier_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="complex_multiplier_DUC_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/complex_multiplier_DUC_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ddc_imf1_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/ddc_imf1_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ddc_imf2_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/ddc_imf2_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ddc_srrc_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/ddc_srrc_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="duc_imf1_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_imf1_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="duc_imf2_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_imf2_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="duc_imf3_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_imf3_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="duc_srrc_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_srrc_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ads62p49_init_mem_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/ads62p49_init_mem_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="amc7823_init_mem_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/amc7823_init_mem_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cdce72010_init_mem_ext_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/cdce72010_init_mem_ext_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cdce72010_init_mem_int_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/cdce72010_init_mem_int_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dac3283_init_mem_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/dac3283_init_mem_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DDS_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/DDS_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vio_v2_0_0_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/vio_v2_0_0_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ila_v2_1_0_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/ila_v2_1_0_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mmcm_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/mmcm_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mmcm_adac_synth_1" LaunchDir="C:/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/mmcm_adac_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

