#!/usr/bin/env python3
"""
minikraft.py - minikraft mini-OS embedded as Python data.

Every minikraft source file lives here as a raw triple-quoted string
(one module-level variable per file). MINIKRAFT_SOURCES maps each
original relative path to its string so the source tree can be
reconstructed on demand and assembled into just the parts an
application needs. Build metadata mirrors minikraft/build.py.

Forked June 10th, 2026 from:
https://github.com/OpenSourceJesus/minikraft

"""

import os
import shutil
import subprocess


# src/app/app.c
SRC_APP_APP_C = r'''/* UDP/TCP Echo Server for MiniKraft using IP Stack */

#include "../kernel/console.h"
#include "../kernel/string.h"
#include "../kernel/memory.h"
#include "../kernel/interrupts.h"
#include "../include/uk/assert.h"
#include "../include/uk/netdev.h"
#include "../include/uk/netbuf.h"
#include "../include/uk/print.h"
#include "../include/uk/errno.h"
#include <stdint.h>

/* Ethernet header */
struct eth_hdr {
    uint8_t dst[6];
    uint8_t src[6];
    uint16_t type;
} __attribute__((packed));

/* IP header */
struct ip_hdr {
    uint8_t version_ihl;
    uint8_t tos;
    uint16_t total_len;
    uint16_t id;
    uint16_t frag_off;
    uint8_t ttl;
    uint8_t protocol;
    uint16_t checksum;
    uint32_t src_addr;
    uint32_t dst_addr;
} __attribute__((packed));

/* UDP header */
struct udp_hdr {
    uint16_t src_port;
    uint16_t dst_port;
    uint16_t len;
    uint16_t checksum;
} __attribute__((packed));

/* TCP header */
struct tcp_hdr {
    uint16_t src_port;
    uint16_t dst_port;
    uint32_t seq_num;
    uint32_t ack_num;
    uint8_t data_offset;
    uint8_t flags;
    uint16_t window;
    uint16_t checksum;
    uint16_t urg_ptr;
} __attribute__((packed));

#define ETH_TYPE_IP 0x0800
#define ETH_TYPE_ARP 0x0806
#define IP_PROTO_UDP 17
#define IP_PROTO_TCP 6
#define ECHO_PORT 8080
/* Guest IP: 192.168.100.2 */
#define GUEST_IP_HOST ((192UL << 24) | (168UL << 16) | (100UL << 8) | 2UL)

/* Netdev status flags (from uk/netdev.h) */
#ifndef UK_NETDEV_STATUS_SUCCESS
#define UK_NETDEV_STATUS_SUCCESS  0x01
#define UK_NETDEV_STATUS_MORE    0x02
#define UK_NETDEV_STATUS_UNDERRUN 0x04
#endif

/* ARP header */
struct arp_hdr {
    uint16_t hw_type;
    uint16_t proto_type;
    uint8_t hw_len;
    uint8_t proto_len;
    uint16_t op;
    uint8_t sender_hw[6];
    uint32_t sender_proto;
    uint8_t target_hw[6];
    uint32_t target_proto;
} __attribute__((packed));

#define ARP_OP_REQUEST 1
#define ARP_OP_REPLY 2

/* TCP flags */
#define TCP_FLAG_FIN 0x01
#define TCP_FLAG_SYN 0x02
#define TCP_FLAG_RST 0x04
#define TCP_FLAG_PSH 0x08
#define TCP_FLAG_ACK 0x10
#define TCP_FLAG_URG 0x20

static struct uk_netdev *netdev = NULL;
static uint32_t packet_count = 0;

/* Flag to signal packet received (set by interrupt handler) */
volatile int netdev_packet_received = 0;

/* Pending TX packet queue - callback-based instead of delays */
#define MAX_PENDING_PACKETS 32
static struct uk_netbuf *pending_tx_packets[MAX_PENDING_PACKETS];
static int pending_tx_count = 0;
static volatile int tx_space_available = 0;  /* Set by callback when space becomes available */

/* Network interrupt handler - called when packet arrives */
static void network_interrupt_handler(void) {
    /* Set flag to indicate packet received - this will be checked in main loop */
    netdev_packet_received = 1;
    /* Memory barrier to ensure flag is visible */
    asm volatile("" ::: "memory");
}

/* TX space available callback - called when TX queue has space */
static void tx_space_available_callback(void *cookie) {
    (void)cookie;
    /* Set flag to indicate TX space is available */
    tx_space_available = 1;
    /* Memory barrier to ensure flag is visible */
    asm volatile("" ::: "memory");
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[TX_CALLBACK] TX space available callback triggered!\n");
#endif
}

/* Check for TX completions by attempting a dummy send */
/* This triggers xmit_free() which checks for completions and triggers callbacks */
static void check_tx_completions(void) {
    /* Try to send a minimal dummy packet to trigger xmit_free() */
    /* If queue is full, it will fail but xmit_free() will still be called */
    /* Actually, we can't do this without a real packet... */
    /* Instead, we rely on trying to send pending packets, which always calls xmit_free() */
    /* So we need to always have something to try, or check completions another way */
    
    /* For now, if we have pending packets, trying to send them will check completions */
    /* If we don't have pending packets, the next real send will check completions */
    /* But we should check more frequently... */
}

/* Process pending TX packets when space becomes available */
/* Also checks for TX completions by attempting to send */
static void process_pending_tx_packets(void) {
    /* Always try to send pending packets - this will call xmit_free() to check completions */
    /* The key is that xmit_free() is called at the start of every xmit attempt, */
    /* so we check for completions every time we try to send, even if it fails */
    
    /* CRITICAL: Even if there are no pending packets, we should periodically check for completions */
    /* of packets that were already sent. However, xmit_free() is only called from xmit(), */
    /* which requires a packet. So we can't check without trying to send something. */
    /* The solution: Always try to process pending packets, and if there are none, */
    /* we'll check completions on the next real send attempt. */
    
    if (pending_tx_count == 0) {
        /* No pending packets - can't check completions without a packet to send */
        /* Completions will be checked on the next real send attempt */
        return;
    }
    
    /* Try to send all pending packets */
    /* Keep trying until queue is full or all packets are sent */
    int processed = 0;
    int attempts = 0;
    const int max_attempts = pending_tx_count * 2; /* Allow multiple attempts */
    
    while (attempts < max_attempts && processed < pending_tx_count) {
        /* Find next pending packet */
        struct uk_netbuf *pkt_to_send = NULL;
        int pkt_idx = -1;
        for (int i = 0; i < pending_tx_count; i++) {
            if (pending_tx_packets[i] != NULL) {
                pkt_to_send = pending_tx_packets[i];
                pkt_idx = i;
                break;
            }
        }
        
        if (pkt_to_send == NULL) {
            /* No more pending packets */
            break;
        }
        
        /* Try to send - this will call xmit_free() first to check for completions */
        int ret = uk_netdev_tx_one(netdev, 0, pkt_to_send);
        attempts++;
        
        if (ret >= 0) {
            /* Successfully sent - this also checked for completions via xmit_free() */
            pending_tx_packets[pkt_idx] = NULL;
            processed++;
#ifdef ENABLE_LOGGING
            console_puts_serial("[TX] Successfully sent queued packet\n");
#endif
        } else if (ret == -EAGAIN) {
            /* Still full - keep in queue */
            /* But xmit_free() was still called, so completions were checked */
            /* The callback will be triggered if space became available */
            /* Break and try again next iteration */
            break;
        } else {
            /* Error - free packet */
            uk_netbuf_free(pkt_to_send);
            pending_tx_packets[pkt_idx] = NULL;
            processed++;
#ifdef ENABLE_LOGGING
            console_puts_serial("[TX] Error sending queued packet, freed\n");
#endif
        }
    }
    
    /* Compact array by removing NULL entries */
    if (processed > 0) {
        int write_idx = 0;
        for (int read_idx = 0; read_idx < pending_tx_count; read_idx++) {
            if (pending_tx_packets[read_idx] != NULL) {
                if (write_idx != read_idx) {
                    pending_tx_packets[write_idx] = pending_tx_packets[read_idx];
                }
                write_idx++;
            }
        }
        pending_tx_count = write_idx;
    }
}

/* Dummy allocator pointer (uk_alloc is opaque, we just need a non-NULL pointer) */
/* The allocator is asserted but not actually used - the code uses kmalloc directly */
static struct uk_alloc *dummy_allocator = (struct uk_alloc *)1;

/* Allocator callback for RX packets */
/* The virtio-net driver needs space to prepend a virtio header, so we allocate
 * a larger buffer and position the data pointer after the header space */
static __u16 alloc_rx_packets(void *argp, struct uk_netbuf **pkts, __u16 count) {
    __u16 i;
    __u16 allocated = 0;
    /* Allocate enough space for:
     * - virtio header (12 bytes, padded to 16 bytes)
     * - Ethernet frame (14 bytes header + 1500 bytes payload)
     * Total: ~2048 bytes should be enough */
    __sz buf_size = 2048;
    __sz header_space = 16; /* VTNET_HDR_SIZE_PADDED - space for virtio header */
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[RX_ALLOC] alloc_rx_packets called, count=");
#endif
    char count_str[16];
    memset(count_str, 0, sizeof(count_str));
    uint32_t count_val = count;
    int count_pos = 0;
    if (count_val == 0) {
        count_str[count_pos++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (count_val > 0) {
            tmp[j++] = '0' + (count_val % 10);
            count_val /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            count_str[count_pos++] = tmp[k];
        }
    }
    count_str[count_pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(count_str);
    console_puts_serial("\n");
#endif
    
    for (i = 0; i < count; i++) {
        /* Allocate buffer with extra space for the virtio header */
        pkts[i] = uk_netbuf_alloc(buf_size + header_space);
        if (!pkts[i]) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[RX_ALLOC] Out of memory allocating buffer ");
#endif
            char idx_str[16];
            memset(idx_str, 0, sizeof(idx_str));
            uint32_t idx_val = i;
            int idx_pos = 0;
            if (idx_val == 0) {
                idx_str[idx_pos++] = '0';
            } else {
                char tmp[16];
                int j = 0;
                while (idx_val > 0) {
                    tmp[j++] = '0' + (idx_val % 10);
                    idx_val /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    idx_str[idx_pos++] = tmp[k];
                }
            }
            idx_str[idx_pos] = '\0';
#ifdef ENABLE_LOGGING
            console_puts_serial(idx_str);
            console_puts_serial("\n");
#endif
            break; /* Out of memory */
        }
        
        /* Position data pointer after the header space so uk_netbuf_header can prepend */
        /* CRITICAL: buflen should be the total buffer size available after header prepend */
        /* We allocate buf_size + header_space total, and after prepending header, */
        /* the available space is buf_size (payload) + header_space (header) = total allocated */
        /* But actually, uk_netbuf_header will adjust buflen, so we set it to the payload size */
        /* The total allocated buffer is buf_size + header_space, but buflen is just payload */
        pkts[i]->data = (char *)pkts[i]->data + header_space;
        pkts[i]->buflen = buf_size + header_space; /* Total buffer size including header space */
        pkts[i]->len = 0;
        
        allocated++;
    }
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[RX_ALLOC] Allocated ");
#endif
    char alloc_str[16];
    memset(alloc_str, 0, sizeof(alloc_str));
    uint32_t alloc_val = allocated;
    int alloc_pos = 0;
    if (alloc_val == 0) {
        alloc_str[alloc_pos++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (alloc_val > 0) {
            tmp[j++] = '0' + (alloc_val % 10);
            alloc_val /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            alloc_str[alloc_pos++] = tmp[k];
        }
    }
    alloc_str[alloc_pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(alloc_str);
    console_puts_serial(" buffers\n");
#endif
    
    return allocated;
}

/* Helper to swap bytes for network/host conversion */
static uint16_t swap_bytes(uint16_t val) {
    return ((val & 0xFF) << 8) | ((val >> 8) & 0xFF);
}

/* IP checksum calculation - sums 16-bit words in network byte order */
static uint16_t ip_checksum(const void *data, int len) {
    const uint16_t *words = (const uint16_t *)data;
    uint32_t sum = 0;
    int i;
    
    /* Sum all 16-bit words - convert from network to host byte order for addition */
    for (i = 0; i < len / 2; i++) {
        uint16_t word = words[i];
        word = swap_bytes(word);  /* Network to host byte order */
        sum += word;
    }
    
    /* Handle odd byte if present */
    if (len % 2) {
        sum += ((uint8_t *)data)[len - 1] << 8;
    }
    
    /* Fold carry bits */
    while (sum >> 16) {
        sum = (sum & 0xFFFF) + (sum >> 16);
    }
    
    /* One's complement and convert back to network byte order */
    sum = ~sum;
    return swap_bytes((uint16_t)sum);
}

/* Swap bytes for network byte order */
static uint16_t htons(uint16_t hostshort) {
    return ((hostshort & 0xFF) << 8) | ((hostshort >> 8) & 0xFF);
}

static uint16_t ntohs(uint16_t netshort) {
    return htons(netshort);
}

static uint32_t htonl(uint32_t hostlong) {
    return ((hostlong & 0xFF) << 24) |
           ((hostlong & 0xFF00) << 8) |
           ((hostlong >> 8) & 0xFF00) |
           ((hostlong >> 24) & 0xFF);
}

static uint32_t ntohl(uint32_t netlong) {
    return htonl(netlong);
}

/* Send a gratuitous ARP announcement to inform the host of our IP/MAC mapping */
static void send_gratuitous_arp(void) {
    struct uk_netbuf *pkt;
    struct eth_hdr *eth;
    struct arp_hdr *arp;
    int eth_len = sizeof(struct eth_hdr);
    int arp_len = sizeof(struct arp_hdr);
    int total_len = eth_len + arp_len;
    const struct uk_hwaddr *hwaddr;
    uint8_t broadcast_mac[6] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF};
    uint32_t guest_ip = htonl(GUEST_IP_HOST);  /* 192.168.100.2 */
    
    if (!netdev) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Network device not available for gratuitous ARP\n");
#endif
        return;
    }
    
    hwaddr = uk_netdev_hwaddr_get(netdev);
    if (!hwaddr) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Could not get MAC address for gratuitous ARP\n");
#endif
        return;
    }
    
    /* Allocate packet with space for virtio header */
    pkt = uk_netbuf_alloc(total_len + 16);
    if (!pkt) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Failed to allocate gratuitous ARP packet\n");
#endif
        return;
    }
    
    /* Position data pointer after header space (like other TX packets) */
    pkt->data = (char *)pkt->data + 16;
    pkt->len = total_len;
    
    /* Build Ethernet header */
    eth = (struct eth_hdr *)pkt->data;
    memcpy(eth->dst, broadcast_mac, 6);  /* Broadcast MAC */
    memcpy(eth->src, hwaddr->addr_bytes, 6);  /* Our MAC */
    eth->type = htons(ETH_TYPE_ARP);
    
    /* Build ARP header - gratuitous ARP is an ARP request where sender and target IP are the same */
    arp = (struct arp_hdr *)(pkt->data + eth_len);
    arp->hw_type = htons(1);  /* Ethernet */
    arp->proto_type = htons(0x0800);  /* IPv4 */
    arp->hw_len = 6;
    arp->proto_len = 4;
    arp->op = htons(ARP_OP_REQUEST);
    memcpy(arp->sender_hw, hwaddr->addr_bytes, 6);  /* Our MAC */
    arp->sender_proto = guest_ip;  /* Our IP: 192.168.100.2 */
    memcpy(arp->target_hw, hwaddr->addr_bytes, 6);  /* Our MAC (gratuitous ARP) */
    arp->target_proto = guest_ip;  /* Our IP: 192.168.100.2 (gratuitous ARP) */
    
    /* Send the gratuitous ARP */
    int ret = uk_netdev_tx_one(netdev, 0, pkt);
    if (ret < 0) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Failed to send gratuitous ARP packet\n");
#endif
        uk_netbuf_free(pkt);
    } else {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Gratuitous ARP sent (announcing 192.168.100.2 -> our MAC)\n");
#endif
        /* Driver takes ownership on success */
    }
}

/* Send an ARP request to the host to initialize virtio-net connection */
static void send_init_packet_to_host(void) {
    struct uk_netbuf *pkt;
    struct eth_hdr *eth;
    struct arp_hdr *arp;
    int eth_len = sizeof(struct eth_hdr);
    int arp_len = sizeof(struct arp_hdr);
    int total_len = eth_len + arp_len;
    const struct uk_hwaddr *hwaddr;
    uint8_t broadcast_mac[6] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF};
    uint32_t host_ip = htonl(0xC0A86401);  /* 192.168.100.1 */
    uint32_t guest_ip = htonl(GUEST_IP_HOST);  /* 192.168.100.2 */
    
    if (!netdev) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Network device not available for init packet\n");
#endif
        return;
    }
    
    hwaddr = uk_netdev_hwaddr_get(netdev);
    if (!hwaddr) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Could not get MAC address for init packet\n");
#endif
        return;
    }
    
    /* Allocate packet with space for virtio header */
    pkt = uk_netbuf_alloc(total_len + 16);
    if (!pkt) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Failed to allocate init packet\n");
#endif
        return;
    }
    
    /* Position data pointer after header space (like other TX packets) */
    pkt->data = (char *)pkt->data + 16;
    pkt->len = total_len;
    
    /* Build Ethernet header */
    eth = (struct eth_hdr *)pkt->data;
    memcpy(eth->dst, broadcast_mac, 6);  /* Broadcast MAC for ARP */
    memcpy(eth->src, hwaddr->addr_bytes, 6);  /* Our MAC */
    eth->type = htons(ETH_TYPE_ARP);
    
    /* Build ARP header */
    arp = (struct arp_hdr *)(pkt->data + eth_len);
    arp->hw_type = htons(1);  /* Ethernet */
    arp->proto_type = htons(0x0800);  /* IPv4 */
    arp->hw_len = 6;
    arp->proto_len = 4;
    arp->op = htons(ARP_OP_REQUEST);
    memcpy(arp->sender_hw, hwaddr->addr_bytes, 6);  /* Our MAC */
    arp->sender_proto = guest_ip;  /* Our IP: 192.168.100.2 */
    memset(arp->target_hw, 0, 6);  /* Unknown (we're asking) */
    arp->target_proto = host_ip;  /* Host IP: 192.168.100.1 */
    
    /* Send the ARP request */
    int ret = uk_netdev_tx_one(netdev, 0, pkt);
    if (ret < 0) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Failed to send init ARP packet\n");
#endif
        uk_netbuf_free(pkt);
    } else {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Init ARP packet sent to 192.168.100.1 (driver takes ownership)\n");
#endif
        /* Driver takes ownership on success */
    }
}

/* Create and send a test UDP packet to ourselves */
static void send_test_packet(void) {
    struct uk_netbuf *pkt;
    struct eth_hdr *eth;
    struct ip_hdr *ip;
    struct udp_hdr *udp;
    uint8_t *payload;
    const char *test_msg = "Self-test packet";
    int msg_len = 16; /* strlen of test_msg */
    int eth_len = sizeof(struct eth_hdr);
    int ip_len = 20; /* Standard IP header length */
    int udp_len = sizeof(struct udp_hdr) + msg_len;
    int total_len = eth_len + ip_len + udp_len;
    const struct uk_hwaddr *hwaddr;
    
    if (!netdev) return;
    
    hwaddr = uk_netdev_hwaddr_get(netdev);
    if (!hwaddr) return;
    
    /* Allocate packet with space for virtio header */
    pkt = uk_netbuf_alloc(total_len + 16);
    if (!pkt) {
#ifdef ENABLE_LOGGING
        console_puts_serial("Failed to allocate test packet\n");
#endif
        return;
    }
    
    /* Position data pointer after header space */
    pkt->data = (char *)pkt->data + 16;
    pkt->len = total_len;
    
    /* Build Ethernet header */
    eth = (struct eth_hdr *)pkt->data;
    memcpy(eth->dst, hwaddr->addr_bytes, 6);  /* Send to ourselves */
    memcpy(eth->src, hwaddr->addr_bytes, 6);  /* From ourselves */
    eth->type = htons(ETH_TYPE_IP);
    
    /* Build IP header */
    ip = (struct ip_hdr *)(pkt->data + eth_len);
    ip->version_ihl = 0x45;  /* IPv4, header length 5 (20 bytes) */
    ip->tos = 0;
    ip->total_len = htons(ip_len + udp_len);
    ip->id = htons(1);
    ip->frag_off = 0;
    ip->ttl = 64;
    ip->protocol = IP_PROTO_UDP;
    ip->checksum = 0;
    ip->src_addr = htonl(0x7f000001);  /* 127.0.0.1 (localhost) */
    ip->dst_addr = htonl(0x7f000001);  /* 127.0.0.1 (localhost - loopback) */
    ip->checksum = ip_checksum(ip, ip_len);
    
    /* Build UDP header */
    udp = (struct udp_hdr *)(pkt->data + eth_len + ip_len);
    udp->src_port = htons(12345);  /* Random source port */
    udp->dst_port = htons(ECHO_PORT);
    udp->len = htons(udp_len);
    udp->checksum = 0;
    
    /* Add payload */
    payload = (uint8_t *)(pkt->data + eth_len + ip_len + sizeof(struct udp_hdr));
    memcpy(payload, test_msg, msg_len);
    
#ifdef ENABLE_LOGGING
    console_puts_serial("Sending self-test packet...\n");
#endif
    
    /* Check if network device is available */
    if (!netdev) {
#ifdef ENABLE_LOGGING
        console_puts_serial("ERROR: Network device not available\n");
#endif
        uk_netbuf_free(pkt);
        return;
    }
    
    /* Send the packet using uk_netdev_tx_one which checks queue exists */
    {
        int ret = uk_netdev_tx_one(netdev, 0, pkt);
        if (ret < 0) {
#ifdef ENABLE_LOGGING
            console_puts_serial("Failed to send test packet\n");
#endif
            uk_netbuf_free(pkt);
        } else {
#ifdef ENABLE_LOGGING
            console_puts_serial("Test packet sent, waiting for echo...\n");
#endif
            /* Driver takes ownership on success */
        }
    }
}

/* Handle ARP packet - returns 1 if ARP reply was sent, 0 otherwise */
static int handle_arp_packet(struct uk_netbuf *pkt) {
    struct eth_hdr *eth;
    struct arp_hdr *arp;
    int eth_len = sizeof(struct eth_hdr);
    uint8_t tmp_mac[6];
    uint32_t tmp_ip;
    
    if (pkt->len < eth_len + sizeof(struct arp_hdr)) {
        return 0;
    }
    
    eth = (struct eth_hdr *)pkt->data;
    arp = (struct arp_hdr *)(pkt->data + eth_len);
    
    /* Check if it's an ARP request for our IP */
    if (ntohs(arp->op) != ARP_OP_REQUEST) {
        return 0; /* Not an ARP request */
    }
    
    /* Check if it's asking for our IP address */
    uint32_t requested_ip = arp->target_proto; /* Already in network byte order */
#ifdef ENABLE_LOGGING
    console_puts_serial("[ARP] ARP request asking for IP: ");
#endif
    /* Print requested IP */
    uint32_t req_ip = ntohl(requested_ip);
    uint8_t req_b1 = (req_ip >> 24) & 0xFF;
    uint8_t req_b2 = (req_ip >> 16) & 0xFF;
    uint8_t req_b3 = (req_ip >> 8) & 0xFF;
    uint8_t req_b4 = req_ip & 0xFF;
    char req_ip_buf[32];
    int req_pos = 0;
    if (req_b1 >= 100) req_ip_buf[req_pos++] = '0' + (req_b1 / 100);
    if (req_b1 >= 10) req_ip_buf[req_pos++] = '0' + ((req_b1 / 10) % 10);
    req_ip_buf[req_pos++] = '0' + (req_b1 % 10);
    req_ip_buf[req_pos++] = '.';
    if (req_b2 >= 100) req_ip_buf[req_pos++] = '0' + (req_b2 / 100);
    if (req_b2 >= 10) req_ip_buf[req_pos++] = '0' + ((req_b2 / 10) % 10);
    req_ip_buf[req_pos++] = '0' + (req_b2 % 10);
    req_ip_buf[req_pos++] = '.';
    if (req_b3 >= 100) req_ip_buf[req_pos++] = '0' + (req_b3 / 100);
    if (req_b3 >= 10) req_ip_buf[req_pos++] = '0' + ((req_b3 / 10) % 10);
    req_ip_buf[req_pos++] = '0' + (req_b3 % 10);
    req_ip_buf[req_pos++] = '.';
    if (req_b4 >= 100) req_ip_buf[req_pos++] = '0' + (req_b4 / 100);
    if (req_b4 >= 10) req_ip_buf[req_pos++] = '0' + ((req_b4 / 10) % 10);
    req_ip_buf[req_pos++] = '0' + (req_b4 % 10);
    req_ip_buf[req_pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(req_ip_buf);
    console_puts_serial("\n");
#endif
    
    if (arp->target_proto != htonl(GUEST_IP_HOST)) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ARP] Not for our IP, ignoring\n");
#endif
        return 0; /* Not asking for our IP */
    }
    
    /* Get our MAC address */
    const struct uk_hwaddr *hwaddr = uk_netdev_hwaddr_get(netdev);
    if (!hwaddr) {
        return 0;
    }
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[ARP] Received ARP request for ");
#endif
    /* Print IP address */
    uint32_t ip = GUEST_IP_HOST;
    uint8_t b1 = (ip >> 24) & 0xFF;
    uint8_t b2 = (ip >> 16) & 0xFF;
    uint8_t b3 = (ip >> 8) & 0xFF;
    uint8_t b4 = ip & 0xFF;
    char ip_buf[32];
    int pos = 0;
    if (b1 >= 100) ip_buf[pos++] = '0' + (b1 / 100);
    if (b1 >= 10) ip_buf[pos++] = '0' + ((b1 / 10) % 10);
    ip_buf[pos++] = '0' + (b1 % 10);
    ip_buf[pos++] = '.';
    if (b2 >= 100) ip_buf[pos++] = '0' + (b2 / 100);
    if (b2 >= 10) ip_buf[pos++] = '0' + ((b2 / 10) % 10);
    ip_buf[pos++] = '0' + (b2 % 10);
    ip_buf[pos++] = '.';
    if (b3 >= 100) ip_buf[pos++] = '0' + (b3 / 100);
    if (b3 >= 10) ip_buf[pos++] = '0' + ((b3 / 10) % 10);
    ip_buf[pos++] = '0' + (b3 % 10);
    ip_buf[pos++] = '.';
    if (b4 >= 100) ip_buf[pos++] = '0' + (b4 / 100);
    if (b4 >= 10) ip_buf[pos++] = '0' + ((b4 / 10) % 10);
    ip_buf[pos++] = '0' + (b4 % 10);
    ip_buf[pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(ip_buf);
    console_puts_serial(", sending ARP reply\n");
#endif
    
    /* Convert ARP request to ARP reply */
    arp->op = htons(ARP_OP_REPLY);
    
    /* Swap MAC addresses */
    memcpy(tmp_mac, arp->sender_hw, 6);
    memcpy(arp->sender_hw, hwaddr->addr_bytes, 6);  /* Our MAC */
    memcpy(arp->target_hw, tmp_mac, 6);
    
    /* Swap IP addresses */
    tmp_ip = arp->sender_proto;
    arp->sender_proto = htonl(GUEST_IP_HOST);  /* Our IP */
    arp->target_proto = tmp_ip;
    
    /* Swap Ethernet addresses */
    memcpy(tmp_mac, eth->dst, 6);
    memcpy(eth->dst, eth->src, 6);
    memcpy(eth->src, hwaddr->addr_bytes, 6);  /* Our MAC */
    
    /* When we received this packet, the driver moved pkt->data forward to remove the virtio header */
    /* For transmission, we need to prepend space for the virtio header using uk_netbuf_header */
    /* Use POSITIVE value to prepend (move data pointer backward) */
#ifdef ENABLE_LOGGING
    console_puts_serial("[ARP] Prepending virtio header space for ARP reply\n");
#endif
    if (uk_netbuf_header(pkt, 16) != 1) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ARP] Failed to prepend virtio header space\n");
#endif
        return 0;
    }
    
    /* Send ARP reply */
    if (netdev) {
        int ret = uk_netdev_tx_one(netdev, 0, pkt);
        if (ret < 0) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[ARP] Failed to send ARP reply\n");
#endif
            return 0;
        } else {
#ifdef ENABLE_LOGGING
            console_puts_serial("[ARP] ARP reply sent successfully\n");
#endif
            return 1; /* Packet sent, driver takes ownership */
        }
    }
    return 0;
}

/* Echo a UDP packet - returns 1 if packet was sent, 0 otherwise */
static int echo_udp_packet(struct uk_netbuf *pkt) {
    struct eth_hdr *eth;
    struct ip_hdr *ip;
    struct udp_hdr *udp;
    int eth_len = sizeof(struct eth_hdr);
    int ip_len, payload_len;
    uint8_t tmp_mac[6];
    uint32_t tmp_ip;
    uint16_t tmp_port;
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Processing packet, len=");
#endif
    char len_buf[16];
    memset(len_buf, 0, sizeof(len_buf));
    uint32_t n = pkt->len;
    int i = 0;
    if (n == 0) {
        len_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            len_buf[i++] = tmp[k];
        }
    }
    len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(len_buf);
    console_puts_serial("\n");
#endif
    
    if (pkt->len < eth_len) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Packet too short for Ethernet header (need 14, have ");
#endif
        n = pkt->len;
        i = 0;
        memset(len_buf, 0, sizeof(len_buf));
        if (n == 0) {
            len_buf[i++] = '0';
        } else {
            char tmp[16];
            int j = 0;
            while (n > 0) {
                tmp[j++] = '0' + (n % 10);
                n /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                len_buf[i++] = tmp[k];
            }
        }
        len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
        console_puts_serial(len_buf);
        console_puts_serial(")\n");
#endif
        return 0;
    }
    
    eth = (struct eth_hdr *)pkt->data;
    
    /* Check if it's an IP packet */
    uint16_t eth_type = ntohs(eth->type);
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Ethernet type: 0x");
#endif
    char hex_buf[8];
    memset(hex_buf, 0, sizeof(hex_buf));
    n = eth_type;
    i = 0;
    if (n == 0) {
        hex_buf[i++] = '0';
    } else {
        char tmp[8];
        int j = 0;
        while (n > 0) {
            uint8_t digit = n & 0xF;
            tmp[j++] = (digit < 10) ? ('0' + digit) : ('a' + digit - 10);
            n >>= 4;
        }
        for (int k = j - 1; k >= 0; k--) {
            hex_buf[i++] = tmp[k];
        }
    }
    hex_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(hex_buf);
    console_puts_serial(" (expected 0x800 for IP, 0x806 for ARP)\n");
#endif
    
    if (eth_type == ETH_TYPE_ARP) {
        /* Handle ARP packets */
        return handle_arp_packet(pkt);
    } else if (eth_type != ETH_TYPE_IP) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Not an IP packet (type=");
#endif
        n = eth_type;
        i = 0;
        memset(hex_buf, 0, sizeof(hex_buf));
        if (n == 0) {
            hex_buf[i++] = '0';
        } else {
            char tmp[8];
            int j = 0;
            while (n > 0) {
                uint8_t digit = n & 0xF;
                tmp[j++] = (digit < 10) ? ('0' + digit) : ('a' + digit - 10);
                n >>= 4;
            }
            for (int k = j - 1; k >= 0; k--) {
                hex_buf[i++] = tmp[k];
            }
        }
        hex_buf[i] = '\0';
#ifdef ENABLE_LOGGING
        console_puts_serial(hex_buf);
        console_puts_serial("), ignoring\n");
#endif
        return 0; /* Not an IP packet, ignore */
    }
    
    if (pkt->len < eth_len + sizeof(struct ip_hdr)) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Packet too short for IP header\n");
#endif
        return 0;
    }
    
    ip = (struct ip_hdr *)(pkt->data + eth_len);
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] IP protocol: ");
#endif
    n = ip->protocol;
    i = 0;
    memset(len_buf, 0, sizeof(len_buf));
    if (n == 0) {
        len_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            len_buf[i++] = tmp[k];
        }
    }
    len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(len_buf);
    console_puts_serial(" (expected 17 for UDP)\n");
#endif
    
    /* Check if it's UDP */
    if (ip->protocol != IP_PROTO_UDP) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Not UDP, ignoring\n");
#endif
        return 0; /* Not UDP, ignore */
    }
    
    ip_len = (ip->version_ihl & 0x0F) * 4;
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] IP header length: ");
#endif
    n = ip_len;
    i = 0;
    memset(len_buf, 0, sizeof(len_buf));
    if (n == 0) {
        len_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            len_buf[i++] = tmp[k];
        }
    }
    len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(len_buf);
    console_puts_serial("\n");
#endif
    
    if (pkt->len < eth_len + ip_len + sizeof(struct udp_hdr)) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Packet too short for UDP header\n");
#endif
        return 0;
    }
    
    udp = (struct udp_hdr *)(pkt->data + eth_len + ip_len);
    
    uint16_t dst_port = ntohs(udp->dst_port);
    uint16_t src_port = ntohs(udp->src_port);
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] UDP src_port: ");
#endif
    n = src_port;
    i = 0;
    memset(len_buf, 0, sizeof(len_buf));
    if (n == 0) {
        len_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            len_buf[i++] = tmp[k];
        }
    }
    len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(len_buf);
    console_puts_serial(", dst_port: ");
#endif
    n = dst_port;
    i = 0;
    memset(len_buf, 0, sizeof(len_buf));
    if (n == 0) {
        len_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            len_buf[i++] = tmp[k];
        }
    }
    len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(len_buf);
    console_puts_serial(" (expected dst_port ");
#endif
    n = ECHO_PORT;
    i = 0;
    memset(len_buf, 0, sizeof(len_buf));
    if (n == 0) {
        len_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            len_buf[i++] = tmp[k];
        }
    }
    len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(len_buf);
    console_puts_serial(")\n");
#endif
    
    /* Check if it's for echo port */
    if (dst_port != ECHO_PORT) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Not for echo port, ignoring\n");
#endif
        return 0; /* Not for echo port, ignore */
    }
    
    payload_len = ntohs(udp->len) - sizeof(struct udp_hdr);
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] UDP payload length: ");
#endif
    n = payload_len;
    i = 0;
    memset(len_buf, 0, sizeof(len_buf));
    if (n == 0) {
        len_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            len_buf[i++] = tmp[k];
        }
    }
    len_buf[i] = '\0';
    
    /* Print source and destination IP addresses */
    /* These variables are needed outside the logging block */
    uint32_t src_ip = ntohl(ip->src_addr);
    uint32_t dst_ip = ntohl(ip->dst_addr);
    
#ifdef ENABLE_LOGGING
    console_puts_serial(len_buf);
    console_puts_serial("\n");
    console_puts_serial("[DEBUG] IP src: ");
    /* Format IP address manually */
    {
        uint8_t b1 = (src_ip >> 24) & 0xFF;
        uint8_t b2 = (src_ip >> 16) & 0xFF;
        uint8_t b3 = (src_ip >> 8) & 0xFF;
        uint8_t b4 = src_ip & 0xFF;
        char ip_buf[32];
        int pos = 0;
        /* Format first byte */
        if (b1 >= 100) {
            ip_buf[pos++] = '0' + (b1 / 100);
            ip_buf[pos++] = '0' + ((b1 / 10) % 10);
        } else if (b1 >= 10) {
            ip_buf[pos++] = '0' + (b1 / 10);
        }
        ip_buf[pos++] = '0' + (b1 % 10);
        ip_buf[pos++] = '.';
        /* Format second byte */
        if (b2 >= 100) {
            ip_buf[pos++] = '0' + (b2 / 100);
            ip_buf[pos++] = '0' + ((b2 / 10) % 10);
        } else if (b2 >= 10) {
            ip_buf[pos++] = '0' + (b2 / 10);
        }
        ip_buf[pos++] = '0' + (b2 % 10);
        ip_buf[pos++] = '.';
        /* Format third byte */
        if (b3 >= 100) {
            ip_buf[pos++] = '0' + (b3 / 100);
            ip_buf[pos++] = '0' + ((b3 / 10) % 10);
        } else if (b3 >= 10) {
            ip_buf[pos++] = '0' + (b3 / 10);
        }
        ip_buf[pos++] = '0' + (b3 % 10);
        ip_buf[pos++] = '.';
        /* Format fourth byte */
        if (b4 >= 100) {
            ip_buf[pos++] = '0' + (b4 / 100);
            ip_buf[pos++] = '0' + ((b4 / 10) % 10);
        } else if (b4 >= 10) {
            ip_buf[pos++] = '0' + (b4 / 10);
        }
        ip_buf[pos++] = '0' + (b4 % 10);
        ip_buf[pos] = '\0';
        console_puts_serial(ip_buf);
    }
    console_puts_serial(", dst: ");
    /* Format destination IP address manually */
    {
        uint8_t b1 = (dst_ip >> 24) & 0xFF;
        uint8_t b2 = (dst_ip >> 16) & 0xFF;
        uint8_t b3 = (dst_ip >> 8) & 0xFF;
        uint8_t b4 = dst_ip & 0xFF;
        char ip_buf[32];
        int pos = 0;
        /* Format first byte */
        if (b1 >= 100) {
            ip_buf[pos++] = '0' + (b1 / 100);
            ip_buf[pos++] = '0' + ((b1 / 10) % 10);
        } else if (b1 >= 10) {
            ip_buf[pos++] = '0' + (b1 / 10);
        }
        ip_buf[pos++] = '0' + (b1 % 10);
        ip_buf[pos++] = '.';
        /* Format second byte */
        if (b2 >= 100) {
            ip_buf[pos++] = '0' + (b2 / 100);
            ip_buf[pos++] = '0' + ((b2 / 10) % 10);
        } else if (b2 >= 10) {
            ip_buf[pos++] = '0' + (b2 / 10);
        }
        ip_buf[pos++] = '0' + (b2 % 10);
        ip_buf[pos++] = '.';
        /* Format third byte */
        if (b3 >= 100) {
            ip_buf[pos++] = '0' + (b3 / 100);
            ip_buf[pos++] = '0' + ((b3 / 10) % 10);
        } else if (b3 >= 10) {
            ip_buf[pos++] = '0' + (b3 / 10);
        }
        ip_buf[pos++] = '0' + (b3 % 10);
        ip_buf[pos++] = '.';
        /* Format fourth byte */
        if (b4 >= 100) {
            ip_buf[pos++] = '0' + (b4 / 100);
            ip_buf[pos++] = '0' + ((b4 / 10) % 10);
        } else if (b4 >= 10) {
            ip_buf[pos++] = '0' + (b4 / 10);
        }
        ip_buf[pos++] = '0' + (b4 % 10);
        ip_buf[pos] = '\0';
        console_puts_serial(ip_buf);
    }
    console_puts_serial("\n");
#endif
    
    packet_count++;
#ifdef ENABLE_LOGGING
    console_puts_serial("[INFO] Echoed UDP packet #");
#endif
    char buf[32];
    memset(buf, 0, sizeof(buf));
    /* Simple itoa */
    n = packet_count;
    i = 0;
    if (n == 0) {
        buf[i++] = '0';
    } else {
        char tmp[32];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            buf[i++] = tmp[k];
        }
    }
    buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(buf);
    console_puts_serial(" (");
    /* Print payload length */
#endif
    n = payload_len;
    i = 0;
    memset(buf, 0, sizeof(buf));
    if (n == 0) {
        buf[i++] = '0';
    } else {
        char tmp[32];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            buf[i++] = tmp[k];
        }
    }
    buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(buf);
    console_puts_serial(" bytes)\n");
    
    console_puts_serial("[DEBUG] Setting MAC addresses for echo\n");
#endif
    /* Get our MAC address to use as source */
    const struct uk_hwaddr *hwaddr = uk_netdev_hwaddr_get(netdev);
    if (!hwaddr) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Could not get our MAC address\n");
#endif
        return 0;
    }
    /* Set destination MAC to the source MAC from incoming packet */
    memcpy(tmp_mac, eth->src, 6);
    memcpy(eth->dst, tmp_mac, 6);
    /* Set source MAC to our MAC address */
    memcpy(eth->src, hwaddr->addr_bytes, 6);
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Setting IP addresses for echo\n");
#endif
    /* For the echo response, we need to:
     * - Destination IP: source IP from incoming packet (where to send the echo)
     * - Source IP: our actual guest IP (GUEST_IP_HOST = 192.168.100.2 for TAP)
     * 
     * IMPORTANT: For TAP networking, we MUST always use GUEST_IP_HOST (192.168.100.2)
     * as our source IP. The host expects replies from this IP address, and using
     * any other IP will cause packets to be dropped or not match ARP entries.
     * 
     * For user-mode networking (dst=127.0.0.1), we use 10.0.2.15 as a workaround.
     */
    uint32_t src_ip_incoming = ip->src_addr;  /* Where the packet came from - where to echo to */
    uint32_t dst_ip_incoming = ip->dst_addr;  /* Where the packet was sent to */
    uint32_t dst_ip_host = ntohl(dst_ip_incoming);
    uint32_t guest_ip_network = htonl(GUEST_IP_HOST);  /* Our guest IP in network byte order */
    
    /* Set destination IP to source IP from incoming packet (where to send the echo) */
    ip->dst_addr = src_ip_incoming;
    
    /* Log the destination IP we're sending to */
    uint32_t echo_dst_ip_host = ntohl(ip->dst_addr);
    uint8_t echo_dst_b1 = (echo_dst_ip_host >> 24) & 0xFF;
    uint8_t echo_dst_b2 = (echo_dst_ip_host >> 16) & 0xFF;
    uint8_t echo_dst_b3 = (echo_dst_ip_host >> 8) & 0xFF;
    uint8_t echo_dst_b4 = echo_dst_ip_host & 0xFF;
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Echo destination IP: ");
#endif
    char echo_dst_buf[32];
    int echo_dst_pos = 0;
    if (echo_dst_b1 >= 100) {
        echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b1 / 100);
        echo_dst_buf[echo_dst_pos++] = '0' + ((echo_dst_b1 / 10) % 10);
    } else if (echo_dst_b1 >= 10) {
        echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b1 / 10);
    }
    echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b1 % 10);
    echo_dst_buf[echo_dst_pos++] = '.';
    if (echo_dst_b2 >= 100) {
        echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b2 / 100);
        echo_dst_buf[echo_dst_pos++] = '0' + ((echo_dst_b2 / 10) % 10);
    } else if (echo_dst_b2 >= 10) {
        echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b2 / 10);
    }
    echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b2 % 10);
    echo_dst_buf[echo_dst_pos++] = '.';
    if (echo_dst_b3 >= 100) {
        echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b3 / 100);
        echo_dst_buf[echo_dst_pos++] = '0' + ((echo_dst_b3 / 10) % 10);
    } else if (echo_dst_b3 >= 10) {
        echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b3 / 10);
    }
    echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b3 % 10);
    echo_dst_buf[echo_dst_pos++] = '.';
    if (echo_dst_b4 >= 100) {
        echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b4 / 100);
        echo_dst_buf[echo_dst_pos++] = '0' + ((echo_dst_b4 / 10) % 10);
    } else if (echo_dst_b4 >= 10) {
        echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b4 / 10);
    }
    echo_dst_buf[echo_dst_pos++] = '0' + (echo_dst_b4 % 10);
    echo_dst_buf[echo_dst_pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(echo_dst_buf);
    console_puts_serial("\n");
#endif
    
    /* Set source IP - ALWAYS use GUEST_IP_HOST for TAP networking, or guest IP for user-mode */
    if (dst_ip_host == 0x7f000001) {  /* 127.0.0.1 - user-mode networking */
        /* With user-mode networking, if packet was sent to 127.0.0.1, the guest IP is typically 10.0.2.15.
         * Use this as our source IP. QEMU should forward the echo back to the host correctly. */
        ip->src_addr = htonl(0x0a00020f);  /* 10.0.2.15 - typical guest IP for user-mode networking */
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Incoming packet had dst=127.0.0.1 (user-mode networking), using 10.0.2.15 as source IP\n");
#endif
    } else if (dst_ip_host == GUEST_IP_HOST) {
        /* TAP networking: incoming packet was sent to our guest IP (192.168.100.2)
         * Always use GUEST_IP_HOST as source IP for echo replies */
        ip->src_addr = guest_ip_network;
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Incoming packet for TAP networking (dst=");
#endif
        char dst_buf[32];
        uint8_t dst_b1 = (dst_ip_host >> 24) & 0xFF;
        uint8_t dst_b2 = (dst_ip_host >> 16) & 0xFF;
        uint8_t dst_b3 = (dst_ip_host >> 8) & 0xFF;
        uint8_t dst_b4 = dst_ip_host & 0xFF;
        int dst_pos = 0;
        if (dst_b1 >= 100) dst_buf[dst_pos++] = '0' + (dst_b1 / 100);
        if (dst_b1 >= 10) dst_buf[dst_pos++] = '0' + ((dst_b1 / 10) % 10);
        dst_buf[dst_pos++] = '0' + (dst_b1 % 10);
        dst_buf[dst_pos++] = '.';
        if (dst_b2 >= 100) dst_buf[dst_pos++] = '0' + (dst_b2 / 100);
        if (dst_b2 >= 10) dst_buf[dst_pos++] = '0' + ((dst_b2 / 10) % 10);
        dst_buf[dst_pos++] = '0' + (dst_b2 % 10);
        dst_buf[dst_pos++] = '.';
        if (dst_b3 >= 100) dst_buf[dst_pos++] = '0' + (dst_b3 / 100);
        if (dst_b3 >= 10) dst_buf[dst_pos++] = '0' + ((dst_b3 / 10) % 10);
        dst_buf[dst_pos++] = '0' + (dst_b3 % 10);
        dst_buf[dst_pos++] = '.';
        if (dst_b4 >= 100) dst_buf[dst_pos++] = '0' + (dst_b4 / 100);
        if (dst_b4 >= 10) dst_buf[dst_pos++] = '0' + ((dst_b4 / 10) % 10);
        dst_buf[dst_pos++] = '0' + (dst_b4 % 10);
        dst_buf[dst_pos] = '\0';
#ifdef ENABLE_LOGGING
        console_puts_serial(dst_buf);
        console_puts_serial("), using GUEST_IP_HOST as source IP\n");
#endif
    } else {
        /* Unexpected: packet not for us. Use GUEST_IP_HOST as fallback for TAP networking.
         * This should not happen if packets are correctly addressed, but handle gracefully. */
        ip->src_addr = guest_ip_network;
#ifdef ENABLE_LOGGING
        console_puts_serial("[WARNING] Unexpected destination IP, using GUEST_IP_HOST as source IP\n");
#endif
    }
    
    /* Log the source IP we're using */
    uint32_t echo_src_ip_host = ntohl(ip->src_addr);
    uint8_t echo_src_b1 = (echo_src_ip_host >> 24) & 0xFF;
    uint8_t echo_src_b2 = (echo_src_ip_host >> 16) & 0xFF;
    uint8_t echo_src_b3 = (echo_src_ip_host >> 8) & 0xFF;
    uint8_t echo_src_b4 = echo_src_ip_host & 0xFF;
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Echo source IP: ");
#endif
    char echo_src_buf[32];
    int echo_src_pos = 0;
    if (echo_src_b1 >= 100) {
        echo_src_buf[echo_src_pos++] = '0' + (echo_src_b1 / 100);
        echo_src_buf[echo_src_pos++] = '0' + ((echo_src_b1 / 10) % 10);
    } else if (echo_src_b1 >= 10) {
        echo_src_buf[echo_src_pos++] = '0' + (echo_src_b1 / 10);
    }
    echo_src_buf[echo_src_pos++] = '0' + (echo_src_b1 % 10);
    echo_src_buf[echo_src_pos++] = '.';
    if (echo_src_b2 >= 100) {
        echo_src_buf[echo_src_pos++] = '0' + (echo_src_b2 / 100);
        echo_src_buf[echo_src_pos++] = '0' + ((echo_src_b2 / 10) % 10);
    } else if (echo_src_b2 >= 10) {
        echo_src_buf[echo_src_pos++] = '0' + (echo_src_b2 / 10);
    }
    echo_src_buf[echo_src_pos++] = '0' + (echo_src_b2 % 10);
    echo_src_buf[echo_src_pos++] = '.';
    if (echo_src_b3 >= 100) {
        echo_src_buf[echo_src_pos++] = '0' + (echo_src_b3 / 100);
        echo_src_buf[echo_src_pos++] = '0' + ((echo_src_b3 / 10) % 10);
    } else if (echo_src_b3 >= 10) {
        echo_src_buf[echo_src_pos++] = '0' + (echo_src_b3 / 10);
    }
    echo_src_buf[echo_src_pos++] = '0' + (echo_src_b3 % 10);
    echo_src_buf[echo_src_pos++] = '.';
    if (echo_src_b4 >= 100) {
        echo_src_buf[echo_src_pos++] = '0' + (echo_src_b4 / 100);
        echo_src_buf[echo_src_pos++] = '0' + ((echo_src_b4 / 10) % 10);
    } else if (echo_src_b4 >= 10) {
        echo_src_buf[echo_src_pos++] = '0' + (echo_src_b4 / 10);
    }
    echo_src_buf[echo_src_pos++] = '0' + (echo_src_b4 % 10);
    echo_src_buf[echo_src_pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(echo_src_buf);
    console_puts_serial("\n");
    
    console_puts_serial("[DEBUG] Recalculating IP checksum\n");
#endif
    /* Recalculate IP checksum */
    ip->checksum = 0;
    ip->checksum = ip_checksum(ip, ip_len);
    
    /* Store original ports before swap (needed outside logging block) */
    uint16_t orig_src_port = ntohs(udp->src_port);
    uint16_t orig_dst_port = ntohs(udp->dst_port);
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Swapping UDP ports\n");
    /* Log ports before swap */
    console_puts_serial("[DEBUG] UDP before swap: src_port=");
#endif
    char port_buf[16];
    int port_pos = 0;
    uint32_t port_n = orig_src_port;
    memset(port_buf, 0, sizeof(port_buf));
    if (port_n == 0) {
        port_buf[port_pos++] = '0';
    } else {
        char port_tmp[16];
        int port_j = 0;
        while (port_n > 0) {
            port_tmp[port_j++] = '0' + (port_n % 10);
            port_n /= 10;
        }
        for (int port_k = port_j - 1; port_k >= 0; port_k--) {
            port_buf[port_pos++] = port_tmp[port_k];
        }
    }
    port_buf[port_pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(port_buf);
    console_puts_serial(", dst_port=");
#endif
    port_pos = 0;
    port_n = orig_dst_port;
    memset(port_buf, 0, sizeof(port_buf));
    if (port_n == 0) {
        port_buf[port_pos++] = '0';
    } else {
        char port_tmp[16];
        int port_j = 0;
        while (port_n > 0) {
            port_tmp[port_j++] = '0' + (port_n % 10);
            port_n /= 10;
        }
        for (int port_k = port_j - 1; port_k >= 0; port_k--) {
            port_buf[port_pos++] = port_tmp[port_k];
        }
    }
    port_buf[port_pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(port_buf);
    console_puts_serial("\n");
#endif
    
    /* Swap UDP ports */
    /* Standard echo server behavior: swap source and destination ports */
    tmp_port = udp->dst_port;
    udp->dst_port = udp->src_port;
    udp->src_port = tmp_port;
    
    /* Log ports after swap */
    uint16_t new_src_port = ntohs(udp->src_port);
    uint16_t new_dst_port = ntohs(udp->dst_port);
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] UDP after swap: src_port=");
#endif
    port_pos = 0;
    port_n = new_src_port;
    memset(port_buf, 0, sizeof(port_buf));
    if (port_n == 0) {
        port_buf[port_pos++] = '0';
    } else {
        char port_tmp[16];
        int port_j = 0;
        while (port_n > 0) {
            port_tmp[port_j++] = '0' + (port_n % 10);
            port_n /= 10;
        }
        for (int port_k = port_j - 1; port_k >= 0; port_k--) {
            port_buf[port_pos++] = port_tmp[port_k];
        }
    }
    port_buf[port_pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(port_buf);
    console_puts_serial(", dst_port=");
#endif
    port_pos = 0;
    port_n = new_dst_port;
    memset(port_buf, 0, sizeof(port_buf));
    if (port_n == 0) {
        port_buf[port_pos++] = '0';
    } else {
        char port_tmp[16];
        int port_j = 0;
        while (port_n > 0) {
            port_tmp[port_j++] = '0' + (port_n % 10);
            port_n /= 10;
        }
        for (int port_k = port_j - 1; port_k >= 0; port_k--) {
            port_buf[port_pos++] = port_tmp[port_k];
        }
    }
    port_buf[port_pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(port_buf);
    console_puts_serial("\n");
#endif
    
    /* Recalculate UDP checksum (simplified - set to 0 for now) */
    udp->checksum = 0;
    
    /* Allocate a new buffer for the echo response (don't reuse RX buffer) */
    /* This avoids issues with buffer layout when reusing RX buffers for TX */
    /* Allocate extra space for virtio header - use 64 bytes to be safe (header can be up to ~20 bytes) */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Allocating new buffer for echo response\n");
#endif
    struct uk_netbuf *echo_pkt = uk_netbuf_alloc(pkt->len + 64);
    if (!echo_pkt) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Failed to allocate echo packet buffer\n");
#endif
        return 0;
    }
    
    /* Copy the entire Ethernet frame (with all our modifications) to the buffer */
    /* Position data pointer 64 bytes into buffer first (space for virtio header) */
    /* The virtio driver will call uk_netbuf_header to prepend the header, which needs space before data */
    echo_pkt->data = (char *)echo_pkt->data + 64;
    echo_pkt->len = pkt->len;
    /* buflen is already set correctly by uk_netbuf_alloc (pkt->len + 64) */
    
    /* Copy the entire Ethernet frame (with all our modifications) */
    memcpy(echo_pkt->data, pkt->data, pkt->len);
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Copied packet data to new buffer, attempting to send\n");
#endif
    /* Send the echoed packet using uk_netdev_tx_one */
    /* The virtio driver will prepend the virtio header automatically */
    if (netdev) {
        int ret = uk_netdev_tx_one(netdev, 0, echo_pkt);
        
        if (ret >= 0) {
            /* Success - packet sent */
#ifdef ENABLE_LOGGING
            console_puts_serial("[SUCCESS] Packet sent successfully\n");
#endif
            return 1; /* Packet sent, driver takes ownership of echo_pkt */
        }
        
        /* Check if it's a queue full error - queue for callback */
        if (ret == -EAGAIN) {
            /* TX queue is full - add to pending queue */
            if (pending_tx_count < MAX_PENDING_PACKETS) {
                pending_tx_packets[pending_tx_count++] = echo_pkt;
#ifdef ENABLE_LOGGING
                console_puts_serial("[INFO] TX queue full, packet queued (callback-based)\n");
#endif
                return 1; /* Packet queued, will be sent via callback */
            } else {
                /* Queue full - drop packet */
#ifdef ENABLE_LOGGING
                console_puts_serial("[WARNING] TX queue and pending queue full, dropping packet\n");
#endif
                uk_netbuf_free(echo_pkt);
                return 0;
            }
        } else {
            /* Other error - don't retry */
#ifdef ENABLE_LOGGING
            console_puts_serial("[ERROR] Failed to send echoed packet, error: ");
#endif
            /* Print error code */
            char err_buf[16];
            memset(err_buf, 0, sizeof(err_buf));
            int err_val = -ret;
            uint32_t err_n = err_val;
            int err_i = 0;
            if (err_n == 0) {
                err_buf[err_i++] = '0';
            } else {
                char tmp[16];
                int j = 0;
                while (err_n > 0) {
                    tmp[j++] = '0' + (err_n % 10);
                    err_n /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    err_buf[err_i++] = tmp[k];
                }
            }
            err_buf[err_i] = '\0';
#ifdef ENABLE_LOGGING
            console_puts_serial(err_buf);
            console_puts_serial("\n");
#endif
            uk_netbuf_free(echo_pkt);
            return 0;
        }
    } else {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Network device is NULL\n");
#endif
        uk_netbuf_free(echo_pkt);
    }
    return 0; /* Packet not sent */
}

/* Echo a TCP packet - returns 1 if packet was sent, 0 otherwise */
static int echo_tcp_packet(struct uk_netbuf *pkt) {
    struct eth_hdr *eth;
    struct ip_hdr *ip;
    struct tcp_hdr *tcp;
    int eth_len = sizeof(struct eth_hdr);
    int ip_len, tcp_len, tcp_hdr_len, payload_len;
    uint8_t tmp_mac[6];
    uint32_t tmp_ip;
    uint16_t tmp_port;
    uint32_t n;
    int i;
    char len_buf[16];
    char hex_buf[8];
    char buf[32];
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Processing TCP packet, len=");
#endif
    memset(len_buf, 0, sizeof(len_buf));
    n = pkt->len;
    i = 0;
    if (n == 0) {
        len_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            len_buf[i++] = tmp[k];
        }
    }
    len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(len_buf);
    console_puts_serial("\n");
#endif
    
    if (pkt->len < eth_len + sizeof(struct ip_hdr)) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] TCP packet too short for IP header\n");
#endif
        return 0;
    }
    
    eth = (struct eth_hdr *)pkt->data;
    
    /* Check if it's an IP packet */
    uint16_t eth_type = ntohs(eth->type);
    if (eth_type != ETH_TYPE_IP) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] TCP packet: not an IP packet\n");
#endif
        return 0;
    }
    
    ip = (struct ip_hdr *)(pkt->data + eth_len);
    
    /* Check if it's TCP */
    if (ip->protocol != IP_PROTO_TCP) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] TCP packet: not TCP protocol\n");
#endif
        return 0;
    }
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] TCP packet: confirmed TCP protocol\n");
#endif
    
    ip_len = (ip->version_ihl & 0x0F) * 4;
    if (pkt->len < eth_len + ip_len + sizeof(struct tcp_hdr)) {
        return 0;
    }
    
    tcp = (struct tcp_hdr *)(pkt->data + eth_len + ip_len);
    
    uint16_t dst_port = ntohs(tcp->dst_port);
    uint16_t src_port = ntohs(tcp->src_port);
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] TCP packet: dst_port=");
#endif
    n = dst_port;
    i = 0;
    memset(len_buf, 0, sizeof(len_buf));
    if (n == 0) {
        len_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            len_buf[i++] = tmp[k];
        }
    }
    len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(len_buf);
    console_puts_serial(", src_port=");
#endif
    n = src_port;
    i = 0;
    memset(len_buf, 0, sizeof(len_buf));
    if (n == 0) {
        len_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            len_buf[i++] = tmp[k];
        }
    }
    len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(len_buf);
    console_puts_serial("\n");
#endif
    
    /* Check if it's for echo port */
    if (dst_port != ECHO_PORT) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] TCP packet: not for echo port, ignoring\n");
#endif
        return 0;
    }
    
    tcp_hdr_len = ((tcp->data_offset >> 4) & 0x0F) * 4;
    if (tcp_hdr_len < sizeof(struct tcp_hdr)) {
        tcp_hdr_len = sizeof(struct tcp_hdr);
    }
    
    /* Calculate payload length */
    payload_len = ntohs(ip->total_len) - ip_len - tcp_hdr_len;
    if (payload_len < 0) {
        payload_len = 0;
    }
    
    uint32_t seq_num = ntohl(tcp->seq_num);
    uint32_t ack_num = ntohl(tcp->ack_num);
    uint8_t flags = tcp->flags;
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] TCP packet: flags=0x");
#endif
    n = flags;
    i = 0;
    memset(hex_buf, 0, sizeof(hex_buf));
    if (n == 0) {
        hex_buf[i++] = '0';
    } else {
        char tmp[8];
        int j = 0;
        while (n > 0) {
            uint8_t digit = n & 0xF;
            tmp[j++] = (digit < 10) ? ('0' + digit) : ('a' + digit - 10);
            n >>= 4;
        }
        for (int k = j - 1; k >= 0; k--) {
            hex_buf[i++] = tmp[k];
        }
    }
    hex_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(hex_buf);
    console_puts_serial(", seq=");
    console_puts_serial("X"); /* Simplified - skip printing full 32-bit numbers */
    console_puts_serial(", ack=");
    console_puts_serial("X");
    console_puts_serial(", payload_len=");
#endif
    n = payload_len;
    i = 0;
    memset(len_buf, 0, sizeof(len_buf));
    if (n == 0) {
        len_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            len_buf[i++] = tmp[k];
        }
    }
    len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(len_buf);
    console_puts_serial("\n");
    
    packet_count++;
    console_puts_serial("[INFO] Echoed TCP packet #");
#endif
    memset(buf, 0, sizeof(buf));
    n = packet_count;
    i = 0;
    if (n == 0) {
        buf[i++] = '0';
    } else {
        char tmp[32];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            buf[i++] = tmp[k];
        }
    }
    buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(buf);
    console_puts_serial(" (");
#endif
    n = payload_len;
    i = 0;
    memset(buf, 0, sizeof(buf));
    if (n == 0) {
        buf[i++] = '0';
    } else {
        char tmp[32];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            buf[i++] = tmp[k];
        }
    }
    buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(buf);
    console_puts_serial(" bytes)\n");
#endif
    
    /* Set MAC addresses for echo */
    /* Get our MAC address to use as source */
    const struct uk_hwaddr *hwaddr = uk_netdev_hwaddr_get(netdev);
    if (!hwaddr) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Could not get our MAC address\n");
#endif
        return 0;
    }
    /* Set destination MAC to the source MAC from incoming packet */
    memcpy(tmp_mac, eth->src, 6);
    memcpy(eth->dst, tmp_mac, 6);
    /* Set source MAC to our MAC address */
    memcpy(eth->src, hwaddr->addr_bytes, 6);
    
    /* Set IP addresses for echo */
    /* For the echo response, we need to:
     * - Destination IP: source IP from incoming packet (where to send the echo)
     * - Source IP: our actual guest IP (GUEST_IP_HOST = 192.168.100.2 for TAP)
     * 
     * IMPORTANT: For TAP networking, we MUST always use GUEST_IP_HOST (192.168.100.2)
     * as our source IP. The host expects replies from this IP address, and using
     * any other IP will cause packets to be dropped or not match ARP entries.
     */
    uint32_t src_ip_incoming = ip->src_addr;  /* Where the packet came from - where to echo to */
    uint32_t dst_ip_incoming = ip->dst_addr;  /* Where the packet was sent to */
    uint32_t dst_ip_host = ntohl(dst_ip_incoming);
    uint32_t guest_ip_network = htonl(GUEST_IP_HOST);  /* Our guest IP in network byte order */
    
    /* Set destination IP to source IP from incoming packet (where to send the echo) */
    ip->dst_addr = src_ip_incoming;
    
    /* Set source IP - ALWAYS use GUEST_IP_HOST for TAP networking, or guest IP for user-mode */
    if (dst_ip_host == 0x7f000001) {  /* 127.0.0.1 - user-mode networking */
        /* With user-mode networking, if packet was sent to 127.0.0.1, the guest IP is typically 10.0.2.15.
         * Use this as our source IP. QEMU should forward the echo back to the host correctly. */
        ip->src_addr = htonl(0x0a00020f);  /* 10.0.2.15 - typical guest IP for user-mode networking */
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Incoming TCP packet had dst=127.0.0.1 (user-mode networking), using 10.0.2.15 as source IP\n");
#endif
    } else if (dst_ip_host == GUEST_IP_HOST) {
        /* TAP networking: incoming packet was sent to our guest IP (192.168.100.2)
         * Always use GUEST_IP_HOST as source IP for echo replies */
        ip->src_addr = guest_ip_network;
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] Incoming TCP packet for TAP networking, using GUEST_IP_HOST as source IP\n");
#endif
    } else {
        /* Unexpected: packet not for us. Use GUEST_IP_HOST as fallback for TAP networking. */
        ip->src_addr = guest_ip_network;
#ifdef ENABLE_LOGGING
        console_puts_serial("[WARNING] Unexpected TCP destination IP, using GUEST_IP_HOST as source IP\n");
#endif
    }
    
    /* Recalculate IP checksum */
    ip->checksum = 0;
    ip->checksum = ip_checksum(ip, ip_len);
    
    /* Swap TCP ports */
    tmp_port = tcp->dst_port;
    tcp->dst_port = tcp->src_port;
    tcp->src_port = tmp_port;
    
    /* Handle TCP flags and sequence numbers */
    if (flags & TCP_FLAG_SYN) {
        /* SYN packet - respond with SYN-ACK */
        tcp->flags = TCP_FLAG_SYN | TCP_FLAG_ACK;
        tcp->ack_num = htonl(seq_num + 1);
        tcp->seq_num = htonl(1); /* Simple initial sequence number */
        payload_len = 0; /* No payload in SYN-ACK */
    } else if (flags & TCP_FLAG_FIN) {
        /* FIN packet - respond with FIN-ACK */
        tcp->flags = TCP_FLAG_FIN | TCP_FLAG_ACK;
        tcp->ack_num = htonl(seq_num + 1);
        /* Use ack_num as our seq_num for FIN response */
        tcp->seq_num = htonl(ack_num);
        payload_len = 0;
    } else if (flags & TCP_FLAG_ACK && payload_len > 0) {
        /* Data packet - echo data back with ACK */
        tcp->flags = TCP_FLAG_ACK | TCP_FLAG_PSH;
        tcp->ack_num = htonl(seq_num + payload_len);
        /* Use ack_num from received packet as our seq_num for echo */
        /* This is simplified - proper TCP would track connection state */
        tcp->seq_num = htonl(ack_num);
    } else if (flags & TCP_FLAG_ACK) {
        /* ACK only - just acknowledge */
        tcp->flags = TCP_FLAG_ACK;
        tcp->ack_num = htonl(seq_num);
        tcp->seq_num = htonl(ack_num);
    } else {
        /* Unknown flag combination, just ACK */
        tcp->flags = TCP_FLAG_ACK;
        tcp->ack_num = htonl(seq_num + payload_len);
        tcp->seq_num = htonl(ack_num);
    }
    
    /* Update TCP header length (data_offset field) */
    tcp->data_offset = (tcp_hdr_len / 4) << 4;
    
    /* Update IP total length */
    tcp_len = tcp_hdr_len + payload_len;
    ip->total_len = htons(ip_len + tcp_len);
    
    /* Recalculate IP checksum after length change */
    ip->checksum = 0;
    ip->checksum = ip_checksum(ip, ip_len);
    
    /* Calculate TCP checksum (pseudo-header + TCP header + data) */
    uint32_t tcp_checksum = 0;
    
    /* Pseudo-header: src IP + dst IP + protocol + TCP length (all as 16-bit values) */
    uint32_t src_ip = ntohl(ip->src_addr);
    uint32_t dst_ip = ntohl(ip->dst_addr);
    tcp_checksum += (src_ip >> 16) + (src_ip & 0xFFFF);
    tcp_checksum += (dst_ip >> 16) + (dst_ip & 0xFFFF);
    tcp_checksum += IP_PROTO_TCP;
    tcp_checksum += tcp_len;
    
    /* TCP header + data (already in network byte order) */
    uint16_t *tcp_data = (uint16_t *)tcp;
    int tcp_words = (tcp_hdr_len + payload_len + 1) / 2;  /* +1 to round up */
    for (int i = 0; i < tcp_words; i++) {
        if (i == 8) continue;  /* Skip checksum field itself */
        tcp_checksum += ntohs(tcp_data[i]);
    }
    
    /* Handle odd byte */
    if ((tcp_hdr_len + payload_len) % 2 == 1) {
        uint8_t *last_byte = (uint8_t *)tcp + tcp_hdr_len + payload_len - 1;
        tcp_checksum += (*last_byte << 8);
    }
    
    /* Fold carries */
    while (tcp_checksum >> 16) {
        tcp_checksum = (tcp_checksum & 0xFFFF) + (tcp_checksum >> 16);
    }
    
    /* One's complement */
    tcp->checksum = htons(~tcp_checksum);
    
    /* When we received this packet, the driver moved pkt->data forward to remove the virtio header */
    /* For transmission, we need to prepend space for the virtio header using uk_netbuf_header */
    /* Use POSITIVE value to prepend (move data pointer backward) */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Prepending virtio header space for TCP echo transmission\n");
#endif
    if (uk_netbuf_header(pkt, 16) != 1) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Failed to prepend virtio header space for TCP echo\n");
#endif
        return 0;
    }
    
    /* Send the echoed packet */
    if (netdev) {
        /* Retry logic for TX queue full (-EAGAIN) */
        /* Callback-based TX - no delays */
        int ret = uk_netdev_tx_one(netdev, 0, pkt);
        
        if (ret >= 0) {
            /* Success - packet sent */
            return 1; /* Packet sent, driver takes ownership */
        }
        
        /* Check if it's a queue full error - queue for callback */
        if (ret == -EAGAIN) {
            /* TX queue is full - add to pending queue */
            if (pending_tx_count < MAX_PENDING_PACKETS) {
                pending_tx_packets[pending_tx_count++] = pkt;
#ifdef ENABLE_LOGGING
                console_puts_serial("[INFO] TX queue full, TCP packet queued (callback-based)\n");
#endif
                return 1; /* Packet queued, will be sent via callback */
            } else {
                /* Queue full - drop packet */
#ifdef ENABLE_LOGGING
                console_puts_serial("[WARNING] TX queue and pending queue full, dropping TCP packet\n");
#endif
                return 0;
            }
        } else {
            /* Other error - don't retry */
#ifdef ENABLE_LOGGING
            console_puts_serial("[ERROR] Failed to send TCP echoed packet, error: ");
#endif
            char err_buf[16];
            memset(err_buf, 0, sizeof(err_buf));
            int err_val = -ret;
            uint32_t err_n = err_val;
            int err_i = 0;
            if (err_n == 0) {
                err_buf[err_i++] = '0';
            } else {
                char tmp[16];
                int j = 0;
                while (err_n > 0) {
                    tmp[j++] = '0' + (err_n % 10);
                    err_n /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    err_buf[err_i++] = tmp[k];
                }
            }
            err_buf[err_i] = '\0';
#ifdef ENABLE_LOGGING
            console_puts_serial(err_buf);
            console_puts_serial("\n");
#endif
            return 0;
        }
    }
    return 0;
}

void app_main(void) {
    struct uk_netdev_info dev_info;
    struct uk_netdev_conf dev_conf;
    struct uk_netdev_rxqueue_conf rx_conf;
    struct uk_netdev_txqueue_conf tx_conf;
    struct uk_netbuf *pkt;
    int ret;
    int i;
    
#ifdef ENABLE_LOGGING
    console_puts_serial("\n");
    console_puts_serial("========================================\n");
    console_puts_serial("MiniKraft UDP/TCP Echo Server\n");
    console_puts_serial("========================================\n\n");
#endif
    
    /* Find network device */
    if (uk_netdev_count() == 0) {
#ifdef ENABLE_LOGGING
        console_puts_serial("ERROR: No network devices found\n");
#endif
        return;
    }
    
    netdev = uk_netdev_get(0);
    if (!netdev) {
#ifdef ENABLE_LOGGING
        console_puts_serial("ERROR: Failed to get network device\n");
#endif
        return;
    }
    
#ifdef ENABLE_LOGGING
    console_puts_serial("Found network device: ");
    console_puts_serial(uk_netdev_drv_name_get(netdev));
    console_puts_serial("\n");
#endif
    
    /* Probe the device first */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Probing network device...\n");
#endif
    ret = uk_netdev_probe(netdev);
    if (ret != 0) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Failed to probe network device, ret=");
#endif
        char err_buf[16];
        memset(err_buf, 0, sizeof(err_buf));
        int err_val = ret;
        uint32_t err_n = (err_val < 0) ? -err_val : err_val;
        int err_i = 0;
        if (err_n == 0) {
            err_buf[err_i++] = '0';
        } else {
            char tmp[16];
            int j = 0;
            while (err_n > 0) {
                tmp[j++] = '0' + (err_n % 10);
                err_n /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                err_buf[err_i++] = tmp[k];
            }
        }
        err_buf[err_i] = '\0';
#ifdef ENABLE_LOGGING
        console_puts_serial(err_buf);
        console_puts_serial("\n");
#endif
        return;
    }
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Network device probed successfully\n");
#endif
    
    /* Get device info */
    uk_netdev_info_get(netdev, &dev_info);
    
    /* Configure device */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Configuring network device (1 RX queue, 1 TX queue)...\n");
#endif
    memset(&dev_conf, 0, sizeof(dev_conf));
    dev_conf.nb_rx_queues = 1;
    dev_conf.nb_tx_queues = 1;
    
    ret = uk_netdev_configure(netdev, &dev_conf);
    if (ret != 0) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Failed to configure network device, ret=");
#endif
        char err_buf[16];
        memset(err_buf, 0, sizeof(err_buf));
        int err_val = ret;
        uint32_t err_n = (err_val < 0) ? -err_val : err_val;
        int err_i = 0;
        if (err_n == 0) {
            err_buf[err_i++] = '0';
        } else {
            char tmp[16];
            int j = 0;
            while (err_n > 0) {
                tmp[j++] = '0' + (err_n % 10);
                err_n /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                err_buf[err_i++] = tmp[k];
            }
        }
        err_buf[err_i] = '\0';
#ifdef ENABLE_LOGGING
        console_puts_serial(err_buf);
        console_puts_serial("\n");
#endif
        return;
    }
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Network device configured successfully\n");
#endif
    
    /* Configure RX queue */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Configuring RX queue 0 (128 descriptors)...\n");
#endif
    memset(&rx_conf, 0, sizeof(rx_conf));
    rx_conf.a = dummy_allocator; /* Allocator required (not actually used, code uses kmalloc) */
    rx_conf.alloc_rxpkts = alloc_rx_packets;
    rx_conf.alloc_rxpkts_argp = NULL;
    rx_conf.callback = NULL;
    rx_conf.callback_cookie = NULL;
    
    ret = uk_netdev_rxq_configure(netdev, 0, 128, &rx_conf);
    if (ret != 0) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Failed to configure RX queue, ret=");
#endif
        char err_buf[16];
        memset(err_buf, 0, sizeof(err_buf));
        int err_val = ret;
        uint32_t err_n = (err_val < 0) ? -err_val : err_val;
        int err_i = 0;
        if (err_n == 0) {
            err_buf[err_i++] = '0';
        } else {
            char tmp[16];
            int j = 0;
            while (err_n > 0) {
                tmp[j++] = '0' + (err_n % 10);
                err_n /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                err_buf[err_i++] = tmp[k];
            }
        }
        err_buf[err_i] = '\0';
#ifdef ENABLE_LOGGING
        console_puts_serial(err_buf);
        console_puts_serial("\n");
#endif
        return;
    }
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] RX queue configured successfully\n");
#endif
    
    /* Configure TX queue */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Configuring TX queue 0 (128 descriptors)...\n");
#endif
    memset(&tx_conf, 0, sizeof(tx_conf));
    tx_conf.a = dummy_allocator; /* Allocator required (not actually used, code uses kmalloc) */
    
    ret = uk_netdev_txq_configure(netdev, 0, 128, &tx_conf);
    if (ret != 0) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Failed to configure TX queue, ret=");
#endif
        char err_buf[16];
        memset(err_buf, 0, sizeof(err_buf));
        int err_val = ret;
        uint32_t err_n = (err_val < 0) ? -err_val : err_val;
        int err_i = 0;
        if (err_n == 0) {
            err_buf[err_i++] = '0';
        } else {
            char tmp[16];
            int j = 0;
            while (err_n > 0) {
                tmp[j++] = '0' + (err_n % 10);
                err_n /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                err_buf[err_i++] = tmp[k];
            }
        }
        err_buf[err_i] = '\0';
#ifdef ENABLE_LOGGING
        console_puts_serial(err_buf);
        console_puts_serial("\n");
#endif
        return;
    }
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] TX queue configured successfully\n");
#endif
    
    /* Register TX space available callback */
    uk_netdev_txq_register_callback(netdev, 0, tx_space_available_callback, NULL);
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] TX callback registered (callback-based, no delays)\n");
#endif
    
    /* Start device */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Starting network device...\n");
#endif
    ret = uk_netdev_start(netdev);
    if (ret != 0) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] Failed to start network device, ret=");
#endif
        char err_buf[16];
        memset(err_buf, 0, sizeof(err_buf));
        int err_val = ret;
        uint32_t err_n = (err_val < 0) ? -err_val : err_val;
        int err_i = 0;
        if (err_n == 0) {
            err_buf[err_i++] = '0';
        } else {
            char tmp[16];
            int j = 0;
            while (err_n > 0) {
                tmp[j++] = '0' + (err_n % 10);
                err_n /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                err_buf[err_i++] = tmp[k];
            }
        }
        err_buf[err_i] = '\0';
#ifdef ENABLE_LOGGING
        console_puts_serial(err_buf);
        console_puts_serial("\n");
#endif
        return;
    }
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Network device started successfully\n");
#endif
    
    /* Enable RX interrupts so we get notified when packets arrive */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Enabling RX interrupts...\n");
#endif
    ret = uk_netdev_rxq_intr_enable(netdev, 0);  /* queue_id is 0, not a pointer */
    if (ret != 0) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[WARNING] Failed to enable RX interrupts, will use polling only\n");
#endif
    } else {
#ifdef ENABLE_LOGGING
        console_puts_serial("[DEBUG] RX interrupts enabled successfully\n");
#endif
    }
    
    /* Verify device state */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Network interface is UP and ready\n");
    console_puts_serial("[INFO] Network configuration:\n");
    console_puts_serial("[INFO]   Guest IP: 192.168.100.2 (GUEST_IP_HOST)\n");
    console_puts_serial("[INFO]   Network: 192.168.100.0/24\n");
    console_puts_serial("[INFO]   Echo server port: ");
#endif
    char port_str[16];
    memset(port_str, 0, sizeof(port_str));
    uint32_t port_val = ECHO_PORT;
    int port_pos = 0;
    if (port_val == 0) {
        port_str[port_pos++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (port_val > 0) {
            tmp[j++] = '0' + (port_val % 10);
            port_val /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            port_str[port_pos++] = tmp[k];
        }
    }
    port_str[port_pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(port_str);
    console_puts_serial("\n");
    console_puts_serial("[INFO]   Interface state: UP\n");
    console_puts_serial("[INFO]   Ready to receive ARP requests for 192.168.100.2\n");
    console_puts_serial("[INFO]   Ready to receive UDP/TCP packets on port ");
    console_puts_serial(port_str);
    console_puts_serial("\n");
    
    /* Device is ready immediately after start - no delay needed (callback-based) */
    console_puts_serial("[DEBUG] Network device is ready (callback-based, no delays)\n");
#endif
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Device should now be ready for packet processing\n");
#endif
    
    /* Note: The virtio-net driver requires interrupts to be disabled when calling rx_one.
     * The driver manages interrupts internally - it will disable them during polling
     * and re-enable them when appropriate. We use pure polling approach here.
     */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Using polling approach (interrupts managed by driver)\n");
#endif
    
    /* Get MAC address */
    const struct uk_hwaddr *hwaddr = uk_netdev_hwaddr_get(netdev);
    if (hwaddr) {
#ifdef ENABLE_LOGGING
        console_puts_serial("MAC address: ");
#endif
        char mac_buf[32];
        for (i = 0; i < 6; i++) {
            uint8_t b = hwaddr->addr_bytes[i];
            uint8_t high = (b >> 4) & 0x0F;
            uint8_t low = b & 0x0F;
            mac_buf[i * 3] = (high < 10) ? ('0' + high) : ('a' + high - 10);
            mac_buf[i * 3 + 1] = (low < 10) ? ('0' + low) : ('a' + low - 10);
            if (i < 5) mac_buf[i * 3 + 2] = ':';
        }
        mac_buf[17] = '\0';
#ifdef ENABLE_LOGGING
        console_puts_serial(mac_buf);
        console_puts_serial("\n");
        console_puts_serial("[INFO] IMPORTANT: QEMU/TAP will only forward packets to this MAC address\n");
        console_puts_serial("[INFO] ARP requests (broadcast) should work, but unicast UDP requires matching MAC\n");
#endif
    }
    
    /* Get MTU */
    uint16_t mtu = uk_netdev_mtu_get(netdev);
#ifdef ENABLE_LOGGING
    console_puts_serial("MTU: ");
#endif
    char mtu_buf[16];
    memset(mtu_buf, 0, sizeof(mtu_buf));
    uint32_t n = mtu;
    i = 0;
    if (n == 0) {
        mtu_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            mtu_buf[i++] = tmp[k];
        }
    }
    mtu_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(mtu_buf);
    console_puts_serial("\n");
    
    console_puts_serial("\nUDP/TCP Echo Server running on port ");
#endif
    char port_buf[16];
    memset(port_buf, 0, sizeof(port_buf));
    n = ECHO_PORT;
    i = 0;
    if (n == 0) {
        port_buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            port_buf[i++] = tmp[k];
        }
    }
    port_buf[i] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(port_buf);
    console_puts_serial("\n");
    console_puts_serial("[INFO] Waiting for UDP and TCP packets...\n");
    console_puts_serial("[INFO] Note: With QEMU user-mode networking, external packets may not reach the guest.\n");
    console_puts_serial("[INFO] The echo server is ready and will process any packets it receives.\n");
    console_puts_serial("[INFO] Debug output enabled - all packet processing will be logged.\n\n");
#endif
    
    /* Verify RX queue is configured */
    if (!netdev->_rx_queue[0]) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[ERROR] RX queue 0 not configured!\n");
#endif
        return;
    }
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] RX queue 0 is configured and ready\n");
#endif
    
    /* Get RX queue info for debugging */
    {
        struct uk_netdev_queue_info rxq_info;
        int rxq_ret = uk_netdev_rxq_info_get(netdev, 0, &rxq_info);
        if (rxq_ret == 0) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[DEBUG] RX queue info: ");
            console_puts_serial("nb_min=");
#endif
            char info_buf[16];
            memset(info_buf, 0, sizeof(info_buf));
            n = rxq_info.nb_min;
            i = 0;
            if (n == 0) {
                info_buf[i++] = '0';
            } else {
                char tmp[16];
                int j = 0;
                while (n > 0) {
                    tmp[j++] = '0' + (n % 10);
                    n /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    info_buf[i++] = tmp[k];
                }
            }
            info_buf[i] = '\0';
#ifdef ENABLE_LOGGING
            console_puts_serial(info_buf);
            console_puts_serial(", nb_max=");
#endif
            memset(info_buf, 0, sizeof(info_buf));
            n = rxq_info.nb_max;
            i = 0;
            if (n == 0) {
                info_buf[i++] = '0';
            } else {
                char tmp[16];
                int j = 0;
                while (n > 0) {
                    tmp[j++] = '0' + (n % 10);
                    n /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    info_buf[i++] = tmp[k];
                }
            }
            info_buf[i] = '\0';
#ifdef ENABLE_LOGGING
            console_puts_serial(info_buf);
            console_puts_serial("\n");
#endif
        } else {
#ifdef ENABLE_LOGGING
            console_puts_serial("[WARNING] Could not get RX queue info\n");
#endif
        }
    }
    
    /* No delay needed - QEMU will process asynchronously, packets will arrive via interrupts */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Using callback-based approach - no delays, waiting for interrupts\n");
#endif
    
    /* Check RX buffers once - they should already be allocated by the driver */
    /* The driver allocates buffers during rxq_configure, so no need to poll */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] RX buffers should already be allocated by driver during configuration\n");
#endif
    
    /* Register network interrupt handler - but delay it to avoid interrupt storm */
    /* First, start the main loop, then register interrupts */
#ifdef ENABLE_LOGGING
    console_puts_serial("[DEBUG] Skipping interrupt registration for now - will use polling\n");
    console_puts_serial("[DEBUG] Interrupts can be registered later if needed\n");
#endif
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[INFO] Entering hybrid interrupt/polling receive loop\n");
    console_puts_serial("[INFO] Network device ready, using interrupts with polling fallback...\n");
    console_puts_serial("[INFO] Network testing:\n");
    console_puts_serial("[INFO]   UDP/TCP: User-mode networking is unreliable for packet forwarding\n");
    console_puts_serial("[INFO]   Recommended: Use TAP networking for reliable testing\n");
    console_puts_serial("[INFO]   TAP: send to 192.168.100.2:8080 (requires --network tap)\n");
    console_puts_serial("[INFO] Ready to receive packets - polling every loop iteration\n");
    console_puts_serial("[INFO] Will respond to ARP requests for 192.168.100.2\n");
    console_puts_serial("[INFO] Network stack fully initialized and ready\n");
    console_puts_serial("[INFO] Starting main receive loop NOW...\n");
    console_puts_serial("[INFO] If you see this message, the loop should be running\n");
    console_puts_serial("[READY] Network echo server is ready to receive packets\n");
#endif
    
    uint32_t poll_count = 0;
    uint32_t interrupt_count = 0;
    uint32_t loop_iterations = 0;
    
    /* Main loop - receive and echo packets */
#ifdef ENABLE_LOGGING
    console_puts_serial("[LOOP] ========================================\n");
    console_puts_serial("[LOOP] ABOUT TO ENTER MAIN WHILE(1) LOOP\n");
    console_puts_serial("[LOOP] ========================================\n");
    console_puts_serial("[LOOP] Entering main while(1) loop...\n");
    console_puts_serial("[LOOP] If you see this, the loop should start immediately\n");
#endif
    while (1) {
#ifdef ENABLE_LOGGING
        /* Log immediately on first iteration to confirm loop started */
        if (loop_iterations == 0) {
            console_puts_serial("[LOOP] *** LOOP BODY ENTERED - FIRST TIME ***\n");
        }
#endif
        loop_iterations++;
        int packet_processed = 0;
        
        /* ALWAYS log first iteration to verify loop is running */
        if (loop_iterations == 1) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[LOOP] ========================================\n");
            console_puts_serial("[LOOP] MAIN LOOP STARTED - FIRST ITERATION\n");
            console_puts_serial("[LOOP] ========================================\n");
            console_puts_serial("[LOOP] First iteration - loop is running!\n");
            console_puts_serial("[TEST] IMMEDIATELY attempting to send test packet on first iteration...\n");
#endif
            
            /* Send test packet immediately on first iteration */
            if (netdev) {
                const struct uk_hwaddr *hwaddr = uk_netdev_hwaddr_get(netdev);
                if (hwaddr) {
                    struct uk_netbuf *test_pkt;
                    int eth_len = sizeof(struct eth_hdr);
                    int ip_len = sizeof(struct ip_hdr);
                    int udp_len = sizeof(struct udp_hdr);
                    int payload_len = 10;
                    int total_len = eth_len + ip_len + udp_len + payload_len;
                    uint8_t broadcast_mac[6] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF};
                    
                    test_pkt = uk_netbuf_alloc(total_len + 16);
                    if (test_pkt) {
                        test_pkt->data = (char *)test_pkt->data + 16;
                        test_pkt->len = total_len;
                        
                        struct eth_hdr *eth = (struct eth_hdr *)test_pkt->data;
                        memcpy(eth->dst, broadcast_mac, 6);
                        memcpy(eth->src, hwaddr->addr_bytes, 6);
                        eth->type = htons(ETH_TYPE_IP);
                        
                        struct ip_hdr *ip = (struct ip_hdr *)(test_pkt->data + eth_len);
                        ip->version_ihl = 0x45;
                        ip->tos = 0;
                        ip->total_len = htons(ip_len + udp_len + payload_len);
                        ip->id = htons(0);
                        ip->frag_off = 0;
                        ip->ttl = 64;
                        ip->protocol = IP_PROTO_UDP;
                        ip->checksum = 0;
                        ip->src_addr = htonl(GUEST_IP_HOST);
                        ip->dst_addr = htonl(0xC0A864FF);
                        
                        struct udp_hdr *udp = (struct udp_hdr *)(test_pkt->data + eth_len + ip_len);
                        udp->src_port = htons(8080);
                        udp->dst_port = htons(8080);
                        udp->len = htons(udp_len + payload_len);
                        udp->checksum = 0;
                        
                        char *payload = (char *)(test_pkt->data + eth_len + ip_len + udp_len);
                        memcpy(payload, "TESTPACKET", payload_len);
                        
                        int ret = uk_netdev_tx_one(netdev, 0, test_pkt);
                        if (ret < 0) {
#ifdef ENABLE_LOGGING
                            console_puts_serial("[TEST] FAILED to send test packet on first iteration, ret=");
#endif
                            char ret_buf[16];
                            memset(ret_buf, 0, sizeof(ret_buf));
                            int ret_val = -ret;
                            uint32_t ret_n = ret_val;
                            int ret_i = 0;
                            if (ret_n == 0) {
                                ret_buf[ret_i++] = '0';
                            } else {
                                char tmp[16];
                                int j = 0;
                                while (ret_n > 0) {
                                    tmp[j++] = '0' + (ret_n % 10);
                                    ret_n /= 10;
                                }
                                for (int k = j - 1; k >= 0; k--) {
                                    ret_buf[ret_i++] = tmp[k];
                                }
                            }
                            ret_buf[ret_i] = '\0';
#ifdef ENABLE_LOGGING
                            console_puts_serial(ret_buf);
                            console_puts_serial("\n");
#endif
                            uk_netbuf_free(test_pkt);
                        } else {
#ifdef ENABLE_LOGGING
                            console_puts_serial("[TEST] SUCCESS: Test packet sent on first iteration!\n");
#endif
                        }
                    } else {
#ifdef ENABLE_LOGGING
                        console_puts_serial("[TEST] ERROR: Failed to allocate test packet on first iteration\n");
#endif
                    }
                } else {
#ifdef ENABLE_LOGGING
                    console_puts_serial("[TEST] ERROR: Could not get MAC address on first iteration\n");
#endif
                }
            } else {
#ifdef ENABLE_LOGGING
                console_puts_serial("[TEST] ERROR: netdev is NULL on first iteration\n");
#endif
            }
        }
        
        /* Process pending TX packets when space becomes available (callback-based) */
        /* This also checks for TX completions by calling xmit_free() */
        /* CRITICAL: Always process pending packets every loop iteration */
        /* This ensures we check for TX completions regularly */
        
        /* Process pending packets - this checks for completions */
        process_pending_tx_packets();
        
        /* If callback flag was set, process again (space became available) */
        if (tx_space_available) {
            tx_space_available = 0;  /* Clear flag */
            process_pending_tx_packets();  /* Try again now that space is available */
        }
        
        /* CRITICAL: We need to check for TX completions regularly */
        /* The issue is that xmit_free() is only called from xmit(), which requires a packet */
        /* So we can only check completions when trying to send. If we have pending packets, */
        /* trying to send them will check completions. If we don't, we can't check until */
        /* the next real send. However, we should process pending packets aggressively. */
        
        /* If we have pending packets, keep trying to send them (this checks completions) */
        /* This is critical - we need to keep checking for completions of already-sent packets */
        if (pending_tx_count > 0) {
            /* Try multiple times per iteration to ensure we check for completions frequently */
            /* Each attempt calls xmit_free() which checks for completions */
            for (int retry = 0; retry < 5 && pending_tx_count > 0; retry++) {
                int prev_count = pending_tx_count;
                process_pending_tx_packets();
                
                /* If callback was triggered, process again immediately */
                if (tx_space_available) {
                    tx_space_available = 0;
                    process_pending_tx_packets();
                }
                
                /* If no progress was made and queue is still full, add small delay */
                /* This gives QEMU time to process packets and create completions */
                if (pending_tx_count == prev_count && pending_tx_count > 0) {
                    /* Very small delay to allow hardware to process - callback-based with minimal delay */
                    volatile int hw_delay = 500;  /* Minimal delay for hardware processing */
                    while (hw_delay-- > 0);
                } else {
                    /* Progress was made, no delay needed */
                    break;
                }
            }
        }
        
        /* Check for interrupt signal first - process packets when interrupt arrives */
        if (netdev_packet_received) {
            interrupt_count++;
            netdev_packet_received = 0;  /* Clear flag */
#ifdef ENABLE_LOGGING
            console_puts_serial("[IRQ] Interrupt received, processing packets...\n");
#endif
            
            /* CRITICAL: Driver requires interrupts to be disabled when calling rx_one */
            /* Disable interrupts before processing packets */
            uk_netdev_rxq_intr_disable(netdev, 0);
            
            struct uk_netbuf *pkt = NULL;
            int ret;
            
            /* Process all available packets */
            while (1) {
                pkt = NULL;
                ret = uk_netdev_rx_one(netdev, 0, &pkt);
                
                if (ret < 0) {
                    if (ret == -EAGAIN) {
                        /* No more packets */
                        break;
                    }
                    /* Error - log and break */
#ifdef ENABLE_LOGGING
                    console_puts_serial("[ERROR] uk_netdev_rx_one returned error in interrupt handler\n");
#endif
                    break;
                } else if (ret == 0) {
                    /* No packet available */
                    break;
                } else if (pkt != NULL) {
                    /* Packet received! Process it */
                    packet_processed = 1;
#ifdef ENABLE_LOGGING
                    console_puts_serial("[RX] *** PACKET RECEIVED (INTERRUPT) *** len=");
#endif
                    char len_buf[16];
                    memset(len_buf, 0, sizeof(len_buf));
                    uint32_t n = pkt->len;
                    int i = 0;
                    if (n == 0) {
                        len_buf[i++] = '0';
                    } else {
                        char tmp[16];
                        int j = 0;
                        while (n > 0) {
                            tmp[j++] = '0' + (n % 10);
                            n /= 10;
                        }
                        for (int k = j - 1; k >= 0; k--) {
                            len_buf[i++] = tmp[k];
                        }
                    }
                    len_buf[i] = '\0';
#ifdef ENABLE_LOGGING
                    console_puts_serial(len_buf);
                    console_puts_serial("\n");
#endif
                    
                    /* Process the packet using the existing packet processing code */
                    int was_sent = 0;
                    if (pkt->len >= sizeof(struct eth_hdr)) {
                        struct eth_hdr *eth_check = (struct eth_hdr *)pkt->data;
                        uint16_t eth_type = ntohs(eth_check->type);
                        
                        if (eth_type == ETH_TYPE_ARP) {
                            was_sent = handle_arp_packet(pkt);
                            if (was_sent) {
                                continue; /* Handler took ownership */
                            } else {
                                uk_netbuf_free(pkt);
                                continue;
                            }
                        } else if (eth_type == ETH_TYPE_IP && pkt->len >= sizeof(struct eth_hdr) + sizeof(struct ip_hdr)) {
                            struct ip_hdr *ip_check = (struct ip_hdr *)(pkt->data + sizeof(struct eth_hdr));
                            
                            if (ip_check->protocol == IP_PROTO_UDP) {
                                was_sent = echo_udp_packet(pkt);
                            } else if (ip_check->protocol == IP_PROTO_TCP) {
                                was_sent = echo_tcp_packet(pkt);
                            }
                        }
                    }
                    
                    if (!was_sent) {
                        uk_netbuf_free(pkt);
                    }
                    
                    /* Check if there are more packets */
                    if (!(ret & UK_NETDEV_STATUS_MORE)) {
                        break;
                    }
                } else {
                    /* ret > 0 but pkt is NULL - shouldn't happen, but break */
                    break;
                }
            }
            
            /* Re-enable interrupts after processing packets */
            uk_netdev_rxq_intr_enable(netdev, 0);
        }
        
        /* Also poll occasionally as fallback */
        /* Process all available packets using polling.
         * CRITICAL: Driver requires interrupts to be disabled when calling rx_one
         */
        /* Ensure interrupts are disabled before polling (driver requirement) */
        uk_netdev_rxq_intr_disable(netdev, 0);
        
#ifdef ENABLE_LOGGING
        /* Log that we're about to poll - this helps catch hangs */
        if (loop_iterations <= 5 || loop_iterations % 1000 == 0) {
            console_puts_serial("[POLL] About to poll for packets (iter=");
            char iter_buf[16];
            memset(iter_buf, 0, sizeof(iter_buf));
            uint32_t iter_n = loop_iterations;
            int iter_i = 0;
            if (iter_n == 0) {
                iter_buf[iter_i++] = '0';
            } else {
                char tmp[16];
                int j = 0;
                while (iter_n > 0) {
                    tmp[j++] = '0' + (iter_n % 10);
                    iter_n /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    iter_buf[iter_i++] = tmp[k];
                }
            }
            iter_buf[iter_i] = '\0';
            console_puts_serial(iter_buf);
            console_puts_serial(")\n");
        }
#endif
        
        /* Add a memory barrier to ensure we see updates from host/QEMU */
        /* Use a stronger barrier that ensures cache coherency */
        /* This is critical - QEMU writes to shared memory, and we need to see those writes */
        asm volatile("mfence" ::: "memory");
        /* Also add compiler barrier to prevent reordering */
        asm volatile("" ::: "memory");
        
        /* Additional barrier - sometimes needed for virtio shared memory */
        asm volatile("lock; addl $0,0(%%esp)" ::: "memory");
        
        /* Try to receive packets - check multiple times per loop iteration */
        /* Increase attempts to be more aggressive about checking for packets */
        int rx_attempts = 0;
        while (rx_attempts < 20) {
            rx_attempts++;
            
            /* Before calling rx_one, make sure we have RX buffers available */
            /* The alloc_rx_packets callback should have allocated buffers */
            pkt = NULL; /* Reset pointer before call */
            
            /* Log when we're about to check for packets (first few iterations and periodically) */
            if (loop_iterations <= 5 || (loop_iterations % 1000 == 0 && rx_attempts == 1)) {
#ifdef ENABLE_LOGGING
                console_puts_serial("[RX_CHECK] Checking for packets (iter=");
#endif
                char iter_buf[16];
                memset(iter_buf, 0, sizeof(iter_buf));
                uint32_t iter_n = loop_iterations;
                int iter_i = 0;
                if (iter_n == 0) {
                    iter_buf[iter_i++] = '0';
                } else {
                    char tmp[16];
                    int j = 0;
                    while (iter_n > 0) {
                        tmp[j++] = '0' + (iter_n % 10);
                        iter_n /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        iter_buf[iter_i++] = tmp[k];
                    }
                }
                iter_buf[iter_i] = '\0';
#ifdef ENABLE_LOGGING
                console_puts_serial(iter_buf);
                console_puts_serial(", attempt=");
#endif
                char att_buf[16];
                memset(att_buf, 0, sizeof(att_buf));
                uint32_t att_n = rx_attempts;
                int att_i = 0;
                if (att_n == 0) {
                    att_buf[att_i++] = '0';
                } else {
                    char tmp[16];
                    int j = 0;
                    while (att_n > 0) {
                        tmp[j++] = '0' + (att_n % 10);
                        att_n /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        att_buf[att_i++] = tmp[k];
                    }
                }
                att_buf[att_i] = '\0';
#ifdef ENABLE_LOGGING
                console_puts_serial(att_buf);
                console_puts_serial(")\n");
#endif
            }
            
            /* CRITICAL: Flush any pending serial output before calling rx_one */
            /* This ensures we see logs even if rx_one hangs */
            asm volatile("" ::: "memory");  /* Compiler barrier */
            
            ret = uk_netdev_rx_one(netdev, 0, &pkt);
            
            /* CRITICAL: Immediately log after rx_one returns to catch hangs */
            /* Debug: log what uk_netdev_rx_one returns - ALWAYS log to see what's happening */
            /* Log every call to see packet reception */
            if (1) {  /* Always log to debug */
#ifdef ENABLE_LOGGING
                console_puts_serial("[DEBUG] Iter ");
#endif
                char iter_str[16];
                memset(iter_str, 0, sizeof(iter_str));
                uint32_t iter_val = loop_iterations;
                int iter_pos = 0;
                if (iter_val == 0) {
                    iter_str[iter_pos++] = '0';
                } else {
                    char tmp[16];
                    int j = 0;
                    while (iter_val > 0) {
                        tmp[j++] = '0' + (iter_val % 10);
                        iter_val /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        iter_str[iter_pos++] = tmp[k];
                    }
                }
                iter_str[iter_pos] = '\0';
#ifdef ENABLE_LOGGING
                console_puts_serial(iter_str);
                console_puts_serial(", attempt ");
#endif
                char attempt_str[16];
                memset(attempt_str, 0, sizeof(attempt_str));
                uint32_t attempt_val = rx_attempts;
                int attempt_pos = 0;
                if (attempt_val == 0) {
                    attempt_str[attempt_pos++] = '0';
                } else {
                    char tmp[16];
                    int j = 0;
                    while (attempt_val > 0) {
                        tmp[j++] = '0' + (attempt_val % 10);
                        attempt_val /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        attempt_str[attempt_pos++] = tmp[k];
                    }
                }
                attempt_str[attempt_pos] = '\0';
#ifdef ENABLE_LOGGING
                console_puts_serial(attempt_str);
                console_puts_serial(": uk_netdev_rx_one ret=");
#endif
                char ret_buf[16];
                memset(ret_buf, 0, sizeof(ret_buf));
                int ret_val = ret;
                uint32_t ret_n = (ret_val < 0) ? -ret_val : ret_val;
                int ret_i = 0;
                if (ret_n == 0) {
                    ret_buf[ret_i++] = '0';
                } else {
                    char tmp[16];
                    int j = 0;
                    if (ret_val < 0) tmp[j++] = '-';
                    while (ret_n > 0) {
                        tmp[j++] = '0' + (ret_n % 10);
                        ret_n /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        ret_buf[ret_i++] = tmp[k];
                    }
                }
                ret_buf[ret_i] = '\0';
#ifdef ENABLE_LOGGING
                console_puts_serial(ret_buf);
                console_puts_serial(", pkt=");
                if (pkt) {
                    console_puts_serial("NOT_NULL");
                } else {
                    console_puts_serial("NULL");
                }
                console_puts_serial("\n");
#endif
            }
            
            /* Check return value - it's a status value, not just error code */
            /* UK_NETDEV_STATUS_SUCCESS (0x01) bit indicates packet received */
            /* Negative values are errors, 0 or positive without SUCCESS bit means no packet */
            if (ret < 0) {
                /* Error condition */
                if (ret == -EAGAIN) {
                    /* Normal - no packets available */
                    break;
                } else {
                    /* Unexpected error - log it */
#ifdef ENABLE_LOGGING
                    console_puts_serial("[ERROR] uk_netdev_rx_one returned error: ");
#endif
                    char err_buf[16];
                    memset(err_buf, 0, sizeof(err_buf));
                    int err_val = ret;
                    uint32_t err_n = (err_val < 0) ? -err_val : err_val;
                    int err_i = 0;
                    if (err_n == 0) {
                        err_buf[err_i++] = '0';
                    } else {
                        char tmp[16];
                        int j = 0;
                        if (err_val < 0) tmp[j++] = '-';
                        while (err_n > 0) {
                            tmp[j++] = '0' + (err_n % 10);
                            err_n /= 10;
                        }
                        for (int k = j - 1; k >= 0; k--) {
                            err_buf[err_i++] = tmp[k];
                        }
                    }
                    err_buf[err_i] = '\0';
#ifdef ENABLE_LOGGING
                    console_puts_serial(err_buf);
                    console_puts_serial("\n");
#endif
                    break;
                }
            } else if (ret == 0) {
                /* ret == 0 means no packet available */
                /* This is normal - continue checking in next iteration */
                /* But also check if pkt is non-NULL (shouldn't happen with ret==0, but be safe) */
                if (pkt != NULL) {
#ifdef ENABLE_LOGGING
                    console_puts_serial("[WARNING] ret==0 but pkt is not NULL, freeing packet\n");
#endif
                    uk_netbuf_free(pkt);
                    pkt = NULL;
                }
                break;
            } else {
                /* ret > 0 - check if we got a packet */
                /* The driver returns a status value - check if SUCCESS bit is set AND pkt is non-NULL */
                /* Both conditions must be true for a valid packet */
#ifdef ENABLE_LOGGING
                console_puts_serial("[DEBUG] ret > 0, checking packet: ret=");
                char ret_debug_buf[32];
                memset(ret_debug_buf, 0, sizeof(ret_debug_buf));
                uint32_t ret_debug_n = ret;
                int ret_debug_i = 0;
                if (ret_debug_n == 0) {
                    ret_debug_buf[ret_debug_i++] = '0';
                } else {
                    char tmp[32];
                    int j = 0;
                    while (ret_debug_n > 0) {
                        tmp[j++] = '0' + (ret_debug_n % 10);
                        ret_debug_n /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        ret_debug_buf[ret_debug_i++] = tmp[k];
                    }
                }
                ret_debug_buf[ret_debug_i] = '\0';
                console_puts_serial(ret_debug_buf);
                console_puts_serial(", SUCCESS bit=");
                console_puts_serial((ret & UK_NETDEV_STATUS_SUCCESS) ? "1" : "0");
                console_puts_serial(", pkt=");
                console_puts_serial(pkt != NULL ? "non-NULL" : "NULL");
                console_puts_serial("\n");
#endif
                
                /* Check if we have a packet - if pkt is non-NULL, we have a packet to process */
                /* The SUCCESS bit should be set, but check pkt directly as the source of truth */
                if (pkt != NULL) {
                    /* Packet received! */
                    packet_processed = 1;
#ifdef ENABLE_LOGGING
                    console_puts_serial("[RX] *** PACKET RECEIVED *** len=");
                    char len_buf[16];
                    memset(len_buf, 0, sizeof(len_buf));
                    uint32_t n = pkt->len;
                    int i = 0;
                    if (n == 0) {
                        len_buf[i++] = '0';
                    } else {
                        char tmp[16];
                        int j = 0;
                        while (n > 0) {
                            tmp[j++] = '0' + (n % 10);
                            n /= 10;
                        }
                        for (int k = j - 1; k >= 0; k--) {
                            len_buf[i++] = tmp[k];
                        }
                    }
                    len_buf[i] = '\0';
                    console_puts_serial(len_buf);
                    console_puts_serial("\n");
#endif
                    
                    /* Check protocol type and process accordingly */
                    int was_sent = 0;
                    if (pkt->len >= sizeof(struct eth_hdr)) {
                    struct eth_hdr *eth_check = (struct eth_hdr *)pkt->data;
                    uint16_t eth_type = ntohs(eth_check->type);
#ifdef ENABLE_LOGGING
                    console_puts_serial("[DEBUG] Packet ethertype: 0x");
                    char hex_buf[8];
                    memset(hex_buf, 0, sizeof(hex_buf));
                    uint32_t n = eth_type;
                    int i = 0;
                    if (n == 0) {
                        hex_buf[i++] = '0';
                    } else {
                        char tmp[8];
                        int j = 0;
                        while (n > 0) {
                            uint8_t digit = n & 0xF;
                            tmp[j++] = (digit < 10) ? ('0' + digit) : ('a' + digit - 10);
                            n >>= 4;
                        }
                        for (int k = j - 1; k >= 0; k--) {
                            hex_buf[i++] = tmp[k];
                        }
                    }
                    hex_buf[i] = '\0';
                    console_puts_serial(hex_buf);
                    console_puts_serial("\n");
#endif
                    
                    if (eth_type == ETH_TYPE_ARP) {
                        /* Handle ARP packets */
#ifdef ENABLE_LOGGING
                        console_puts_serial("[DEBUG] Processing as ARP packet\n");
#endif
                        was_sent = handle_arp_packet(pkt);
                        /* ARP handler manages packet ownership */
                        if (was_sent) {
#ifdef ENABLE_LOGGING
                            console_puts_serial("[DEBUG] ARP reply sent successfully\n");
#endif
                            continue; /* Don't free, handler took ownership */
                        } else {
#ifdef ENABLE_LOGGING
                            console_puts_serial("[DEBUG] ARP packet not handled, freeing\n");
#endif
                            uk_netbuf_free(pkt);
                            continue;
                        }
                    } else if (eth_type == ETH_TYPE_IP && pkt->len >= sizeof(struct eth_hdr) + sizeof(struct ip_hdr)) {
                        struct ip_hdr *ip_check = (struct ip_hdr *)(pkt->data + sizeof(struct eth_hdr));
#ifdef ENABLE_LOGGING
                        console_puts_serial("[DEBUG] IP protocol: ");
                        n = ip_check->protocol;
                        i = 0;
                        memset(hex_buf, 0, sizeof(hex_buf));
                        if (n == 0) {
                            hex_buf[i++] = '0';
                        } else {
                            char tmp[8];
                            int j = 0;
                            while (n > 0) {
                                uint8_t digit = n & 0xF;
                                tmp[j++] = (digit < 10) ? ('0' + digit) : ('a' + digit - 10);
                                n >>= 4;
                            }
                            for (int k = j - 1; k >= 0; k--) {
                                hex_buf[i++] = tmp[k];
                            }
                        }
                        hex_buf[i] = '\0';
                        console_puts_serial(hex_buf);
                        console_puts_serial(" (17=UDP, 6=TCP)\n");
#endif
                        
                        if (ip_check->protocol == IP_PROTO_UDP) {
                            /* Process UDP packet */
#ifdef ENABLE_LOGGING
                            console_puts_serial("[DEBUG] Processing as UDP packet\n");
#endif
                            was_sent = echo_udp_packet(pkt);
                        } else if (ip_check->protocol == IP_PROTO_TCP) {
                            /* Process TCP packet */
#ifdef ENABLE_LOGGING
                            console_puts_serial("[DEBUG] Processing as TCP packet\n");
#endif
                            was_sent = echo_tcp_packet(pkt);
                        } else {
#ifdef ENABLE_LOGGING
                            console_puts_serial("[DEBUG] Unknown IP protocol, ignoring\n");
#endif
                        }
                    } else {
#ifdef ENABLE_LOGGING
                        console_puts_serial("[DEBUG] Not an IP packet, ignoring\n");
#endif
                    }
                    } else {
#ifdef ENABLE_LOGGING
                        console_puts_serial("[DEBUG] Packet too short, ignoring\n");
#endif
                    }
                    
                    /* Only free if packet wasn't sent (driver takes ownership on successful send) */
                    if (!was_sent) {
#ifdef ENABLE_LOGGING
                        console_puts_serial("[DEBUG] Packet not echoed (not UDP/TCP port 8080 or error), freeing\n");
#endif
                        uk_netbuf_free(pkt);
                    } else {
#ifdef ENABLE_LOGGING
                        console_puts_serial("[DEBUG] Packet echoed successfully\n");
#endif
                    }
                    
                    /* Check if there might be more packets (UK_NETDEV_STATUS_MORE bit is 0x02) */
                    if (ret & UK_NETDEV_STATUS_MORE) {
                        /* Continue in inner loop to check for more packets */
                        continue;
                    } else {
                        /* No more packets, break inner loop */
                        break;
                    }
                } else {
                    /* ret > 0 but no packet received (no SUCCESS bit or pkt is NULL) */
                    /* This shouldn't happen, but handle it gracefully */
#ifdef ENABLE_LOGGING
                    console_puts_serial("[DEBUG] ret > 0 but no packet (ret=");
                    char ret_hex_buf[16];
                    memset(ret_hex_buf, 0, sizeof(ret_hex_buf));
                    uint32_t ret_hex = ret;
                    int ret_hex_i = 0;
                    if (ret_hex == 0) {
                        ret_hex_buf[ret_hex_i++] = '0';
                    } else {
                        char tmp[16];
                        int j = 0;
                        while (ret_hex > 0) {
                            uint8_t digit = ret_hex & 0xF;
                            tmp[j++] = (digit < 10) ? ('0' + digit) : ('a' + digit - 10);
                            ret_hex >>= 4;
                        }
                        for (int k = j - 1; k >= 0; k--) {
                            ret_hex_buf[ret_hex_i++] = tmp[k];
                        }
                    }
                    ret_hex_buf[ret_hex_i] = '\0';
                    console_puts_serial(ret_hex_buf);
                    console_puts_serial(", pkt=");
                    if (pkt) {
                        console_puts_serial("NOT_NULL)\n");
                    } else {
                        console_puts_serial("NULL)\n");
                    }
#endif
                    break;
                }
            }
            
            /* Re-enable interrupts after polling */
            uk_netdev_rxq_intr_enable(netdev, 0);
        }
        
        /* If no packet was processed, continue polling */
        if (!packet_processed) {
            poll_count++;
            /* Log periodically to show the loop is running */
#ifdef ENABLE_LOGGING
            if (poll_count % 10000 == 0) {
                console_puts_serial("[STATUS] Loop iteration ");
                char iter_buf[16];
                memset(iter_buf, 0, sizeof(iter_buf));
                uint32_t iter_n = loop_iterations;
                int iter_i = 0;
                if (iter_n == 0) {
                    iter_buf[iter_i++] = '0';
                } else {
                    char tmp[16];
                    int j = 0;
                    while (iter_n > 0) {
                        tmp[j++] = '0' + (iter_n % 10);
                        iter_n /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        iter_buf[iter_i++] = tmp[k];
                    }
                }
                iter_buf[iter_i] = '\0';
                console_puts_serial(iter_buf);
                console_puts_serial(", poll #");
                char poll_buf[16];
                memset(poll_buf, 0, sizeof(poll_buf));
                uint32_t poll_n = poll_count / 1000;
                int poll_i = 0;
                if (poll_n == 0) {
                    poll_buf[poll_i++] = '0';
                } else {
                    char tmp[16];
                    int j = 0;
                    while (poll_n > 0) {
                        tmp[j++] = '0' + (poll_n % 10);
                        poll_n /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        poll_buf[poll_i++] = tmp[k];
                    }
                }
                poll_buf[poll_i] = '\0';
                console_puts_serial(poll_buf);
                console_puts_serial(", interrupts: ");
                char int_buf[16];
                memset(int_buf, 0, sizeof(int_buf));
                uint32_t n = interrupt_count;
                int i = 0;
                if (n == 0) {
                    int_buf[i++] = '0';
                } else {
                    char tmp[16];
                    int j = 0;
                    while (n > 0) {
                        tmp[j++] = '0' + (n % 10);
                        n /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        int_buf[i++] = tmp[k];
                    }
                }
                int_buf[i] = '\0';
                console_puts_serial(int_buf);
                console_puts_serial(")\n");
            }
#endif
            /* No delay - callback-based approach, interrupts will notify us when packets arrive */
        }
    }
}'''

# src/app/pong.c
SRC_APP_PONG_C = r'''/* Pong Game for MiniKraft using VGA Graphics */

#include "../kernel/console.h"
#include "../kernel/vga.h"
#include "../kernel/keyboard.h"
#include "../kernel/mouse.h"
#include "../kernel/string.h"

/* Game constants */
#define PADDLE_WIDTH 4
#define PADDLE_HEIGHT 30
#define PADDLE_SPEED 2
#define BALL_SIZE 4
#define PADDLE_LEFT_X 10
#define PADDLE_RIGHT_X (VGA_WIDTH - 10 - PADDLE_WIDTH)
#define TIME_SCALE 0.1f

/* Game state */
typedef struct
{
    float left_paddle_y;      /* Use float for smooth movement with TIME_SCALE */
    float right_paddle_y;      /* Use float for smooth movement with TIME_SCALE */
    float ball_x;
    float ball_y;
    float ball_vel_x;
    float ball_vel_y;
    int left_score;
    int right_score;
    /* Previous positions for dirty rectangle tracking */
    int prev_left_paddle_y;
    int prev_right_paddle_y;
    int prev_ball_x;
    int prev_ball_y;
    int prev_left_score;
    int prev_right_score;
} game_state_t;

static game_state_t game;

/* Simple delay function */
static void delay (int count)
{
    for (volatile int i = 0; i < count; i++);
}

/* Initialize game state */
static void game_init (void)
{
    game.left_paddle_y = (VGA_HEIGHT - PADDLE_HEIGHT) / 2;
    game.right_paddle_y = (VGA_HEIGHT - PADDLE_HEIGHT) / 2;
    game.ball_x = VGA_WIDTH / 2;
    game.ball_y = VGA_HEIGHT / 2;
    game.ball_vel_x = 1.5f;
    game.ball_vel_y = 1;
    game.left_score = 0;
    game.right_score = 0;
    /* Initialize previous positions - use int conversion to match render */
    game.prev_left_paddle_y = (int) game.left_paddle_y;
    game.prev_right_paddle_y = (int) game.right_paddle_y;
    game.prev_ball_x = (int) game.ball_x;
    game.prev_ball_y = (int) game.ball_y;
    game.prev_left_score = 0;
    game.prev_right_score = 0;
}

/* Draw a number at position (x, y) */
static void draw_number (int x, int y, int number, unsigned char color)
{
    /* Simple 3x5 font for digits 0-9 */
    static const unsigned char digits[10][15] = {
        /* 0 */
        {1,1,1, 1,0,1, 1,0,1, 1,0,1, 1,1,1},
        /* 1 */
        {0,1,0, 1,1,0, 0,1,0, 0,1,0, 1,1,1},
        /* 2 */
        {1,1,1, 0,0,1, 1,1,1, 1,0,0, 1,1,1},
        /* 3 */
        {1,1,1, 0,0,1, 1,1,1, 0,0,1, 1,1,1},
        /* 4 */
        {1,0,1, 1,0,1, 1,1,1, 0,0,1, 0,0,1},
        /* 5 */
        {1,1,1, 1,0,0, 1,1,1, 0,0,1, 1,1,1},
        /* 6 */
        {1,1,1, 1,0,0, 1,1,1, 1,0,1, 1,1,1},
        /* 7 */
        {1,1,1, 0,0,1, 0,0,1, 0,0,1, 0,0,1},
        /* 8 */
        {1,1,1, 1,0,1, 1,1,1, 1,0,1, 1,1,1},
        /* 9 */
        {1,1,1, 1,0,1, 1,1,1, 0,0,1, 1,1,1}
    };
    
    if (number < 0 || number > 9)
        return;
    
    /* Clear the entire digit area first to remove any artifacts */
    vga_fill_rect (x, y, 3, 5, VGA_BLACK);
    
    /* Draw the digit using vga_fill_rect for each pixel */
    /* This uses the same reliable method as paddles and ball */
    const unsigned char *digit = digits[number];
    
    for (int dy = 0; dy < 5; dy ++)
        for (int dx = 0; dx < 3; dx ++)
            if (digit[dy * 3 + dx])
                /* Use vga_fill_rect for 1x1 pixel - same method that works for paddles/ball */
                vga_fill_rect(x + dx, y + dy, 1, 1, color);
}

/* Render the game - only redraws what changed */
static void game_render(void)
{
    int ball_x = (int) game.ball_x;
    int ball_y = (int) game.ball_y;
    
    /* Wait for vsync before drawing */
    vga_wait_vsync ();
    
    /* Convert paddle positions to int for comparison and rendering */
    int left_paddle_y_int = (int) game.left_paddle_y;
    int right_paddle_y_int = (int) game.right_paddle_y;
    
    /* Clear old ball position only if it moved */
    if (ball_x != game.prev_ball_x || ball_y != game.prev_ball_y)
        vga_fill_rect (game.prev_ball_x, game.prev_ball_y, BALL_SIZE, BALL_SIZE, VGA_BLACK);
    
    /* Clear old paddle positions if they moved */
    if (left_paddle_y_int != game.prev_left_paddle_y)
    {
        int old_y = game.prev_left_paddle_y;
        int new_y = left_paddle_y_int;
        if (old_y < new_y)
            /* Moved down - clear top */
            vga_fill_rect (PADDLE_LEFT_X, old_y, PADDLE_WIDTH, new_y - old_y, VGA_BLACK);
        else
            /* Moved up - clear bottom */
            vga_fill_rect (PADDLE_LEFT_X, new_y + PADDLE_HEIGHT, PADDLE_WIDTH, old_y - new_y, VGA_BLACK);
    }
    
    if (right_paddle_y_int != game.prev_right_paddle_y)
    {
        int old_y = game.prev_right_paddle_y;
        int new_y = right_paddle_y_int;
        if (old_y < new_y)
            /* Moved down - clear top */
            vga_fill_rect (PADDLE_RIGHT_X, old_y, PADDLE_WIDTH, new_y - old_y, VGA_BLACK);
        else
            /* Moved up - clear bottom */
            vga_fill_rect (PADDLE_RIGHT_X, new_y + PADDLE_HEIGHT, PADDLE_WIDTH, old_y - new_y, VGA_BLACK);
    }
    
    /* Always draw center line - it's static and small */
    for (int y = 0; y < VGA_HEIGHT; y += 10)
        vga_fill_rect (VGA_WIDTH / 2 - 1, y, 2, 5, VGA_DARK_GRAY);
    
    /* Draw paddles (convert float to int) */
    vga_fill_rect (PADDLE_LEFT_X, (int)game.left_paddle_y, PADDLE_WIDTH, PADDLE_HEIGHT, VGA_WHITE);
    vga_fill_rect (PADDLE_RIGHT_X, (int)game.right_paddle_y, PADDLE_WIDTH, PADDLE_HEIGHT, VGA_WHITE);
    
    /* Draw ball */
    vga_fill_rect (ball_x, ball_y, BALL_SIZE, BALL_SIZE, VGA_WHITE);
    
    /* Draw scores only if they changed to avoid flickering */
    if (game.left_score != game.prev_left_score)
    {
        /* Clear old score area */
        vga_fill_rect (50, 10, 4, 6, VGA_BLACK);
        /* Draw new score */
        draw_number (50, 10, game.left_score, VGA_WHITE);
        game.prev_left_score = game.left_score;
    }
    
    if (game.right_score != game.prev_right_score)
    {
        /* Clear old score area */
        vga_fill_rect (VGA_WIDTH - 54, 10, 4, 6, VGA_BLACK);
        /* Draw new score */
        draw_number (VGA_WIDTH - 54, 10, game.right_score, VGA_WHITE);
        game.prev_right_score = game.right_score;
    }
    
    /* Update previous positions */
    game.prev_left_paddle_y = left_paddle_y_int;
    game.prev_right_paddle_y = right_paddle_y_int;
    game.prev_ball_x = ball_x;
    game.prev_ball_y = ball_y;
    
    /* Draw test pixel at (100, 100) - your original blue pixel location */
    /* Using light blue for better visibility */
    vga_fill_rect (100, 100, 3, 3, VGA_LIGHT_BLUE);
}

/* Update game logic */
static void game_update(void)
{
    mouse_state_t mouse;
    
    /* Process all keyboard input first (drain the buffer) */
    /* This ensures all keys are detected even if called multiple times */
    keyboard_is_key_pressed (0);  /* Process buffer, ignore return value */
    
    /* Update mouse state */
    mouse_update ();
    mouse_get_state (&mouse);
    
    /* Handle mouse input for left paddle (mouse Y position) */
    if (mouse.y >= 0 && mouse.y < VGA_HEIGHT) {
        /* Set paddle position based on mouse Y, with paddle centered on mouse */
        float target_y = (float)mouse.y - (PADDLE_HEIGHT / 2.0f);
        if (target_y < 0.0f) target_y = 0.0f;
        if (target_y > (float)(VGA_HEIGHT - PADDLE_HEIGHT)) {
            target_y = (float)(VGA_HEIGHT - PADDLE_HEIGHT);
        }
        game.left_paddle_y = target_y;
    }
    
    /* Fallback: Handle keyboard input for left paddle (W/S keys) if mouse not available */
    if (keyboard_is_key_pressed(KEY_W) && game.left_paddle_y > 0.0f)
    {
        game.left_paddle_y -= PADDLE_SPEED * TIME_SCALE;
        if (game.left_paddle_y < 0.0f)
            game.left_paddle_y = 0.0f;
    }
    if (keyboard_is_key_pressed(KEY_S) && game.left_paddle_y < (float)(VGA_HEIGHT - PADDLE_HEIGHT)) {
        game.left_paddle_y += PADDLE_SPEED * TIME_SCALE;
        if (game.left_paddle_y > (float)(VGA_HEIGHT - PADDLE_HEIGHT)) {
            game.left_paddle_y = (float)(VGA_HEIGHT - PADDLE_HEIGHT);
        }
    }
    
    /* Handle keyboard input for right paddle (Up/Down arrows) */
    if (keyboard_is_key_pressed(KEY_UP) && game.right_paddle_y > 0.0f) {
        game.right_paddle_y -= PADDLE_SPEED * TIME_SCALE;
        if (game.right_paddle_y < 0.0f) game.right_paddle_y = 0.0f;
    }
    if (keyboard_is_key_pressed(KEY_DOWN) && game.right_paddle_y < (float)(VGA_HEIGHT - PADDLE_HEIGHT)) {
        game.right_paddle_y += PADDLE_SPEED * TIME_SCALE;
        if (game.right_paddle_y > (float)(VGA_HEIGHT - PADDLE_HEIGHT)) {
            game.right_paddle_y = (float)(VGA_HEIGHT - PADDLE_HEIGHT);
        }
    }
    
    /* Update ball position */
    game.ball_x += game.ball_vel_x * TIME_SCALE;
    game.ball_y += game.ball_vel_y * TIME_SCALE;
    
    /* Ball collision with top/bottom walls */
    if (game.ball_y <= 0 || game.ball_y >= VGA_HEIGHT - BALL_SIZE) {
        game.ball_vel_y = -game.ball_vel_y;
        if (game.ball_y < 0) game.ball_y = 0;
        if (game.ball_y > VGA_HEIGHT - BALL_SIZE) game.ball_y = VGA_HEIGHT - BALL_SIZE;
    }
    
    /* Ball collision with left paddle */
    if (game.ball_x <= PADDLE_LEFT_X + PADDLE_WIDTH &&
        game.ball_x >= PADDLE_LEFT_X - BALL_SIZE &&
        game.ball_y + BALL_SIZE >= game.left_paddle_y &&
        game.ball_y <= game.left_paddle_y + PADDLE_HEIGHT) {
        game.ball_vel_x = -game.ball_vel_x;
        game.ball_x = PADDLE_LEFT_X + PADDLE_WIDTH;
        /* Add some spin based on where ball hits paddle */
        float hit_pos = (game.ball_y + BALL_SIZE/2 - game.left_paddle_y) / (float)PADDLE_HEIGHT;
        game.ball_vel_y = (hit_pos - 0.5f) * 2.0f;
    }
    
    /* Ball collision with right paddle */
    if (game.ball_x + BALL_SIZE >= PADDLE_RIGHT_X &&
        game.ball_x <= PADDLE_RIGHT_X + PADDLE_WIDTH &&
        game.ball_y + BALL_SIZE >= game.right_paddle_y &&
        game.ball_y <= game.right_paddle_y + PADDLE_HEIGHT) {
        game.ball_vel_x = -game.ball_vel_x;
        game.ball_x = PADDLE_RIGHT_X - BALL_SIZE;
        /* Add some spin based on where ball hits paddle */
        float hit_pos = (game.ball_y + BALL_SIZE/2 - game.right_paddle_y) / (float)PADDLE_HEIGHT;
        game.ball_vel_y = (hit_pos - 0.5f) * 2.0f;
    }
    
    /* Ball out of bounds - score */
    if (game.ball_x < 0) {
        game.right_score++;
        game.ball_x = VGA_WIDTH / 2;
        game.ball_y = VGA_HEIGHT / 2;
        game.ball_vel_x = 1.5f;
        game.ball_vel_y = 1.0f;
    }
    if (game.ball_x > VGA_WIDTH) {
        game.left_score++;
        game.ball_x = VGA_WIDTH / 2;
        game.ball_y = VGA_HEIGHT / 2;
        game.ball_vel_x = -1.5f;
        game.ball_vel_y = 1.0f;
    }
}

// void app_main(void) {
void pong_main(void) {
#ifdef ENABLE_LOGGING
    console_puts_serial("\n");
    console_puts_serial("========================================\n");
    console_puts_serial("MiniKraft Pong Game\n");
    console_puts_serial("========================================\n\n");
    console_puts_serial("Initializing VGA graphics...\n");
#endif
    
    /* Initialize VGA graphics */
    vga_init();
    
#ifdef ENABLE_LOGGING
    console_puts_serial("Initializing keyboard...\n");
#endif
    
    /* Initialize keyboard */
    keyboard_init();
    
#ifdef ENABLE_LOGGING
    console_puts_serial("Initializing mouse...\n");
#endif
    
    /* Initialize mouse */
    mouse_init();
    
#ifdef ENABLE_LOGGING
    console_puts_serial("Starting game...\n");
    console_puts_serial("Controls:\n");
    console_puts_serial("  Left player: Mouse Y position (or W/S keys)\n");
    console_puts_serial("  Right player: Up arrow (up), Down arrow (down)\n");
    console_puts_serial("  ESC to exit (if implemented)\n\n");
#endif
    
    /* Initialize game */
    game_init();
    
    /* Wait a moment for VGA to stabilize */
    delay(100000);
    
    /* Wait for vsync before initial render */
    vga_wait_vsync();
    
    /* Initial render - draw everything */
    vga_clear(VGA_BLACK);
    
    /* Draw a test pattern first to verify coordinates */
    /* Draw border around entire screen */
    vga_fill_rect(0, 0, VGA_WIDTH, 2, VGA_WHITE);  /* Top border */
    vga_fill_rect(0, VGA_HEIGHT - 2, VGA_WIDTH, 2, VGA_WHITE);  /* Bottom border */
    vga_fill_rect(0, 0, 2, VGA_HEIGHT, VGA_WHITE);  /* Left border */
    vga_fill_rect(VGA_WIDTH - 2, 0, 2, VGA_HEIGHT, VGA_WHITE);  /* Right border */
    
    /* Draw center line */
    for (int y = 0; y < VGA_HEIGHT; y += 10) {
        vga_fill_rect(VGA_WIDTH / 2 - 1, y, 2, 5, VGA_DARK_GRAY);
    }
    
    /* Draw paddles (convert float to int) */
    int left_paddle_y = (int)game.left_paddle_y;
    int right_paddle_y = (int)game.right_paddle_y;
    vga_fill_rect(PADDLE_LEFT_X, left_paddle_y, PADDLE_WIDTH, PADDLE_HEIGHT, VGA_WHITE);
    vga_fill_rect(PADDLE_RIGHT_X, right_paddle_y, PADDLE_WIDTH, PADDLE_HEIGHT, VGA_WHITE);
    
    /* Draw ball */
    int ball_x = (int)game.ball_x;
    int ball_y = (int)game.ball_y;
    vga_fill_rect(ball_x, ball_y, BALL_SIZE, BALL_SIZE, VGA_WHITE);
    
    /* Draw scores */
    draw_number(50, 10, game.left_score, VGA_WHITE);
    draw_number(VGA_WIDTH - 54, 10, game.right_score, VGA_WHITE);
    
    /* Draw test pixel at (100, 100) - your original blue pixel location */
    /* Using light blue for better visibility */
    vga_fill_rect (100, 100, 3, 3, VGA_LIGHT_BLUE);
    
    /* Wait a bit to ensure initial render is complete */
    delay(50000);
    
    /* Game loop */
    while (1) {
        /* Update game state */
        game_update();
        
        /* Render game (only what changed) */
        game_render();
        
        /* Small delay for frame rate limiting */
        delay(10000);
        
        /* Check for ESC key to exit (optional) */
        if (keyboard_is_key_pressed(KEY_ESC)) {
            break;
        }
    }
    
#ifdef ENABLE_LOGGING
    console_puts_serial("Game ended.\n");
#endif
}'''

# src/boot/boot.S
SRC_BOOT_BOOT_S = r'''/* Minimal entry point for x86_64 unikernel */
/* Multiboot-compatible header */

.section .multiboot
.align 4
multiboot_header:
    .long 0x1BADB002              /* Magic */
    .long 0x00000000              /* Flags */
    .long -(0x1BADB002 + 0x00000000)  /* Checksum */

.section .text
.global _start
.code32

_start:
    /* Set up stack */
    mov $stack_top, %esp
    
    /* Clear direction flag */
    cld
    
    /* Note: Can't use BIOS interrupts in protected mode */
    /* VGA mode will be set by kernel via register writes */
    
    /* Simple serial output test - try to output '!' to COM1 */
    /* Assume serial might already be initialized by BIOS */
    /* Add timeout to prevent infinite hang if serial port doesn't exist */
    mov $1000, %ecx  /* Timeout counter */
    mov $0x3F8, %dx
    add $5, %dx  /* Line status register (0x3FD) */
    
    /* Wait for transmitter ready with timeout */
serial_wait:
    inb %dx, %al
    test $0x20, %al  /* Bit 5 = Transmit Holding Register Empty */
    jnz serial_ready
    dec %ecx
    jnz serial_wait
    jmp skip_serial  /* Skip serial output if timeout */
    
serial_ready:
    /* Output character */
    mov $0x3F8, %dx  /* Data register */
    mov $'!', %al
    outb %al, %dx
    
    /* Output newline with timeout */
    mov $1000, %ecx
    mov $0x3F8, %dx
    add $5, %dx
serial_wait2:
    inb %dx, %al
    test $0x20, %al
    jnz serial_ready2
    dec %ecx
    jnz serial_wait2
    jmp skip_serial
    
serial_ready2:
    mov $0x3F8, %dx
    mov $'\n', %al
    outb %al, %dx
    
skip_serial:
    
    /* Call kernel main */
    /* Note: If we get here, boot.S executed successfully */
    call kernel_main
    
    /* Halt if kernel returns */
halt_loop:
    cli
    hlt
    jmp halt_loop

.section .bss
.align 16
stack_bottom:
    .skip 16384  /* 16KB stack */
stack_top:

'''

# src/boot/pvh.S
SRC_BOOT_PVH_S = r'''/* PVH (Para-Virtualized Hardware) ELF Note for QEMU
 * This allows QEMU to boot the kernel directly with -kernel option
 * Format: XEN_ELFNOTE_PHYS32_ENTRY (type 18)
 */

.section .note.pvh, "a", @note
.align 4
    .long 4              /* n_namesz: Size of name field (4 for "Xen\0") */
    .long 4              /* n_descsz: Size of description field (4 bytes for 32-bit address) */
    .long 18             /* n_type: XEN_ELFNOTE_PHYS32_ENTRY */
    .asciz "Xen"         /* n_name: "Xen" null-terminated */
    .align 4
    .long _start         /* n_desc: 32-bit physical entry point address */

'''

# src/drivers/virtio-net/virtio_net.c
SRC_DRIVERS_VIRTIO_NET_VIRTIO_NET_C = r'''/*
 * Authors: Dan Williams
 *          Martin Lucina
 *          Ricardo Koller
 *          Razvan Cojocaru <razvan.cojocaru93@gmail.com>
 *          Sharan Santhanam
 *
 * Copyright (c) 2015-2017 IBM
 * Copyright (c) 2016-2017 Docker, Inc.
 * Copyright (c) 2018, NEC Europe Ltd., NEC Corporation
 *
 * Permission to use, copy, modify, and/or distribute this software
 * for any purpose with or without fee is hereby granted, provided
 * that the above copyright notice and this permission notice appear
 * in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
 * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
 * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR
 * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS
 * OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT,
 * NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
 * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#include "../../include/uk/errno.h"
#include "../../kernel/memory.h"
#include "../../kernel/string.h"
#include "../../include/uk/print.h"
#include "../../kernel/console.h"
#include "../../include/uk/assert.h"
#include "../../include/uk/bitops.h"
#include "../../include/uk/essentials.h"
#include "../../include/uk/sglist.h"
#include "../../include/uk/arch/types.h"
#include "../../include/uk/arch/limits.h"
#include "../../include/uk/netbuf.h"
#include "../../include/uk/netdev.h"
#include "../../include/uk/netdev_core.h"
#include "../../include/uk/netdev_driver.h"
#include "../../include/virtio/virtio_bus.h"
#include "../../include/virtio/virtqueue.h"
#include "../../include/virtio/virtio_net.h"

#define DRIVER_NAME	"virtio-net"

/* VIRTIO_PKT_BUFFER_LEN = VIRTIO_NET_HDR + ETH_HDR + ETH_PKT_PAYLOAD_LEN */
#define VIRTIO_PKT_BUFFER_LEN(_vndev)				\
	((UK_ETH_PAYLOAD_MAXLEN) + (UK_ETH_HDR_UNTAGGED_LEN) +	\
	 (__sz)virtio_net_hdr_size(_vndev))

#define VIRTIO_PKT_BUFFER_ALIGN			2048

#define VTNET_HDR_SIZE_PADDED(_vndev)			\
	(ALIGN_UP((__sz)virtio_net_hdr_size(_vndev), 4) + 4)

#define  VTNET_INTR_EN				UK_BIT(0)
#define  VTNET_INTR_EN_MASK			0x01
#define  VTNET_INTR_USR_EN			UK_BIT(1)
#define  VTNET_INTR_USR_EN_MASK			0x02

#define NET_MAX_FRAGMENTS    ((__U16_MAX >> __PAGE_SHIFT) + 2)

#define to_virtionetdev(ndev) \
	__containerof(ndev, struct virtio_net_device, netdev)

typedef enum {
	VNET_RX,
	VNET_TX,
} virtq_type_t;

struct uk_netdev_tx_queue {
	struct virtqueue *vq;
	__u16 hwvq_id;
	__u16 lqueue_id;
	__u16 max_nb_desc;
	__u16 nb_desc;
	__u8 intr_enabled;
	struct uk_netdev *ndev;
	struct uk_sglist sg;
	struct uk_sglist_seg sgsegs[NET_MAX_FRAGMENTS];
};

struct uk_netdev_rx_queue {
	struct virtqueue *vq;
	__u16 hwvq_id;
	__u16 lqueue_id;
	__u16 max_nb_desc;
	__u16 nb_desc;
	__u8 intr_enabled;
	uk_netdev_alloc_rxpkts alloc_rxpkts;
	void *alloc_rxpkts_argp;
	struct uk_netdev *ndev;
	struct uk_sglist sg;
	struct uk_sglist_seg sgsegs[NET_MAX_FRAGMENTS];
};

struct virtio_net_device {
	struct virtio_dev *vdev;
	struct virtqueue *vq;
	struct uk_netdev netdev;
	__u16 max_vqueue_pairs;
	__u16    rx_vqueue_cnt;
	struct   uk_netdev_rx_queue *rxqs;
	__u16    tx_vqueue_cnt;
	struct   uk_netdev_tx_queue *txqs;
	__u16 uid;
	__u16 max_mtu;
	__u16 mtu;
	struct uk_hwaddr hw_addr;
	__u8 state;
	__u8 promisc : 1;
#define VIRTIO_NET_BUF_DESCR_COUNT_INLINE		1
#define VIRTIO_NET_BUF_DESCR_COUNT_SEPARATE		2
	__u8 buf_descr_count: 2;
};

static int virtio_net_drv_init(struct uk_alloc *drv_allocator);
static int virtio_net_add_dev(struct virtio_dev *vdev);
static void virtio_net_info_get(struct uk_netdev *dev,
				struct uk_netdev_info *dev_info);
static int virtio_netdev_configure(struct uk_netdev *n,
				   const struct uk_netdev_conf *conf);
static int virtio_netdev_rxtx_alloc(struct virtio_net_device *vndev,
				    const struct uk_netdev_conf *conf);
static int virtio_netdev_probe(struct uk_netdev *n);
static int virtio_netdev_feature_negotiate(struct uk_netdev *n,
					   const struct uk_netdev_conf *conf);
static struct uk_netdev_tx_queue *virtio_netdev_tx_queue_setup(
					struct uk_netdev *n, __u16 queue_id,
					__u16 nb_desc,
					struct uk_netdev_txqueue_conf *conf);
static int virtio_netdev_vqueue_setup(struct virtio_net_device *vndev,
				      __u16 queue_id, __u16 nr_desc,
				      virtq_type_t queue_type,
				      struct uk_alloc *a);
static struct uk_netdev_rx_queue *virtio_netdev_rx_queue_setup(
					struct uk_netdev *n,
					__u16 queue_id, __u16 nb_desc,
					struct uk_netdev_rxqueue_conf *conf);
static int virtio_net_rx_intr_disable(struct uk_netdev *n,
				      struct uk_netdev_rx_queue *queue);
static int virtio_net_rx_intr_enable(struct uk_netdev *n,
				     struct uk_netdev_rx_queue *queue);
static void virtio_netdev_xmit_free(struct uk_netdev_tx_queue *txq);
static int virtio_netdev_xmit(struct uk_netdev *dev,
			      struct uk_netdev_tx_queue *queue,
			      struct uk_netbuf *pkt);
static int virtio_netdev_recv(struct uk_netdev *dev,
			      struct uk_netdev_rx_queue *queue,
			      struct uk_netbuf **pkt);
static const struct uk_hwaddr *virtio_net_mac_get(struct uk_netdev *n);
static __u16 virtio_net_mtu_get(struct uk_netdev *n);
static unsigned virtio_net_promisc_get(struct uk_netdev *n);
static int virtio_netdev_rxq_info_get(struct uk_netdev *dev, __u16 queue_id,
				      struct uk_netdev_queue_info *qinfo);
static int virtio_netdev_txq_info_get(struct uk_netdev *dev, __u16 queue_id,
				      struct uk_netdev_queue_info *qinfo);
static int virtio_netdev_rxq_dequeue(struct virtio_net_device *vndev,
				     struct uk_netdev_rx_queue *rxq,
				     struct uk_netbuf **netbuf);
static int virtio_netdev_rxq_enqueue(struct virtio_net_device *vndev,
				     struct uk_netdev_rx_queue *rxq,
				     struct uk_netbuf *netbuf);
static int virtio_netdev_recv_done(struct virtqueue *vq, void *priv);
static int virtio_netdev_rx_fillup(struct virtio_net_device *vndev,
				   struct uk_netdev_rx_queue *rxq,
				   __u16 num, int notify);

static const char *drv_name = DRIVER_NAME;
static struct uk_alloc *a;

static inline __u16 virtio_net_hdr_size(struct virtio_net_device *vndev)
{
	__u16 hdr_size;

	if (!(vndev->vdev->features & (1ULL << VIRTIO_F_VERSION_1))) {
		hdr_size = 10;
		if (vndev->vdev->features & (1ULL << VIRTIO_NET_F_MRG_RXBUF))
			hdr_size += 2;
		return hdr_size;
	}

	hdr_size = sizeof(struct virtio_net_hdr);
	if (!(vndev->vdev->features & (1ULL << VIRTIO_NET_F_HASH_REPORT)))
		hdr_size -= 8;

	return hdr_size;
}

static int virtio_netdev_recv_done(struct virtqueue *vq, void *priv)
{
	struct uk_netdev_rx_queue *rxq = NULL;

	UK_ASSERT(vq && priv);

	rxq = (struct uk_netdev_rx_queue *) priv;

	virtqueue_intr_disable(vq);
	rxq->intr_enabled &= ~(VTNET_INTR_EN);

	uk_netdev_drv_rx_event(rxq->ndev, rxq->lqueue_id);
	return 1;
}

static void virtio_netdev_xmit_free(struct uk_netdev_tx_queue *txq)
{
	struct uk_netbuf *pkt = NULL;
	int cnt = 0;
	int rc;
	int had_space_before = !virtqueue_is_full(txq->vq);

	for (;;) {
		rc = virtqueue_buffer_dequeue(txq->vq, (void **) &pkt, NULL);
		if (rc < 0)
			break;

		UK_ASSERT(pkt);

		uk_netbuf_free(pkt);
		cnt++;
	}
#ifdef ENABLE_LOGGING
	uk_pr_debug("Free %"__PRIu16" descriptors\n", cnt);
#endif
	
	/* Notify if space became available */
	/* Notify if we freed any packets and queue is no longer full */
	/* This ensures callbacks are triggered when space becomes available */
	if (cnt > 0 && !virtqueue_is_full(txq->vq)) {
#ifdef ENABLE_LOGGING
		uk_pr_debug("[VNET] TX completions: freed %d packets, queue no longer full, notifying callback\n", cnt);
#endif
		uk_netdev_drv_tx_space_available(txq->ndev, txq->lqueue_id);
	} else if (cnt > 0) {
		/* Freed packets but queue still full - don't notify yet */
#ifdef ENABLE_LOGGING
		uk_pr_debug("[VNET] TX completions: freed %d packets, but queue still full\n", cnt);
#endif
	}
}

#define RX_FILLUP_BATCHLEN 64

static int virtio_netdev_rx_fillup(struct virtio_net_device *vndev,
				   struct uk_netdev_rx_queue *rxq,
				   __u16 nb_desc, int notify)
{
	struct uk_netbuf *netbuf[RX_FILLUP_BATCHLEN];
	int rc = 0;
	int status = 0x0;
	__u16 i, j;
	__u16 req;
	__u16 cnt = 0;
	__u16 filled = 0;

	UK_ASSERT(POWER_OF_2(vndev->buf_descr_count));
	
	/* CRITICAL: Get actual queue size from virtqueue structure */
	/* The virtqueue may have been created with a different size than rxq->nb_desc */
	/* Use containerof pattern to access virtqueue_vring (same as used elsewhere in this file) */
	/* struct virtqueue_vring layout: vq, vring, vring_mem, desc_avail, ... */
	struct virtqueue_vring_local {
		struct virtqueue vq;
		struct vring vring;
		void *vring_mem;  /* Must match actual struct layout */
		__u16 desc_avail;
	};
	struct virtqueue_vring_local *vrq_check = __containerof(rxq->vq, struct virtqueue_vring_local, vq);
	if (!vrq_check) {
#ifdef ENABLE_LOGGING
		uk_pr_err("[VNET] rx_fillup: CRITICAL - Cannot access virtqueue_vring for queue %u! Containerof failed!\n",
			  rxq->lqueue_id);
#endif
		status |= UK_NETDEV_STATUS_UNDERRUN;
		goto out;
	}
	__u16 actual_queue_size = vrq_check->vring.num;
	__u16 desc_avail_check = vrq_check->desc_avail;
	
#ifdef ENABLE_LOGGING
	console_printf("[VNET] rx_fillup: queue %u: requested nb_desc=%u, actual queue size=%u, desc_avail=%u, buf_descr_count=%u, vring.desc=%p\n",
		       rxq->lqueue_id, nb_desc, actual_queue_size, desc_avail_check, vndev->buf_descr_count, vrq_check->vring.desc);
	uk_pr_info("[VNET] rx_fillup: queue %u: requested nb_desc=%u, actual queue size=%u, desc_avail=%u, buf_descr_count=%u\n",
		   rxq->lqueue_id, nb_desc, actual_queue_size, desc_avail_check, vndev->buf_descr_count);
#endif
	
	/* Use the actual queue size, not the requested nb_desc, to avoid issues */
	if (nb_desc > actual_queue_size) {
#ifdef ENABLE_LOGGING
		uk_pr_warn("[VNET] rx_fillup: Requested %u descriptors but queue only has %u, using %u\n",
			   nb_desc, actual_queue_size, actual_queue_size);
#endif
		nb_desc = actual_queue_size;
	}
	
	nb_desc = ALIGN_DOWN(nb_desc, vndev->buf_descr_count);
	
	if (nb_desc == 0) {
#ifdef ENABLE_LOGGING
		uk_pr_err("[VNET] rx_fillup: nb_desc is 0 after alignment! Cannot fill buffers!\n");
#endif
		status |= UK_NETDEV_STATUS_UNDERRUN;
		goto out;
	}
	
#ifdef ENABLE_LOGGING
	console_printf("[VNET] rx_fillup: Starting fillup: nb_desc=%u (aligned), desc_avail=%u, actual_queue_size=%u\n",
		       nb_desc, desc_avail_check, actual_queue_size);
	uk_pr_info("[VNET] rx_fillup: Starting fillup: nb_desc=%u (aligned), desc_avail=%u, actual_queue_size=%u\n",
		   nb_desc, desc_avail_check, actual_queue_size);
#endif
	
	/* CRITICAL: If desc_avail is 0 but we haven't filled anything yet, something is wrong */
	/* desc_avail should equal actual_queue_size when the queue is empty */
	if (desc_avail_check == 0 && actual_queue_size > 0) {
#ifdef ENABLE_LOGGING
		console_printf("[VNET] rx_fillup: WARNING - desc_avail is 0 but queue size is %u! Queue may not be initialized correctly!\n",
			       actual_queue_size);
		uk_pr_warn("[VNET] rx_fillup: WARNING - desc_avail is 0 but queue size is %u! Queue may not be initialized correctly!\n",
			   actual_queue_size);
#endif
		/* Try to continue anyway - maybe desc_avail will be updated during enqueue */
	}
	
	while (filled < nb_desc) {
		req = MIN(nb_desc / vndev->buf_descr_count, RX_FILLUP_BATCHLEN);
#ifdef ENABLE_LOGGING
		console_printf("[VNET] rx_fillup: Attempting to allocate %u buffers (req=%u, filled=%u/%u, desc_avail=%u)\n",
			       req, req, filled, nb_desc, vrq_check ? vrq_check->desc_avail : 0xFFFF);
		uk_pr_info("[VNET] rx_fillup: Attempting to allocate %u buffers (req=%u, filled=%u/%u)\n",
			   req, req, filled, nb_desc);
#endif
		cnt = rxq->alloc_rxpkts(rxq->alloc_rxpkts_argp, netbuf, req);
#ifdef ENABLE_LOGGING
		console_printf("[VNET] rx_fillup: Allocated %u buffers (requested %u)\n", cnt, req);
		uk_pr_info("[VNET] rx_fillup: Allocated %u buffers (requested %u)\n", cnt, req);
#endif
		
		if (cnt == 0) {
#ifdef ENABLE_LOGGING
			uk_pr_warn("[VNET] rx_fillup: alloc_rxpkts returned 0 buffers! Out of memory?\n");
#endif
			status |= UK_NETDEV_STATUS_UNDERRUN;
			goto out;
		}
		
		for (i = 0; i < cnt; i++) {
#ifdef ENABLE_LOGGING
			uk_pr_debug("Enqueue netbuf %"PRIu16"/%"PRIu16" (%p) to virtqueue %p...\n",
				    i + 1, cnt, netbuf[i], rxq);
#endif
			
			/* Check desc_avail before enqueue */
			__u16 desc_avail_before_enq = vrq_check ? vrq_check->desc_avail : 0xFFFF;
			
			rc = virtio_netdev_rxq_enqueue(vndev, rxq, netbuf[i]);
			
			/* Check desc_avail after enqueue */
			__u16 desc_avail_after_enq = vrq_check ? vrq_check->desc_avail : 0xFFFF;
			
			if (unlikely(rc < 0)) {
#ifdef ENABLE_LOGGING
				console_printf("[VNET] rx_fillup: Failed to enqueue buffer %u/%u: %d (filled so far: %u, desc_avail before=%u, after=%u)\n",
					       i, cnt, rc, filled, desc_avail_before_enq, desc_avail_after_enq);
				uk_pr_err("[VNET] rx_fillup: Failed to enqueue buffer %u/%u: %d (filled so far: %u, desc_avail before=%u, after=%u)\n",
					  i, cnt, rc, filled, desc_avail_before_enq, desc_avail_after_enq);
#endif

				for (j = i; j < cnt; j++)
					uk_netbuf_free(netbuf[j]);
				status |= UK_NETDEV_STATUS_UNDERRUN;
				goto out;
			}
			
#ifdef ENABLE_LOGGING
			console_printf("[VNET] rx_fillup: Enqueued buffer %u/%u successfully (desc_avail: %u -> %u)\n",
				       i + 1, cnt, desc_avail_before_enq, desc_avail_after_enq);
			uk_pr_info("[VNET] rx_fillup: Enqueued buffer %u/%u successfully (desc_avail: %u -> %u)\n",
				   i + 1, cnt, desc_avail_before_enq, desc_avail_after_enq);
#endif
			
			filled += vndev->buf_descr_count;
		}

		if (unlikely(cnt < req)) {
#ifdef ENABLE_LOGGING
			uk_pr_debug("[VNET] rx_fillup: Incomplete allocation: got %u, requested %u\n", cnt, req);
#endif
			status |= UK_NETDEV_STATUS_UNDERRUN;
			goto out;
		}
	}

out:
	/* Re-read desc_avail after filling to verify it was updated correctly */
	if (vrq_check) {
		__u16 desc_avail_after = vrq_check->desc_avail;
#ifdef ENABLE_LOGGING
	console_printf("[VNET] rx_fillup: Filled %u buffers to queue %u (status=0x%x, filled=%u, nb_desc=%u, desc_avail before=%u, after=%u)\n",
		       filled / vndev->buf_descr_count, rxq->lqueue_id, status, filled, nb_desc, desc_avail_check, desc_avail_after);
#endif
	} else {
#ifdef ENABLE_LOGGING
		uk_pr_info("[VNET] rx_fillup: Filled %"PRIu16" buffers to queue %u (status=0x%x, filled=%u, nb_desc=%u)\n",
			    filled / vndev->buf_descr_count, rxq->lqueue_id, status, filled, nb_desc);
#endif
	}

	/* CRITICAL: If notify was requested, send notification AFTER all buffers are filled */
	/* According to virtio spec, we must ensure all available ring updates are visible */
	/* before notifying QEMU. This prevents QEMU from seeing partial state */
	if (notify && filled > 0) {
		/* Flush available ring to ensure all updates are visible to QEMU */
		virtqueue_flush_avail_idx(rxq->vq);
		
		/* Memory barrier to ensure flush completes before reading index */
		asm volatile("mfence" ::: "memory");
		
		/* Read actual available index after filling */
		/* Use container_of to access virtqueue_vring from virtqueue */
		struct virtqueue_vring_local {
			struct virtqueue vq;
			struct vring vring;
		};
		struct virtqueue_vring_local *vrq = __containerof(rxq->vq, struct virtqueue_vring_local, vq);
		volatile __u16 *avail_idx_ptr = (volatile __u16 *)&vrq->vring.avail->idx;
		__u16 actual_avail_idx = *avail_idx_ptr;
		
		/* Calculate expected available index: current index + number of buffers filled */
		/* Each buffer increments the available index by 1 */
		__u16 buffers_filled = filled / vndev->buf_descr_count;
		__u16 expected_avail_idx = actual_avail_idx; /* After flush, this should be the new value */
		
#ifdef ENABLE_LOGGING
		console_printf("[VNET] rx_fillup: Pre-notify check (queue %u, filled=%u buffers, actual_avail_idx=%u)\n",
			       rxq->lqueue_id, buffers_filled, actual_avail_idx);
#endif
		
		/* Final flush right before notification to ensure index is visible */
		virtqueue_flush_avail_idx(rxq->vq);
		asm volatile("mfence" ::: "memory");
		
		/* CRITICAL: For legacy PCI, verify queue is still enabled before sending notification */
		/* QEMU checks if queue is enabled when it receives notification, so it must be enabled */
		/* We don't need to re-write the PFN - it should already be set from registration */
		/* But we should verify it's still set, as some QEMU versions may clear it */
		extern uint32_t virtio_pci_legacy_base;
		extern int virtio_device_mode;
		if (virtio_device_mode == 1 && virtio_pci_legacy_base != 0) {
			__u16 hw_queue_id = rxq->hwvq_id;
			
			/* Select queue */
			virtio_pci_legacy_write16(VIRTIO_PCI_QUEUE_SEL, hw_queue_id);
			asm volatile("mfence" ::: "memory");
			
			/* Memory barrier ensures write is visible - no delay needed (callback-based) */
			asm volatile("mfence" ::: "memory");
			
			/* Verify queue is still enabled (PFN should be non-zero) */
			uint32_t pfn_check_notify = virtio_pci_legacy_read32(VIRTIO_PCI_QUEUE_PFN);
			if (pfn_check_notify == 0) {
#ifdef ENABLE_LOGGING
				uk_pr_warn("[VNET] rx_fillup: Queue %u PFN is 0! Re-enabling queue...\n", hw_queue_id);
#endif
				
				/* Get descriptor address and calculate PFN */
				struct virtqueue_vring_local {
					struct virtqueue vq;
					struct vring vring;
				};
				struct virtqueue_vring_local *vrq_notify = __containerof(rxq->vq, struct virtqueue_vring_local, vq);
				uintptr_t desc_phys_notify = (uintptr_t)vrq_notify->vring.desc;
				uint32_t pfn_notify = desc_phys_notify >> 12;
				
				/* Re-enable queue by writing PFN */
				virtio_pci_legacy_write32(VIRTIO_PCI_QUEUE_PFN, pfn_notify);
				asm volatile("mfence" ::: "memory");
				
				/* Memory barrier ensures write is visible - no delay needed (callback-based) */
				asm volatile("mfence" ::: "memory");
				
				/* Verify PFN was written */
				pfn_check_notify = virtio_pci_legacy_read32(VIRTIO_PCI_QUEUE_PFN);
				if (pfn_check_notify != pfn_notify) {
#ifdef ENABLE_LOGGING
					uk_pr_err("[VNET] rx_fillup: Queue %u PFN write failed! Wrote 0x%x, read 0x%x\n",
						   hw_queue_id, pfn_notify, pfn_check_notify);
#endif
				} else {
#ifdef ENABLE_LOGGING
					uk_pr_info("[VNET] rx_fillup: Queue %u re-enabled: PFN=0x%x\n",
						   hw_queue_id, pfn_check_notify);
#endif
				}
			}
		}
		
#ifdef ENABLE_LOGGING
		uk_pr_info("[VNET] rx_fillup: Notifying QEMU (queue %u, avail_idx=%u)\n",
			   rxq->lqueue_id, actual_avail_idx);
#endif
		
		/* Send notification to QEMU - it should see all buffers now */
		virtqueue_host_notify(rxq->vq);
		
#ifdef ENABLE_LOGGING
		uk_pr_info("[VNET] rx_fillup: virtqueue_host_notify returned for queue %u\n", rxq->lqueue_id);
#endif
		
		/* Memory barrier ensures notification is visible - no delay needed (callback-based) */
		asm volatile("mfence" ::: "memory");
	}

	return status;
}

static int virtio_netdev_xmit(struct uk_netdev *dev,
			      struct uk_netdev_tx_queue *queue,
			      struct uk_netbuf *pkt)
{
	struct virtio_net_device *vndev;
	struct virtio_net_hdr *vhdr;
	int rc = 0;
	int status = 0x0;
	__sz total_len = 0;
	__u8  *buf_start;
	__sz buf_len;

	UK_ASSERT(dev);
	UK_ASSERT(pkt && queue);

	vndev = to_virtionetdev(dev);

	virtio_netdev_xmit_free(queue);

	buf_start = pkt->data;
	buf_len = pkt->len;

	rc = uk_netbuf_header(pkt, VTNET_HDR_SIZE_PADDED(vndev));
	if (unlikely(rc != 1)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Failed to prepend virtio header\n");
#endif
		rc = -ENOSPC;
		goto err_exit;
	}
	vhdr = pkt->data;

	memset(vhdr, 0, virtio_net_hdr_size(vndev));
	if (pkt->flags & UK_NETBUF_F_PARTIAL_CSUM) {
		vhdr->flags       |= VIRTIO_NET_HDR_F_NEEDS_CSUM;
		vhdr->csum_start   = pkt->csum_start - VTNET_HDR_SIZE_PADDED(vndev);
		vhdr->csum_offset  = pkt->csum_offset;
	}
	if (pkt->flags & UK_NETBUF_F_GSO_TCPV4) {
		vhdr->gso_type     = VIRTIO_NET_HDR_GSO_TCPV4;
		vhdr->hdr_len      = pkt->header_len;
		vhdr->gso_size     = pkt->gso_size;
	}

	uk_sglist_reset(&queue->sg);

	rc = uk_sglist_append(&queue->sg, vhdr, virtio_net_hdr_size(vndev));
	if (unlikely(rc != 0)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Failed to append to the sg list\n");
#endif
		goto err_remove_vhdr;
	}
	rc = uk_sglist_append(&queue->sg, buf_start, buf_len);
	if (unlikely(rc != 0)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Failed to append to the sg list\n");
#endif
		goto err_remove_vhdr;
	}
	if (pkt->next) {
		rc = uk_netbuf_sglist_append(&queue->sg, pkt->next);
		if (unlikely(rc != 0)) {
#ifdef ENABLE_LOGGING
			uk_pr_err("Failed to append to the sg list: %d\n", rc);
#endif
			goto err_remove_vhdr;
		}
	}

	if (!(pkt->flags & UK_NETBUF_F_GSO_TCPV4)) {
		total_len = uk_sglist_length(&queue->sg);
		if (unlikely(total_len > VIRTIO_PKT_BUFFER_LEN(vndev))) {
#ifdef ENABLE_LOGGING
			uk_pr_err("Packet size too big: %u, max:%u\n",
				  (unsigned)total_len, (unsigned)VIRTIO_PKT_BUFFER_LEN(vndev));
#endif
			rc = -ENOTSUP;
			goto err_remove_vhdr;
		}
	}

	rc = virtqueue_buffer_enqueue(queue->vq, pkt, &queue->sg,
				      queue->sg.sg_nseg, 0);
	if (likely(rc >= 0)) {
		status |= UK_NETDEV_STATUS_SUCCESS;
		virtqueue_host_notify(queue->vq);
		status |= likely(rc > 0) ? UK_NETDEV_STATUS_MORE : 0x0;
	} else if (rc == -ENOSPC) {
#ifdef ENABLE_LOGGING
		uk_pr_debug("No more descriptor available\n");
#endif
		uk_netbuf_header(pkt, -((__s16)VTNET_HDR_SIZE_PADDED(vndev)));
	} else {
#ifdef ENABLE_LOGGING
		uk_pr_err("Failed to enqueue descriptors into the ring: %d\n",
			  rc);
#endif
		goto err_remove_vhdr;
	}
	return status;

err_remove_vhdr:
	uk_netbuf_header(pkt, -((__s16)VTNET_HDR_SIZE_PADDED(vndev)));
err_exit:
	UK_ASSERT(rc < 0);
	return rc;
}

static int virtio_netdev_rxq_enqueue(struct virtio_net_device *vndev,
				     struct uk_netdev_rx_queue *rxq,
				     struct uk_netbuf *netbuf)
{
	int rc = 0;
	struct virtio_net_hdr *rxhdr;
	__u8 *buf_start;
	__sz buf_len = 0;
	struct uk_sglist *sg;

	/* Check if virtqueue is full */
	if (virtqueue_is_full(rxq->vq)) {
		/* CRITICAL DIAGNOSTIC: Log why the queue thinks it's full */
		/* Use containerof pattern to access virtqueue_vring (struct not exposed in header) */
		struct virtqueue_vring_local {
			struct virtqueue vq;
			struct vring vring;
			void *vring_mem;
			__u16 desc_avail;
		};
		struct virtqueue_vring_local *vrq_diag = __containerof(rxq->vq, struct virtqueue_vring_local, vq);
		if (vrq_diag) {
#ifdef ENABLE_LOGGING
			uk_pr_err("[VNET] RX enqueue failed: virtqueue %u is full (desc_avail=%u, vring.num=%u, nb_desc=%u)\n",
				  rxq->lqueue_id, vrq_diag->desc_avail, vrq_diag->vring.num, rxq->nb_desc);
#endif
		} else {
#ifdef ENABLE_LOGGING
			uk_pr_err("[VNET] RX enqueue failed: virtqueue %u is full (cannot access virtqueue_vring)\n",
				  rxq->lqueue_id);
#endif
		}
		return -ENOSPC;
	}

	sg = &rxq->sg;
	uk_sglist_reset(sg);

	if (vndev->buf_descr_count == VIRTIO_NET_BUF_DESCR_COUNT_INLINE) {
		/* For inline buffers, the header and data are in the same buffer */
		/* The buffer was allocated with extra header space, and data was moved forward */
		/* After prepending header, data moves back, and we give QEMU the total space */
		
		rc = uk_netbuf_header(netbuf, virtio_net_hdr_size(vndev));
		if (unlikely(rc != 1)) {
#ifdef ENABLE_LOGGING
			uk_pr_err("Failed to allocate space to prepend virtio header\n");
#endif
			return -EINVAL;
		}
		/* CRITICAL: For RX buffers, use buflen after header prepend */
		/* uk_netbuf_header adjusts buflen to account for the prepended header */
		/* The buflen after prepend represents the total available space */
		/* This includes the header space + payload space */
		if (unlikely(netbuf->buflen == 0)) {
#ifdef ENABLE_LOGGING
			uk_pr_err("Invalid buffer: buflen is zero after header prepend\n");
#endif
			return -EINVAL;
		}
		/* Give QEMU the entire buffer: header (at data) + payload space */
		uk_sglist_append(sg, netbuf->data, netbuf->buflen);
	} else {
		/* For separate buffers, header and payload are in separate descriptors */
		buf_start = netbuf->data;
		/* Save original buflen - this is the payload buffer size */
		buf_len = netbuf->buflen;

		rc = uk_netbuf_header(netbuf, VTNET_HDR_SIZE_PADDED(vndev));
		if (unlikely(rc != 1)) {
#ifdef ENABLE_LOGGING
			uk_pr_err("Failed to allocate space to prepend virtio header\n");
#endif
			return -EINVAL;
		}
		rxhdr = netbuf->data;

		/* First segment: virtio header */
		__u16 hdr_size = virtio_net_hdr_size(vndev);
		if (unlikely(hdr_size == 0)) {
#ifdef ENABLE_LOGGING
			uk_pr_err("Invalid header size: zero\n");
#endif
			return -EINVAL;
		}
		uk_sglist_append(sg, rxhdr, hdr_size);

		/* Second segment: payload buffer */
		/* buf_start points to the original data location (payload area) */
		/* buf_len is the payload buffer size (should be 2048) */
		if (unlikely(buf_len == 0)) {
#ifdef ENABLE_LOGGING
			uk_pr_err("Invalid buffer: payload buflen is zero\n");
#endif
			return -EINVAL;
		}
		uk_sglist_append(sg, buf_start, buf_len);
	}

	rc = virtqueue_buffer_enqueue(rxq->vq, netbuf, sg, 0,
				      sg->sg_nseg);
	return rc;
}

static int virtio_netdev_rxq_dequeue(struct virtio_net_device *vndev,
				     struct uk_netdev_rx_queue *rxq,
				     struct uk_netbuf **netbuf)
{
	int ret;
	int rc __maybe_unused = 0;
	struct uk_netbuf *buf = NULL, *chain;
	struct virtio_net_hdr *vhdr;
	__u32 num_buffers = 1;
	__u32 len;

	UK_ASSERT(netbuf);

	/* DIAGNOSTIC: Check used ring index before dequeue to see if QEMU wrote packets */
	static __u32 dequeue_check_count = 0;
	if (++dequeue_check_count % 1000 == 0) {
		struct virtqueue_vring_local {
			struct virtqueue vq;
			struct vring vring;
		};
		struct virtqueue_vring_local *vrq = __containerof(rxq->vq, struct virtqueue_vring_local, vq);
		volatile __u16 *used_idx_ptr = (volatile __u16 *)&vrq->vring.used->idx;
		__u16 used_idx = *used_idx_ptr;
		volatile __u16 *avail_idx_ptr = (volatile __u16 *)&vrq->vring.avail->idx;
		__u16 avail_idx = *avail_idx_ptr;
		
#ifdef ENABLE_LOGGING
		uk_pr_info("[DIAG] rxq_dequeue check: queue %u, used_idx=%u, avail_idx=%u\n",
			   rxq->lqueue_id, used_idx, avail_idx);
		
		/* Correct interpretation: 
		 * - avail_idx: How many descriptors we've made available to QEMU
		 * - used_idx: How many descriptors QEMU has processed and written back
		 * - If used_idx == 0: QEMU hasn't processed ANY yet (no packets, all pending)
		 * - If 0 < used_idx < avail_idx: QEMU has processed some (packets available for dequeue)
		 * - If used_idx == avail_idx: QEMU has processed all (no new packets, all processed)
		 */
		if (used_idx == 0) {
			/* QEMU hasn't processed any descriptors yet - all are pending */
			uk_pr_info("[DIAG]   No packets - QEMU has not processed any descriptors yet (used_idx=0)\n");
			uk_pr_info("[DIAG]   All %u descriptors are pending (QEMU hasn't written to used ring)\n", avail_idx);
			uk_pr_info("[DIAG]   Possible causes: QEMU not receiving notifications, not seeing buffers, or no packets from TAP\n");
		} else if (used_idx < avail_idx) {
			/* QEMU has processed some descriptors - packets are available */
			int pending = (int)avail_idx - (int)used_idx;
			uk_pr_info("[DIAG]   Packets available! QEMU has processed %u descriptors (%u still pending)\n",
				   used_idx, pending);
		} else if (used_idx == avail_idx) {
			uk_pr_info("[DIAG]   All descriptors processed - no new packets available\n");
		} else {
			uk_pr_warn("[DIAG]   WARNING: used_idx (%u) > avail_idx (%u) (impossible state!)\n",
				   used_idx, avail_idx);
		}
#endif
	}

	/* CRITICAL DIAGNOSTIC: Check queue state before dequeue */
	struct virtqueue_vring_local {
		struct virtqueue vq;
		struct vring vring;
		void *vring_mem;
		__u16 desc_avail;
	};
	struct virtqueue_vring_local *vrq_deq = __containerof(rxq->vq, struct virtqueue_vring_local, vq);
	if (vrq_deq && vrq_deq->vring.avail && vrq_deq->vring.used) {
		volatile __u16 *used_idx_ptr = (volatile __u16 *)&vrq_deq->vring.used->idx;
		volatile __u16 *avail_idx_ptr = (volatile __u16 *)&vrq_deq->vring.avail->idx;
		__u16 used_idx = *used_idx_ptr;
		__u16 avail_idx = *avail_idx_ptr;
#ifdef ENABLE_LOGGING
		uk_pr_info("[VNET] rxq_dequeue: queue %u, used_idx=%u, avail_idx=%u, desc_avail=%u\n",
			   rxq->lqueue_id, used_idx, avail_idx, vrq_deq->desc_avail);
#endif
	}
	
#ifdef ENABLE_LOGGING
	uk_pr_info("[VNET] rxq_dequeue: Attempting dequeue from queue %u\n", rxq->lqueue_id);
#endif
	ret = virtqueue_buffer_dequeue(rxq->vq, (void **) &buf, &len);
	
	/* Check desc_avail after dequeue */
	if (vrq_deq) {
#ifdef ENABLE_LOGGING
		uk_pr_info("[VNET] rxq_dequeue: After dequeue, desc_avail=%u (ret=%d)\n",
			   vrq_deq->desc_avail, ret);
#endif
	}
	
	if (ret < 0) {
#ifdef ENABLE_LOGGING
		uk_pr_info("[VNET] rxq_dequeue: No data available (ret=%d)\n", ret);
#endif
		*netbuf = NULL;
		/* CRITICAL FIX: Return 0 (no buffers filled) instead of nb_desc */
		/* The caller uses this to calculate how many buffers to fill */
		/* Returning nb_desc causes (nb_desc - nb_desc) = 0, filling 0 buffers! */
		/* Return value semantics: number of buffers currently in queue (0 when no packets) */
		return 0;
	}
#ifdef ENABLE_LOGGING
	uk_pr_info("[VNET] rxq_dequeue: SUCCESS - Got buffer! buf=%p, len=%u, ret=%d\n",
		   buf, len, ret);
#endif
	if (unlikely((len < (__u32)virtio_net_hdr_size(vndev) +
			    UK_ETH_HDR_UNTAGGED_LEN) ||
		     (!((vndev->vdev->features &
			(1ULL << VIRTIO_NET_F_GUEST_TSO4)) ||
			(vndev->vdev->features &
			(1ULL << VIRTIO_NET_F_GUEST_TSO6))) &&
		      (len > VIRTIO_PKT_BUFFER_LEN(vndev))))) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Received invalid packet size: %"__PRIu32"\n", len);
#endif
		return -EINVAL;
	}

	vhdr = (struct virtio_net_hdr *) buf->data;
	buf->flags  = ((vhdr->flags & VIRTIO_NET_HDR_F_DATA_VALID)
		       ? UK_NETBUF_F_DATA_VALID   : 0x0);
	if (vhdr->flags & VIRTIO_NET_HDR_F_NEEDS_CSUM) {
		buf->flags |= UK_NETBUF_F_PARTIAL_CSUM;
		buf->csum_offset = vhdr->csum_offset;
		buf->csum_start = vhdr->csum_start;
		if (vndev->buf_descr_count == VIRTIO_NET_BUF_DESCR_COUNT_INLINE)
			buf->csum_start += virtio_net_hdr_size(vndev);
		else
			buf->csum_start += VTNET_HDR_SIZE_PADDED(vndev);
	}
	if (vndev->vdev->features & (1ULL << VIRTIO_NET_F_MRG_RXBUF))
		num_buffers = vhdr->num_buffers;

	if (vndev->buf_descr_count == VIRTIO_NET_BUF_DESCR_COUNT_INLINE) {
		buf->len = len;
		rc = uk_netbuf_header(buf,
				      -((__s16)virtio_net_hdr_size(vndev)));
	} else {
		buf->len = len + (VTNET_HDR_SIZE_PADDED(vndev) -
			   virtio_net_hdr_size(vndev));
		rc = uk_netbuf_header(buf,
				      -((__s16)VTNET_HDR_SIZE_PADDED(vndev)));
	}
	UK_ASSERT(rc == 1);

	while (num_buffers > 1) {
		ret = virtqueue_buffer_dequeue(rxq->vq, (void **)&chain, &len);
		if (unlikely(ret < 0)) {
#ifdef ENABLE_LOGGING
			uk_pr_err("mergeable buffer indicated more buffers\n");
#endif
			*netbuf = NULL;
			/* CRITICAL FIX: Return 0 (error case) instead of nb_desc */
			/* This is an error case, so return a value that won't cause issues */
			return 0;
		}
		UK_ASSERT(len <= chain->buflen);
		chain->len = len;
		uk_netbuf_append(buf, chain);
		num_buffers--;
	}

	*netbuf = buf;

	return ret;
}

static int virtio_netdev_recv(struct uk_netdev *dev,
			      struct uk_netdev_rx_queue *queue,
			      struct uk_netbuf **pkt)
{
	struct virtio_net_device *vndev;
	int status = 0x0;
	int rc = 0;

	UK_ASSERT(dev && queue);
	UK_ASSERT(pkt);

	vndev = to_virtionetdev(dev);

	UK_ASSERT(!(queue->intr_enabled & VTNET_INTR_EN));

	/* CRITICAL DIAGNOSTIC: Check desc_avail before attempting dequeue */
	struct virtqueue_vring_local {
		struct virtqueue vq;
		struct vring vring;
		void *vring_mem;
		__u16 desc_avail;
	};
	struct virtqueue_vring_local *vrq_recv = __containerof(queue->vq, struct virtqueue_vring_local, vq);
	if (vrq_recv && vrq_recv->vring.avail && vrq_recv->vring.used) {
		volatile __u16 *used_idx_ptr = (volatile __u16 *)&vrq_recv->vring.used->idx;
		volatile __u16 *avail_idx_ptr = (volatile __u16 *)&vrq_recv->vring.avail->idx;
		__u16 used_idx = *used_idx_ptr;
		__u16 avail_idx = *avail_idx_ptr;
#ifdef ENABLE_LOGGING
		console_printf("[VNET] recv: queue %u BEFORE dequeue: used_idx=%u, avail_idx=%u, desc_avail=%u\n",
			       queue->lqueue_id, used_idx, avail_idx, vrq_recv->desc_avail);
#endif
	}

#ifdef ENABLE_LOGGING
	console_printf("[VNET] recv: Attempting to dequeue from queue %u\n", queue->lqueue_id);
#endif
	rc = virtio_netdev_rxq_dequeue(vndev, queue, pkt);
	if (unlikely(rc < 0)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("[VNET] recv: Failed to dequeue the packet: %d\n", rc);
#endif
		goto err_exit;
	}
	if (*pkt) {
#ifdef ENABLE_LOGGING
		console_printf("[VNET] recv: SUCCESS - Got packet! pkt=%p, len=%u, rc=%d\n",
			       *pkt, (*pkt)->len, rc);
#endif
	} else {
#ifdef ENABLE_LOGGING
		console_printf("[VNET] recv: No packet available (rc=%d)\n", rc);
#endif
	}
	status |= (*pkt) ? UK_NETDEV_STATUS_SUCCESS : 0x0;
	
	/* CRITICAL FIX: Calculate how many buffers to fill based on actual available descriptors */
	/* The return value rc from rxq_dequeue:
	 * - 0: no packets available (fixed: was incorrectly returning nb_desc before)
	 * - Positive: number of descriptors currently in use (when packet was successfully dequeued)
	 * - Negative: error (handled above)
	 * 
	 * We must use desc_avail directly to determine how many buffers to fill, because:
	 * 1. When no packets: rc=0, but we still need to check if buffers need to be filled
	 * 2. When packet dequeued: rc>0, but desc_avail has increased (descriptors freed), so we should fill buffers
	 * 
	 * The old logic (nb_desc - rc) was broken when rc=nb_desc (causing 0 buffers to fill) */
	/* Reuse the same struct definition from above - vrq_recv already has the structure */
	struct virtqueue_vring_local *vrq_fill = vrq_recv;
	if (!vrq_fill) {
#ifdef ENABLE_LOGGING
		uk_pr_err("[VNET] recv: Cannot access virtqueue_vring structure!\n");
#endif
		goto err_exit;
	}
	
	__u16 desc_avail_actual = vrq_fill->desc_avail;
	__u16 buffers_to_fill = 0;
	
	/* Check used_idx and avail_idx after dequeue to see if QEMU has processed anything */
	if (vrq_fill->vring.avail && vrq_fill->vring.used) {
		volatile __u16 *used_idx_ptr = (volatile __u16 *)&vrq_fill->vring.used->idx;
		volatile __u16 *avail_idx_ptr = (volatile __u16 *)&vrq_fill->vring.avail->idx;
		__u16 used_idx_after = *used_idx_ptr;
		__u16 avail_idx_after = *avail_idx_ptr;
#ifdef ENABLE_LOGGING
		console_printf("[VNET] recv: queue %u AFTER dequeue: used_idx=%u, avail_idx=%u, desc_avail=%u\n",
			       queue->lqueue_id, used_idx_after, avail_idx_after, desc_avail_actual);
		
		/* CRITICAL FIX: If desc_avail=0 but avail_idx > used_idx, QEMU may have consumed buffers */
		/* but hasn't put them back in the used ring yet. We need to wait or check periodically. */
		/* However, if used_idx == last_used_desc_idx, we've already processed all buffers QEMU returned. */
		/* The issue is that QEMU consumed buffers from avail ring but hasn't put them in used ring. */
		/* This can happen if QEMU is waiting for external packets or is slow to process. */
		if (desc_avail_actual == 0 && avail_idx_after > used_idx_after) {
			__u16 buffers_in_flight = avail_idx_after - used_idx_after;
			console_printf("[VNET] recv: Queue %u has %u buffers in flight (QEMU consumed but not returned)\n",
				       queue->lqueue_id, buffers_in_flight);
		}
#endif
	}
	
	/* NOTE: We removed the recovery logic that estimates desc_avail based on used_idx */
	/* The free list is the source of truth - if desc_avail is 0, we have no free descriptors */
	/* Trying to estimate desc_avail leads to mismatches with the actual free list */
	
	/* CRITICAL FIX: Even when desc_avail=0, we should check if QEMU has returned buffers */
	/* QEMU may have consumed buffers and put them in the used ring, but we haven't dequeued them yet */
	/* This can happen if QEMU consumed buffers but there were no packets to put in them */
	/* We need to dequeue from the used ring to free descriptors, even if there are no packets */
	/* CRITICAL: When desc_avail=0, we can't refill buffers */
	/* This happens when QEMU has consumed all buffers but hasn't returned any */
	/* The diagnostic message above already logged buffers_in_flight if applicable */
	/* We can't do anything here except wait for QEMU to return buffers */
	/* The 90% fill during initialization should prevent this, but if it still happens, */
	/* we need to wait for external packets to arrive, which will cause QEMU to return buffers */
	
	/* Calculate how many buffers we can fill based on available descriptors */
	/* Each buffer uses buf_descr_count descriptors, so divide desc_avail by buf_descr_count */
	if (desc_avail_actual >= vndev->buf_descr_count) {
		buffers_to_fill = desc_avail_actual / vndev->buf_descr_count;
#ifdef ENABLE_LOGGING
		console_printf("[VNET] recv: Queue %u has %u available descriptors, will fill %u buffers\n",
			       queue->lqueue_id, desc_avail_actual, buffers_to_fill);
#endif
		
		/* Fill buffers if we have space */
		status |= virtio_netdev_rx_fillup(vndev, queue, buffers_to_fill * vndev->buf_descr_count, 1);
	} else {
		/* Not enough descriptors for even one buffer - queue is effectively full */
#ifdef ENABLE_LOGGING
		console_printf("[VNET] recv: Queue %u has only %u available descriptors (need %u for 1 buffer), queue is full\n",
			       queue->lqueue_id, desc_avail_actual, vndev->buf_descr_count);
#endif
	}

	if (queue->intr_enabled & VTNET_INTR_USR_EN_MASK) {
		rc = virtqueue_intr_enable(queue->vq);
		if (rc == 1 && !(*pkt)) {
			rc = virtio_netdev_rxq_dequeue(vndev, queue, pkt);
			if (unlikely(rc < 0)) {
#ifdef ENABLE_LOGGING
				uk_pr_err("Failed to dequeue the packet: %d\n",
					  rc);
#endif
				goto err_exit;
			}
			status |= UK_NETDEV_STATUS_SUCCESS;

			/* CRITICAL FIX: Use desc_avail directly, not (nb_desc - rc) */
			/* After dequeue, desc_avail has increased, so check it directly */
			struct virtqueue_vring_local {
				struct virtqueue vq;
				struct vring vring;
				void *vring_mem;
				__u16 desc_avail;
			};
			struct virtqueue_vring_local *vrq_intr = __containerof(queue->vq, struct virtqueue_vring_local, vq);
			if (vrq_intr && vrq_intr->desc_avail >= vndev->buf_descr_count) {
				__u16 buffers_to_fill_intr = vrq_intr->desc_avail / vndev->buf_descr_count;
				status |= virtio_netdev_rx_fillup(vndev, queue,
							  buffers_to_fill_intr * vndev->buf_descr_count,
							  1);
			}

			rc = virtqueue_intr_enable(queue->vq);
			status |= (rc == 1) ? UK_NETDEV_STATUS_MORE : 0x0;
		} else if (*pkt) {
			status |= (rc == 1) ? UK_NETDEV_STATUS_MORE : 0x0;
		}
	} else if (*pkt) {
		status |= UK_NETDEV_STATUS_MORE;
	}
	return status;

err_exit:
	UK_ASSERT(rc < 0);
	return rc;
}

static struct uk_netdev_rx_queue *virtio_netdev_rx_queue_setup(
				struct uk_netdev *n, __u16 queue_id,
				__u16 nb_desc,
				struct uk_netdev_rxqueue_conf *conf)
{
	struct virtio_net_device *vndev;
	struct uk_netdev_rx_queue *rxq = NULL;
	int rc;

	UK_ASSERT(n);
	UK_ASSERT(conf);
	UK_ASSERT(conf->alloc_rxpkts);

	vndev = to_virtionetdev(n);
	if (queue_id >= vndev->max_vqueue_pairs) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Invalid virtqueue identifier: %"__PRIu16"\n",
			  queue_id);
#endif
		rc = -EINVAL;
		goto err_exit;
	}
	rc = virtio_netdev_vqueue_setup(vndev, queue_id, nb_desc, VNET_RX,
					conf->a);
	if (rc < 0) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Failed to set up virtqueue %"__PRIu16": %d\n",
			  queue_id, rc);
#endif
		goto err_exit;
	}
	rxq  = &vndev->rxqs[rc];
	rxq->alloc_rxpkts = conf->alloc_rxpkts;
	rxq->alloc_rxpkts_argp = conf->alloc_rxpkts_argp;

	/* CRITICAL: Do NOT fill buffers here - wait until after DRIVER_OK */
	/* QEMU only recognizes buffers added after DRIVER_OK is set */
	/* Buffers added before DRIVER_OK might be ignored by QEMU */
	/* We'll fill buffers in virtio_net_start() after DRIVER_OK */
	/* virtio_netdev_rx_fillup(vndev, rxq, rxq->nb_desc, 0); */

exit:
	return rxq;

err_exit:
	rxq = ERR2PTR(rc);
	goto exit;
}

static int virtio_netdev_vqueue_setup(struct virtio_net_device *vndev,
		__u16 queue_id, __u16 nr_desc, virtq_type_t queue_type,
		struct uk_alloc *a)
{
	int rc = 0;
	int id = 0;
	virtqueue_callback_t callback;
	__u16 max_desc, hwvq_id;
	struct virtqueue *vq;

	if (queue_type == VNET_RX) {
		id = vndev->rx_vqueue_cnt;
		callback = virtio_netdev_recv_done;
		max_desc = vndev->rxqs[id].max_nb_desc;
		hwvq_id = vndev->rxqs[id].hwvq_id;
	} else {
		id = vndev->tx_vqueue_cnt;
		callback = NULL;
		max_desc = vndev->txqs[id].max_nb_desc;
		hwvq_id = vndev->txqs[id].hwvq_id;
	}

	if (unlikely(max_desc < nr_desc)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Max allowed desc: %"__PRIu16" Requested desc:%"__PRIu16"\n",
			  max_desc, nr_desc);
#endif
		return -ENOBUFS;
	}

	nr_desc = (nr_desc != 0) ? nr_desc : max_desc;
	
	/* CRITICAL FIX: For legacy PCI virtio, QEMU calculates ring addresses using QueueNum (max size) */
	/* If we use a smaller queue size, QEMU will calculate wrong addresses and can't read the available ring */
	/* Therefore, we MUST use max_desc (QueueNum) as the queue size in legacy PCI mode */
	extern int virtio_device_mode;
	if (virtio_device_mode == 1) {
		/* Legacy PCI mode - use max_desc (QueueNum) to ensure address calculation matches */
		if (nr_desc != max_desc) {
#ifdef ENABLE_LOGGING
			uk_pr_warn("[VNET] Legacy PCI mode: Adjusting queue size from %u to %u (QueueNum) to match QEMU address calculation\n",
				   nr_desc, max_desc);
#endif
			nr_desc = max_desc;
		}
	}
	
#ifdef ENABLE_LOGGING
	uk_pr_debug("Configuring the %d descriptors\n", nr_desc);
#endif

	if (unlikely(nr_desc & (nr_desc - 1))) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Expect descriptor count as a power 2\n");
#endif
		return -EINVAL;
	}
	vq = virtio_vqueue_setup(vndev->vdev, hwvq_id, nr_desc, callback, a);
	if (unlikely(PTRISERR(vq))) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Failed to set up virtqueue %"__PRIu16"\n",
			  queue_id);
#endif
		rc = PTR2ERR(vq);
		return rc;
	}

	if (queue_type == VNET_RX) {
		vq->priv = &vndev->rxqs[id];
		vndev->rxqs[id].ndev = &vndev->netdev;
		vndev->rxqs[id].vq = vq;
		vndev->rxqs[id].nb_desc = nr_desc;
		vndev->rxqs[id].lqueue_id = queue_id;
		vndev->rx_vqueue_cnt++;
	} else {
		vndev->txqs[id].vq = vq;
		vndev->txqs[id].ndev = &vndev->netdev;
		vndev->txqs[id].nb_desc = nr_desc;
		vndev->txqs[id].lqueue_id = queue_id;
		vndev->tx_vqueue_cnt++;
	}
	return id;
}

static struct uk_netdev_tx_queue *virtio_netdev_tx_queue_setup(
				struct uk_netdev *n, __u16 queue_id __unused,
				__u16 nb_desc __unused,
				struct uk_netdev_txqueue_conf *conf __unused)
{
	struct uk_netdev_tx_queue *txq = NULL;
	struct virtio_net_device *vndev;
	int rc = 0;

	UK_ASSERT(n);
	vndev = to_virtionetdev(n);
	if (queue_id >= vndev->max_vqueue_pairs) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Invalid virtqueue identifier: %"__PRIu16"\n",
			  queue_id);
#endif
		rc = -EINVAL;
		goto err_exit;
	}
	rc = virtio_netdev_vqueue_setup(vndev, queue_id, nb_desc, VNET_TX,
					conf->a);
	if (rc < 0) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Failed to set up virtqueue %"__PRIu16": %d\n",
			  queue_id, rc);
#endif
		goto err_exit;
	}
	txq = &vndev->txqs[rc];
exit:
	return txq;

err_exit:
	txq = ERR2PTR(rc);
	goto exit;
}

static int virtio_netdev_rxq_info_get(struct uk_netdev *dev,
				      __u16 queue_id,
				      struct uk_netdev_queue_info *qinfo)
{
	struct virtio_net_device *vndev;
	struct uk_netdev_rx_queue *rxq;
	int rc = 0;

	UK_ASSERT(dev);
	UK_ASSERT(qinfo);
	vndev = to_virtionetdev(dev);
	if (unlikely(queue_id >= vndev->max_vqueue_pairs)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Invalid virtqueue id: %"__PRIu16"\n", queue_id);
#endif
		rc = -EINVAL;
		goto exit;
	}
	rxq = &vndev->rxqs[queue_id];
	qinfo->nb_min = 1;
	qinfo->nb_max = rxq->max_nb_desc;
	qinfo->nb_is_power_of_two = 1;

exit:
	return rc;

}

static int virtio_netdev_txq_info_get(struct uk_netdev *dev,
				      __u16 queue_id __unused,
				      struct uk_netdev_queue_info *qinfo)
{
	struct virtio_net_device *vndev;
	struct uk_netdev_tx_queue *txq;
	int rc = 0;

	UK_ASSERT(dev);
	UK_ASSERT(qinfo);

	vndev = to_virtionetdev(dev);
	if (unlikely(queue_id >= vndev->max_vqueue_pairs)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Invalid queue_id %"__PRIu16"\n", queue_id);
#endif
		rc = -EINVAL;
		goto exit;
	}
	txq = &vndev->txqs[queue_id];
	qinfo->nb_min = 1;
	qinfo->nb_max = txq->max_nb_desc;
	qinfo->nb_is_power_of_two = 1;

exit:
	return rc;
}

static unsigned virtio_net_promisc_get(struct uk_netdev *n)
{
	struct virtio_net_device *d;

	UK_ASSERT(n);
	d = to_virtionetdev(n);
	return d->promisc;
}

static const struct uk_hwaddr *virtio_net_mac_get(struct uk_netdev *n)
{
	struct virtio_net_device *d;

	UK_ASSERT(n);
	d = to_virtionetdev(n);
	return &d->hw_addr;
}

static __u16 virtio_net_mtu_get(struct uk_netdev *n)
{
	struct virtio_net_device *d;

	UK_ASSERT(n);
	d = to_virtionetdev(n);
	return d->mtu;
}

static int virtio_netdev_probe(struct uk_netdev *n)
{
	struct virtio_net_device *vndev;
	__u64 drv_features = 0;
	__u64 host_features;
	int rc;

	UK_ASSERT(n);
	vndev = to_virtionetdev(n);

	host_features = virtio_feature_get(vndev->vdev);

	if (!VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_MAC)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("%p: Host system does not offer MAC feature\n", n);
#endif
		rc = -EINVAL;
		goto err_negotiate_feature;
	}
	VIRTIO_FEATURE_SET(drv_features, VIRTIO_NET_F_MAC);

	if (!VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_MTU))
#ifdef ENABLE_LOGGING
		uk_pr_debug("%p: Host system does not offer MTU feature\n", n);
#else
		;
#endif
	else
		VIRTIO_FEATURE_SET(drv_features, VIRTIO_NET_F_MTU);

	if (VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_STATUS))
		VIRTIO_FEATURE_SET(drv_features, VIRTIO_NET_F_STATUS);

	VIRTIO_FEATURE_SET(drv_features, VIRTIO_NET_F_GUEST_ANNOUNCE);

	if (!VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_CSUM)) {
#ifdef ENABLE_LOGGING
		uk_pr_debug("%p: Host does not offer partial checksumming feature: Checksum offloading disabled.\n",
			    n);
#endif
	} else {
		VIRTIO_FEATURE_SET(drv_features, VIRTIO_NET_F_CSUM);
		VIRTIO_FEATURE_SET(drv_features, VIRTIO_NET_F_GUEST_CSUM);
	}

	if (VIRTIO_FEATURE_HAS(host_features, VIRTIO_F_VERSION_1))
		VIRTIO_FEATURE_SET(drv_features, VIRTIO_F_VERSION_1);

	if (VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_MRG_RXBUF))
		VIRTIO_FEATURE_SET(drv_features, VIRTIO_NET_F_MRG_RXBUF);

	if (VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_GSO))
		VIRTIO_FEATURE_SET(drv_features, VIRTIO_NET_F_GSO);
	if (VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_HOST_TSO4))
		VIRTIO_FEATURE_SET(drv_features, VIRTIO_NET_F_HOST_TSO4);

	if (VIRTIO_FEATURE_HAS(host_features, VIRTIO_F_EVENT_IDX))
		VIRTIO_FEATURE_SET(drv_features, VIRTIO_F_EVENT_IDX);

	vndev->vdev->features = drv_features;

	if ((vndev->vdev->features & (1ULL << VIRTIO_F_VERSION_1)) ||
	    (vndev->vdev->features & (1ULL << VIRTIO_NET_F_MRG_RXBUF))) {
		vndev->buf_descr_count = 1;
	} else {
		vndev->buf_descr_count = 2;
	}

	return 0;
err_negotiate_feature:
	virtio_dev_status_update(vndev->vdev, VIRTIO_CONFIG_STATUS_FAIL);
	return rc;
}

static int virtio_netdev_feature_negotiate(struct uk_netdev *n,
					   const struct uk_netdev_conf *conf)
{
	struct virtio_net_device *vndev;
	__u64 host_features;
	int rc;

	UK_ASSERT(n);
	UK_ASSERT(conf);
	vndev = to_virtionetdev(n);

	host_features = virtio_feature_get(vndev->vdev);

	if (conf->lro) {
		if (unlikely(!VIRTIO_FEATURE_HAS(vndev->vdev->features,
						 VIRTIO_NET_F_GUEST_CSUM) ||
			     !VIRTIO_FEATURE_HAS(vndev->vdev->features,
						 VIRTIO_NET_F_MRG_RXBUF))) {
			rc = -EINVAL;
			goto err_negotiate_feature;
		}
		if (VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_GUEST_TSO4))
			VIRTIO_FEATURE_SET(vndev->vdev->features,
					   VIRTIO_NET_F_GUEST_TSO4);
		if (VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_GUEST_TSO6))
			VIRTIO_FEATURE_SET(vndev->vdev->features,
					   VIRTIO_NET_F_GUEST_TSO6);
	}

	virtio_feature_set(vndev->vdev);

	virtio_config_get(vndev->vdev,
			  __offsetof(struct virtio_net_config, mac),
			  &vndev->hw_addr.addr_bytes[0],
			  UK_NETDEV_HWADDR_LEN, 1);

	if (VIRTIO_FEATURE_HAS(vndev->vdev->features, VIRTIO_NET_F_MTU)) {
		virtio_config_get(vndev->vdev,
				  __offsetof(struct virtio_net_config, mac),
				  &vndev->mtu, sizeof(vndev->mtu), 1);
		vndev->max_mtu = vndev->mtu;
	} else {
		vndev->max_mtu = vndev->mtu = UK_ETH_PAYLOAD_MAXLEN;
	}

	virtio_dev_status_update(vndev->vdev,
				 (VIRTIO_CONFIG_STATUS_ACK |
				  VIRTIO_CONFIG_STATUS_DRIVER |
				  VIRTIO_CONFIG_STATUS_FEATURES_OK));

	return 0;

err_negotiate_feature:
	virtio_dev_status_update(vndev->vdev, VIRTIO_CONFIG_STATUS_FAIL);
	return rc;
}

static int virtio_netdev_rxtx_alloc(struct virtio_net_device *vndev,
				    const struct uk_netdev_conf *conf)
{
	int rc = 0;
	int i = 0;
	int vq_avail = 0;
	int total_vqs = conf->nb_rx_queues + conf->nb_tx_queues;
	__u16 qdesc_size[total_vqs];

	if (conf->nb_rx_queues != 1 || conf->nb_tx_queues != 1) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Queue combination not supported: %"__PRIu16"/%"__PRIu16" rx/tx\n",
			  conf->nb_rx_queues, conf->nb_tx_queues);
#endif

		return -ENOTSUP;
	}

	vndev->rxqs = kmalloc(sizeof(*vndev->rxqs) * conf->nb_rx_queues);
	vndev->txqs = kmalloc(sizeof(*vndev->txqs) * conf->nb_tx_queues);
	if (unlikely(!vndev->rxqs || !vndev->txqs)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Failed to allocate memory for queue management\n");
#endif
		rc = -ENOMEM;
		goto err_free_txrx;
	}

	vq_avail = virtio_find_vqs(vndev->vdev, total_vqs, qdesc_size);
	if (unlikely(vq_avail != total_vqs)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Expected: %d queues, Found: %d queues\n",
			  total_vqs, vq_avail);
#endif
		rc = -ENOMEM;
		goto err_free_txrx;
	}

	for (i = 0; i < vndev->max_vqueue_pairs; i++) {
		vndev->rxqs[i].hwvq_id = 2 * i;
		vndev->rxqs[i].max_nb_desc = qdesc_size[vndev->rxqs[i].hwvq_id];
		uk_sglist_init(&vndev->rxqs[i].sg,
			       (sizeof(vndev->rxqs[i].sgsegs) /
				sizeof(vndev->rxqs[i].sgsegs[0])),
			       &vndev->rxqs[i].sgsegs[0]);

		vndev->txqs[i].hwvq_id = (2 * i) + 1;
		vndev->txqs[i].max_nb_desc = qdesc_size[vndev->txqs[i].hwvq_id];
		uk_sglist_init(&vndev->txqs[i].sg,
			       (sizeof(vndev->txqs[i].sgsegs) /
				sizeof(vndev->txqs[i].sgsegs[0])),
			       &vndev->txqs[i].sgsegs[0]);
	}
exit:
	return rc;

err_free_txrx:
	if (vndev->rxqs)
		kfree(vndev->rxqs);
	if (vndev->txqs)
		kfree(vndev->txqs);
	goto exit;
}

static int virtio_netdev_configure(struct uk_netdev *n,
				   const struct uk_netdev_conf *conf)
{
	int rc = 0;
	struct virtio_net_device *vndev;

	UK_ASSERT(n);
	UK_ASSERT(conf);
	vndev = to_virtionetdev(n);

	rc = virtio_netdev_feature_negotiate(n, conf);
	if (unlikely(rc < 0)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("%p: Failed to negotiate features: %d\n", n, rc);
#endif
		return rc;
	}

	rc = virtio_netdev_rxtx_alloc(vndev, conf);
	if (unlikely(rc < 0)) {
#ifdef ENABLE_LOGGING
		uk_pr_err("%p: Failed to initialize rx and tx rings: %d\n",
			  n, rc);
#endif
	}

	/* BUG FIX: Do NOT reset queue counters here - they were set during queue setup */
	/* vndev->rx_vqueue_cnt = 0; */
	/* vndev->tx_vqueue_cnt = 0; */

	return rc;
}

static int virtio_net_rx_intr_enable(struct uk_netdev *n,
				     struct uk_netdev_rx_queue *queue)
{
	struct virtio_net_device *d __unused;
	int rc = 0;

	UK_ASSERT(n);
	d = to_virtionetdev(n);
	if (queue->intr_enabled & VTNET_INTR_EN)
		return 0;

	queue->intr_enabled = VTNET_INTR_USR_EN;
	rc = virtqueue_intr_enable(queue->vq);
	if (!rc)
		queue->intr_enabled |= VTNET_INTR_EN;

	return rc;
}

static int virtio_net_rx_intr_disable(struct uk_netdev *n,
				      struct uk_netdev_rx_queue *queue)
{
	struct virtio_net_device *vndev __unused;

	UK_ASSERT(n);
	vndev = to_virtionetdev(n);
	virtqueue_intr_disable(queue->vq);
	queue->intr_enabled &= ~(VTNET_INTR_USR_EN | VTNET_INTR_EN);
	return 0;
}

static void virtio_net_info_get(struct uk_netdev *dev,
				struct uk_netdev_info *dev_info)
{
	struct virtio_net_device *vndev;
	__u64 host_features;

	UK_ASSERT(dev && dev_info);
	vndev = to_virtionetdev(dev);

	host_features = virtio_feature_get(vndev->vdev);

	dev_info->max_rx_queues = vndev->max_vqueue_pairs;
	dev_info->max_tx_queues = vndev->max_vqueue_pairs;
	dev_info->max_mtu = vndev->max_mtu;
	dev_info->nb_encap_tx = VTNET_HDR_SIZE_PADDED(vndev);
	if (vndev->buf_descr_count == VIRTIO_NET_BUF_DESCR_COUNT_INLINE)
		dev_info->nb_encap_rx = virtio_net_hdr_size(vndev);
	else
		dev_info->nb_encap_rx = VTNET_HDR_SIZE_PADDED(vndev);
	dev_info->ioalign = VIRTIO_PKT_BUFFER_ALIGN;

	dev_info->features = UK_NETDEV_F_RXQ_INTR;
	if (VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_CSUM))
		dev_info->features |= UK_NETDEV_F_PARTIAL_CSUM;

	if (VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_HOST_TSO4) ||
	    VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_GSO))
		dev_info->features |= UK_NETDEV_F_TSO4;

	if (VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_MRG_RXBUF) &&
	    (VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_GUEST_TSO4) ||
	     VIRTIO_FEATURE_HAS(host_features, VIRTIO_NET_F_GUEST_TSO6)))
		dev_info->features |= UK_NETDEV_F_LRO;
}

/* Diagnostic function to check queue state - can be called periodically */
static void virtio_net_diag_queue_state(struct virtio_net_device *d, struct uk_netdev_rx_queue *rxq, __u16 hw_queue_id)
{
	struct virtqueue_vring_local {
		struct virtqueue vq;
		struct vring vring;
	};
	struct virtqueue_vring_local *vrq = __containerof(rxq->vq, struct virtqueue_vring_local, vq);
	
	if (!vrq || !vrq->vring.avail || !vrq->vring.used) {
#ifdef ENABLE_LOGGING
		uk_pr_warn("[DIAG] Queue %u: Cannot access vring structures\n", hw_queue_id);
#endif
		return;
	}
	
	/* Read current state */
	volatile __u16 *avail_idx_ptr = (volatile __u16 *)&vrq->vring.avail->idx;
	volatile __u16 *used_idx_ptr = (volatile __u16 *)&vrq->vring.used->idx;
	__u16 avail_idx = *avail_idx_ptr;
	__u16 used_idx = *used_idx_ptr;
	
	int diff = (int)avail_idx - (int)used_idx;
#ifdef ENABLE_LOGGING
	uk_pr_info("[DIAG] Queue %u state: avail_idx=%u, used_idx=%u, diff=%d\n",
		   hw_queue_id, avail_idx, used_idx, diff);
		
	/* Correct interpretation: used_idx tracks what QEMU has written back */
	/* If used_idx < avail_idx, QEMU has processed some descriptors (packets available) */
	/* If used_idx == avail_idx, QEMU hasn't processed any yet (no packets) */
	if (used_idx < avail_idx) {
		int pending = (int)avail_idx - (int)used_idx;
		uk_pr_info("[DIAG]   Packets available! QEMU has processed descriptors (pending=%u)\n", pending);
	} else if (used_idx == avail_idx) {
		uk_pr_info("[DIAG]   No packets - QEMU has not processed any descriptors yet\n");
		uk_pr_info("[DIAG]   This means: QEMU either not receiving notifications or not seeing buffers\n");
	} else {
		uk_pr_warn("[DIAG]   WARNING: used_idx (%u) > avail_idx (%u) (impossible state!)\n",
			   used_idx, avail_idx);
	}
#endif
}

static int virtio_net_start(struct uk_netdev *n)
{
	struct virtio_net_device *d;
	int i = 0;

	UK_ASSERT(n != NULL);
	d = to_virtionetdev(n);
	
	/* DIAGNOSTIC: Verify function is being called */
#ifdef ENABLE_LOGGING
	uk_pr_info("[VNET] start: virtio_net_start called - rx_vqueue_cnt=%u, tx_vqueue_cnt=%u\n",
		   d->rx_vqueue_cnt, d->tx_vqueue_cnt);
#endif

	for (i = 0; i < d->rx_vqueue_cnt; i++) {
		virtqueue_intr_disable(d->rxqs[i].vq);
		d->rxqs[i].intr_enabled = 0;
	}

	for (i = 0; i < d->tx_vqueue_cnt; i++) {
		virtqueue_intr_disable(d->txqs[i].vq);
		d->txqs[i].intr_enabled = 0;
	}

	/* CRITICAL: For QEMU 10.2.0 with legacy PCI I/O space, follow strict virtio spec order */
	/* 1. Reset available indices
	 * 2. Set DRIVER_OK (QEMU checks queue state after this)
	 * 3. Enable queues (set PFN) - MUST be after DRIVER_OK for QEMU 10.2.0
	 * 4. Fill buffers (update available index)
	 * 5. Notify QEMU
	 * QEMU 10.2.0 may require queues to be enabled AFTER DRIVER_OK to properly see queue state */
	
	/* Reset available ring indices */
	for (i = 0; i < d->rx_vqueue_cnt; i++) {
		struct uk_netdev_rx_queue *rxq = &d->rxqs[i];
		virtqueue_reset_avail_idx(rxq->vq);
	}
	asm volatile("mfence" ::: "memory");
	
	/* Set DRIVER_OK FIRST - QEMU 10.2.0 checks queue state after DRIVER_OK */
	virtio_dev_drv_up(d->vdev);
#ifdef ENABLE_LOGGING
	uk_pr_info(DRIVER_NAME": %"__PRIu16" started\n", d->uid);
#endif
	asm volatile("mfence" ::: "memory");
	
	/* Memory barrier ensures status write is visible - no delay needed (callback-based) */
	asm volatile("mfence" ::: "memory");
	
	/* NOW register/enable queues AFTER DRIVER_OK - QEMU 10.2.0 requires this order */
	/* For legacy PCI, queues must be registered after DRIVER_OK, not before */
	extern uint32_t virtio_pci_legacy_base;
	extern int virtio_device_mode;
	if (virtio_device_mode == 1 && virtio_pci_legacy_base != 0) {
		/* Legacy PCI mode - register queues now (after DRIVER_OK) */
		extern void virtio_register_queue(struct virtio_dev *vdev, __u16 queue_id, 
		                                  void *desc_addr, void *avail_addr, void *used_addr, __u16 queue_size);
		
		for (i = 0; i < d->rx_vqueue_cnt; i++) {
			struct uk_netdev_rx_queue *rxq = &d->rxqs[i];
			__u16 hw_queue_id = rxq->hwvq_id;
			
			struct virtqueue_vring_local {
				struct virtqueue vq;
				struct vring vring;
			};
			struct virtqueue_vring_local *vrq = __containerof(rxq->vq, struct virtqueue_vring_local, vq);
			
			/* Register queue with QEMU - this writes PFN and enables the queue */
			virtio_register_queue(d->vdev, hw_queue_id,
			                      vrq->vring.desc, vrq->vring.avail, vrq->vring.used, rxq->nb_desc);
			
			/* Verify queue is enabled */
			virtio_pci_legacy_write16(VIRTIO_PCI_QUEUE_SEL, hw_queue_id);
			asm volatile("mfence" ::: "memory");
			uint32_t pfn_verify = virtio_pci_legacy_read32(VIRTIO_PCI_QUEUE_PFN);
			
#ifdef ENABLE_LOGGING
			uk_pr_info("[VNET] start: RX Queue %u registered AFTER DRIVER_OK: PFN=0x%x, desc=%p, avail=%p, used=%p, size=%u\n",
				   hw_queue_id, pfn_verify, vrq->vring.desc, vrq->vring.avail, vrq->vring.used, rxq->nb_desc);
			
			if (pfn_verify == 0) {
				uk_pr_err("[VNET] start: CRITICAL - RX Queue %u PFN is 0 after registration! Queue will not work!\n",
				          hw_queue_id);
			}
#endif
		}

		/* Now register TX queues */
#ifdef ENABLE_LOGGING
		uk_pr_info("[VNET] start: About to register TX queues, tx_vqueue_cnt=%u\n", d->tx_vqueue_cnt);
#endif

		if (d->tx_vqueue_cnt == 0) {
#ifdef ENABLE_LOGGING
			uk_pr_warn("[VNET] start: No TX queues configured, tx_vqueue_cnt=0\n");
#endif
		}

		for (i = 0; i < d->tx_vqueue_cnt; i++) {
			struct uk_netdev_tx_queue *txq = &d->txqs[i];
			__u16 hw_queue_id = txq->hwvq_id;

#ifdef ENABLE_LOGGING
			uk_pr_info("[VNET] start: Registering TX queue %u (index %u)\n", hw_queue_id, i);
#endif

			struct virtqueue_vring_local {
				struct virtqueue vq;
				struct vring vring;
			};
			
			if (txq->vq == NULL) {
#ifdef ENABLE_LOGGING
				uk_pr_err("[VNET] start: TX queue %u (index %u) vq is NULL, cannot register!\n",
				          hw_queue_id, i);
#endif
				continue;
			}

			struct virtqueue_vring_local *vrq = __containerof(txq->vq, struct virtqueue_vring_local, vq);
			
			if (vrq == NULL || vrq->vring.desc == NULL) {
#ifdef ENABLE_LOGGING
				uk_pr_err("[VNET] start: TX queue %u (index %u) vring is invalid, cannot register!\n",
				          hw_queue_id, i);
#endif
				continue;
			}

#ifdef ENABLE_LOGGING
			uk_pr_info("[VNET] start: TX queue %u desc=%p, avail=%p, used=%p, size=%u\n",
				   hw_queue_id, vrq->vring.desc, vrq->vring.avail, vrq->vring.used, txq->nb_desc);
#endif

			/* Register TX queue with QEMU - this writes PFN and enables the queue */
			virtio_register_queue(d->vdev, hw_queue_id,
			                      vrq->vring.desc, vrq->vring.avail, vrq->vring.used, txq->nb_desc);

			/* Verify queue is enabled - CRITICAL: Select queue BEFORE reading PFN */
			virtio_pci_legacy_write16(VIRTIO_PCI_QUEUE_SEL, hw_queue_id);
			asm volatile("mfence" ::: "memory");
			/* Minimal delay for hardware I/O port operations (required for QEMU) */
			asm volatile("mfence" ::: "memory");
			volatile int io_delay = 10;
			while (io_delay-- > 0);
			uint32_t pfn_verify = virtio_pci_legacy_read32(VIRTIO_PCI_QUEUE_PFN);

#ifdef ENABLE_LOGGING
			uk_pr_info("[VNET] start: TX Queue %u registered AFTER DRIVER_OK: PFN=0x%x\n",
				   hw_queue_id, pfn_verify);

			if (pfn_verify == 0) {
				uk_pr_err("[VNET] start: CRITICAL - TX Queue %u PFN is 0 after registration! Queue will not work!\n",
				          hw_queue_id);
				/* Try to re-register the queue */
				uk_pr_info("[VNET] start: Attempting to re-register TX queue %u\n", hw_queue_id);
#endif
				virtio_register_queue(d->vdev, hw_queue_id,
				                      vrq->vring.desc, vrq->vring.avail, vrq->vring.used, txq->nb_desc);
				virtio_pci_legacy_write16(VIRTIO_PCI_QUEUE_SEL, hw_queue_id);
				asm volatile("mfence" ::: "memory");
				/* Memory barrier ensures write is visible - no delay needed (callback-based) */
				asm volatile("mfence" ::: "memory");
				pfn_verify = virtio_pci_legacy_read32(VIRTIO_PCI_QUEUE_PFN);
#ifdef ENABLE_LOGGING
				uk_pr_info("[VNET] start: After re-registration, TX Queue %u PFN=0x%x\n",
					   hw_queue_id, pfn_verify);
			}
#endif
		}

		asm volatile("mfence" ::: "memory");
	} else if (virtio_device_mode == 3) {
		/* Modern PCI mode - queues should already be registered, but verify */
#ifdef ENABLE_LOGGING
		uk_pr_info("[VNET] start: Modern PCI mode - queues should already be registered\n");
#endif
	}
	
	/* Fill buffers AFTER queue enablement and DRIVER_OK */
	/* CRITICAL: Fill buffers and notify IMMEDIATELY after registration */
	/* QEMU may cache queue state when PFN is written, so we need to ensure */
	/* buffers are available and notify is sent right after registration */
#ifdef ENABLE_LOGGING
	uk_pr_info("[VNET] start: Filling RX buffers after queue enablement (rx_vqueue_cnt=%u)\n", d->rx_vqueue_cnt);
#endif
	for (i = 0; i < d->rx_vqueue_cnt; i++) {
		struct uk_netdev_rx_queue *rxq = &d->rxqs[i];
#ifdef ENABLE_LOGGING
		uk_pr_info("[VNET] start: Filling RX queue %u (nb_desc=%u, vq=%p)\n", 
			   rxq->lqueue_id, rxq->nb_desc, rxq->vq);
#endif
		
		/* CRITICAL DIAGNOSTIC: Check queue state BEFORE filling */
		struct virtqueue_vring_local {
			struct virtqueue vq;
			struct vring vring;
			void *vring_mem;
			__u16 desc_avail;
		};
		struct virtqueue_vring_local *vrq_diag = __containerof(rxq->vq, struct virtqueue_vring_local, vq);
		if (vrq_diag) {
#ifdef ENABLE_LOGGING
			uk_pr_info("[VNET] start: RX queue %u BEFORE fill: vring.num=%u, desc_avail=%u, vring.desc=%p, vring.avail=%p, vring.used=%p\n",
				   rxq->lqueue_id, vrq_diag->vring.num, vrq_diag->desc_avail, 
				   vrq_diag->vring.desc, vrq_diag->vring.avail, vrq_diag->vring.used);
#endif
		} else {
#ifdef ENABLE_LOGGING
			uk_pr_err("[VNET] start: CRITICAL - Cannot access virtqueue_vring for RX queue %u! Containerof failed!\n",
				  rxq->lqueue_id);
#endif
		}
		
		/* CRITICAL FIX: Fill buffers gradually to prevent QEMU from consuming all at once */
		/* Strategy: Fill in small batches with delays between them */
		/* This allows QEMU to process and potentially return some buffers before we fill more */
		/* Fill 50% initially, then check if QEMU is returning buffers before filling more */
		
		/* CRITICAL: Check desc_avail BEFORE calculating fill amount */
		__u16 desc_avail_before_fill = vrq_diag ? vrq_diag->desc_avail : 0xFFFF;
		/* Use console_puts_serial directly to ensure it appears in logs */
#ifdef ENABLE_LOGGING
		console_puts_serial("[VNET] start: Queue ");
#endif
		char qid_buf[16], desc_buf[16], num_buf[16];
		memset(qid_buf, 0, sizeof(qid_buf));
		memset(desc_buf, 0, sizeof(desc_buf));
		memset(num_buf, 0, sizeof(num_buf));
		uint32_t qid_val = rxq->lqueue_id;
		uint32_t desc_val = desc_avail_before_fill;
		uint32_t num_val = vrq_diag ? vrq_diag->vring.num : 0;
		int pos = 0;
		/* Format qid */
		if (qid_val == 0) qid_buf[pos++] = '0';
		else {
			char tmp[16];
			int j = 0;
			while (qid_val > 0) { tmp[j++] = '0' + (qid_val % 10); qid_val /= 10; }
			for (int k = j - 1; k >= 0; k--) qid_buf[pos++] = tmp[k];
		}
		qid_buf[pos] = '\0';
		pos = 0;
		/* Format desc */
		if (desc_val == 0) desc_buf[pos++] = '0';
		else {
			char tmp[16];
			int j = 0;
			while (desc_val > 0) { tmp[j++] = '0' + (desc_val % 10); desc_val /= 10; }
			for (int k = j - 1; k >= 0; k--) desc_buf[pos++] = tmp[k];
		}
		desc_buf[pos] = '\0';
		pos = 0;
		/* Format num */
		if (num_val == 0) num_buf[pos++] = '0';
		else {
			char tmp[16];
			int j = 0;
			while (num_val > 0) { tmp[j++] = '0' + (num_val % 10); num_val /= 10; }
			for (int k = j - 1; k >= 0; k--) num_buf[pos++] = tmp[k];
		}
		num_buf[pos] = '\0';
#ifdef ENABLE_LOGGING
		console_puts_serial(qid_buf);
		console_puts_serial(" BEFORE gradual fill: desc_avail=");
		console_puts_serial(desc_buf);
		console_puts_serial(", vring.num=");
		console_puts_serial(num_buf);
		console_puts_serial("\n");
		console_printf("[VNET] start: Queue %u BEFORE gradual fill: desc_avail=%u, vring.num=%u\n",
			       rxq->lqueue_id, desc_avail_before_fill, vrq_diag ? vrq_diag->vring.num : 0);
		uk_pr_info("[VNET] start: Queue %u BEFORE gradual fill: desc_avail=%u, vring.num=%u\n",
			   rxq->lqueue_id, desc_avail_before_fill, vrq_diag ? vrq_diag->vring.num : 0);
#endif
		
		/* If desc_avail is already very low, something is wrong */
		if (desc_avail_before_fill < rxq->nb_desc / 2) {
#ifdef ENABLE_LOGGING
			console_printf("[VNET] start: WARNING - Queue %u desc_avail=%u is very low! Expected ~%u. Buffers may have been consumed already.\n",
				       rxq->lqueue_id, desc_avail_before_fill, rxq->nb_desc);
			uk_pr_warn("[VNET] start: WARNING - Queue %u desc_avail=%u is very low! Expected ~%u\n",
				   rxq->lqueue_id, desc_avail_before_fill, rxq->nb_desc);
#endif
		}
		
		__u16 initial_fill = (rxq->nb_desc * 1) / 4;  /* Fill 25% initially - very conservative to prevent QEMU from consuming all buffers */
		if (initial_fill == 0) {
			initial_fill = 1;
		}
		/* Align to buf_descr_count */
		initial_fill = ALIGN_DOWN(initial_fill, d->buf_descr_count);
		if (initial_fill == 0) {
			initial_fill = d->buf_descr_count;
		}
		
		/* CRITICAL: Don't try to fill more than desc_avail allows */
		__u16 max_fill_by_desc = (desc_avail_before_fill / d->buf_descr_count) * d->buf_descr_count;
		if (initial_fill > max_fill_by_desc) {
#ifdef ENABLE_LOGGING
			console_printf("[VNET] start: Limiting initial_fill from %u to %u (desc_avail=%u only allows %u)\n",
				       initial_fill, max_fill_by_desc, desc_avail_before_fill, max_fill_by_desc);
			uk_pr_warn("[VNET] start: Limiting initial_fill from %u to %u (desc_avail=%u only allows %u)\n",
				   initial_fill, max_fill_by_desc, desc_avail_before_fill, max_fill_by_desc);
#endif
			initial_fill = max_fill_by_desc;
		}
		
		/* Log to serial directly to ensure it appears */
#ifdef ENABLE_LOGGING
		console_puts_serial("[VNET] start: Filling ");
		/* Format initial_fill / buf_descr_count */
		char fill_buf[16];
		memset(fill_buf, 0, sizeof(fill_buf));
		uint32_t fill_val = initial_fill / d->buf_descr_count;
		pos = 0;  /* Reuse pos from earlier declaration */
		if (fill_val == 0) fill_buf[pos++] = '0';
		else {
			char tmp[16];
			int j = 0;
			while (fill_val > 0) { tmp[j++] = '0' + (fill_val % 10); fill_val /= 10; }
			for (int k = j - 1; k >= 0; k--) fill_buf[pos++] = tmp[k];
		}
		fill_buf[pos] = '\0';
		console_puts_serial(fill_buf);
		console_puts_serial(" buffers (50% of ");
		/* Format nb_desc / buf_descr_count */
		char total_buf[16];
		memset(total_buf, 0, sizeof(total_buf));
		uint32_t total_val = rxq->nb_desc / d->buf_descr_count;
		pos = 0;
		if (total_val == 0) total_buf[pos++] = '0';
		else {
			char tmp[16];
			int j = 0;
			while (total_val > 0) { tmp[j++] = '0' + (total_val % 10); total_val /= 10; }
			for (int k = j - 1; k >= 0; k--) total_buf[pos++] = tmp[k];
		}
		total_buf[pos] = '\0';
		console_puts_serial(total_buf);
		console_puts_serial(") initially to queue ");
		/* Format queue ID */
		char qid_buf2[16];
		memset(qid_buf2, 0, sizeof(qid_buf2));
		uint32_t qid_val2 = rxq->lqueue_id;
		pos = 0;
		if (qid_val2 == 0) qid_buf2[pos++] = '0';
		else {
			char tmp[16];
			int j = 0;
			while (qid_val2 > 0) { tmp[j++] = '0' + (qid_val2 % 10); qid_val2 /= 10; }
			for (int k = j - 1; k >= 0; k--) qid_buf2[pos++] = tmp[k];
		}
		qid_buf2[pos] = '\0';
		console_puts_serial(qid_buf2);
		console_puts_serial(" (desc_avail=");
		/* Format desc_avail */
		char desc_buf2[16];
		memset(desc_buf2, 0, sizeof(desc_buf2));
		uint32_t desc_val2 = desc_avail_before_fill;
		pos = 0;
		if (desc_val2 == 0) desc_buf2[pos++] = '0';
		else {
			char tmp[16];
			int j = 0;
			while (desc_val2 > 0) { tmp[j++] = '0' + (desc_val2 % 10); desc_val2 /= 10; }
			for (int k = j - 1; k >= 0; k--) desc_buf2[pos++] = tmp[k];
		}
		desc_buf2[pos] = '\0';
		console_puts_serial(desc_buf2);
		console_puts_serial(")\n");
		console_printf("[VNET] start: Filling %u buffers (25%% of %u) initially to queue %u (desc_avail=%u)\n",
			   initial_fill / d->buf_descr_count, rxq->nb_desc / d->buf_descr_count, rxq->lqueue_id, desc_avail_before_fill);
		uk_pr_info("[VNET] start: Filling %u buffers (50%% of %u) initially to queue %u (desc_avail=%u)\n",
			   initial_fill / d->buf_descr_count, rxq->nb_desc / d->buf_descr_count, rxq->lqueue_id, desc_avail_before_fill);
#endif
		/* Fill initial batch WITH notification */
		int fill_status = virtio_netdev_rx_fillup(d, rxq, initial_fill, 1);
#ifdef ENABLE_LOGGING
		console_printf("[VNET] start: Initial fill completed with status=0x%x\n", fill_status);
		uk_pr_info("[VNET] start: Initial fill completed with status=0x%x\n", fill_status);
#endif
		
		/* Memory barrier ensures writes are visible - no delay needed (callback-based) */
		asm volatile("mfence" ::: "memory");
		
		/* Check if we should fill more buffers */
		/* Only fill more if QEMU has started returning buffers (used_idx increased) */
		if (vrq_diag && vrq_diag->vring.used) {
			volatile __u16 *used_idx_ptr = (volatile __u16 *)&vrq_diag->vring.used->idx;
			asm volatile("mfence" ::: "memory");
			__u16 current_used_idx = *used_idx_ptr;
			
			/* Fill up to 50% total - very conservative to prevent QEMU from consuming all buffers */
			/* We already filled 25%, so fill up to 50% to leave headroom */
			__u16 target_fill = (rxq->nb_desc * 1) / 2;  /* Target 50% */
			target_fill = ALIGN_DOWN(target_fill, d->buf_descr_count);
			__u16 current_fill = initial_fill;
			
			if (current_fill < target_fill) {
				__u16 additional_fill = target_fill - current_fill;
#ifdef ENABLE_LOGGING
				console_printf("[VNET] start: Filling additional %u buffers (target 50%% total)\n",
					   additional_fill / d->buf_descr_count);
				uk_pr_info("[VNET] start: Filling additional %u buffers (target 50%% total), used_idx=%u\n",
					   additional_fill / d->buf_descr_count, current_used_idx);
#endif
				fill_status |= virtio_netdev_rx_fillup(d, rxq, additional_fill, 1);
			} else {
#ifdef ENABLE_LOGGING
				console_printf("[VNET] start: Already at target fill (%u), used_idx=%u\n",
					   current_fill / d->buf_descr_count, current_used_idx);
				uk_pr_info("[VNET] start: Already at target fill (%u), used_idx=%u\n",
					   current_fill / d->buf_descr_count, current_used_idx);
#endif
			}
		}
#ifdef ENABLE_LOGGING
		uk_pr_info("[VNET] start: RX queue %u fill completed with status=0x%x\n", rxq->lqueue_id, fill_status);
		
		/* CRITICAL DIAGNOSTIC: Check queue state AFTER filling */
		if (vrq_diag) {
			uk_pr_info("[VNET] start: RX queue %u AFTER fill: desc_avail=%u, avail->idx=%u, used->idx=%u\n",
				   rxq->lqueue_id, vrq_diag->desc_avail, 
				   vrq_diag->vring.avail ? vrq_diag->vring.avail->idx : 0xFFFF,
				   vrq_diag->vring.used ? vrq_diag->vring.used->idx : 0xFFFF);
		}
#endif
	}
	asm volatile("mfence" ::: "memory");
	
	/* CRITICAL: After filling buffers, ensure available ring is fully visible to QEMU */
	/* Force a complete memory flush of the available ring structure */
	for (i = 0; i < d->rx_vqueue_cnt; i++) {
		struct uk_netdev_rx_queue *rxq = &d->rxqs[i];
		struct virtqueue_vring_local {
			struct virtqueue vq;
			struct vring vring;
		};
		struct virtqueue_vring_local *vrq = __containerof(rxq->vq, struct virtqueue_vring_local, vq);
		
		/* Force flush of available ring */
		virtqueue_flush_avail_idx(rxq->vq);
		
		/* Verify available index is correct */
		volatile __u16 avail_idx = vrq->vring.avail->idx;
#ifdef ENABLE_LOGGING
		console_puts_serial("[VNET] start: Queue ");
		char qid_str[16];
		char tmp[16];
		memset(qid_str, 0, sizeof(qid_str));
		uint32_t qid_val = i;
		int pos = 0;
		int j = 0;
		while (qid_val > 0) {
			tmp[j++] = '0' + (qid_val % 10);
			qid_val /= 10;
		}
		if (j == 0) {
			qid_str[pos++] = '0';
		} else {
			for (int k = j - 1; k >= 0; k--) {
				qid_str[pos++] = tmp[k];
			}
		}
		qid_str[pos] = '\0';
		console_puts_serial(qid_str);
		console_puts_serial(" avail_idx=");
		char idx_str[16];
		memset(idx_str, 0, sizeof(idx_str));
		uint32_t idx_val = avail_idx;
		pos = 0;
		j = 0;
		while (idx_val > 0) {
			tmp[j++] = '0' + (idx_val % 10);
			idx_val /= 10;
		}
		if (j == 0) {
			idx_str[pos++] = '0';
		} else {
			for (int k = j - 1; k >= 0; k--) {
				idx_str[pos++] = tmp[k];
			}
		}
		idx_str[pos] = '\0';
		console_puts_serial(idx_str);
		console_puts_serial(" after fillup\n");
		uk_pr_info("[VNET] start: Queue %u avail_idx=%u after fillup\n", i, avail_idx);
#endif
		
		/* CRITICAL: Send an additional notification to ensure QEMU processes the buffers */
		/* The fillup already notified, but we send another to be sure QEMU sees the update */
		virtqueue_host_notify(rxq->vq);
	}
	asm volatile("mfence" ::: "memory");
	
	/* Memory barrier ensures notifications are visible - no delay needed (callback-based) */
	asm volatile("mfence" ::: "memory");
	
	/* Buffers have been filled and notifications sent - queue setup is complete */
#ifdef ENABLE_LOGGING
	uk_pr_info("[VNET] start: RX buffers filled and notifications sent, queue setup complete\n");
#endif
	
	/* Final diagnostic: Verify queue state after setup */
	for (i = 0; i < d->rx_vqueue_cnt; i++) {
		struct uk_netdev_rx_queue *rxq = &d->rxqs[i];
		__u16 hw_queue_id = rxq->hwvq_id;
		
		/* Diagnostic check */
		virtio_net_diag_queue_state(d, rxq, hw_queue_id);
	}

	return 0;
}

static const struct uk_netdev_ops virtio_netdev_ops = {
	.probe = virtio_netdev_probe,
	.configure = virtio_netdev_configure,
	.rxq_configure = virtio_netdev_rx_queue_setup,
	.txq_configure = virtio_netdev_tx_queue_setup,
	.start = virtio_net_start,
	.rxq_intr_enable = virtio_net_rx_intr_enable,
	.rxq_intr_disable = virtio_net_rx_intr_disable,
	.info_get = virtio_net_info_get,
	.promiscuous_get = virtio_net_promisc_get,
	.hwaddr_get = virtio_net_mac_get,
	.mtu_get = virtio_net_mtu_get,
	.txq_info_get = virtio_netdev_txq_info_get,
	.rxq_info_get = virtio_netdev_rxq_info_get,
};

static int virtio_net_add_dev(struct virtio_dev *vdev)
{
	struct virtio_net_device *vndev;
	int rc = 0;

	UK_ASSERT(vdev != NULL);

	vndev = kmalloc(sizeof(*vndev));
	memset(vndev, 0, sizeof(*vndev));
	if (!vndev) {
		rc = -ENOMEM;
		goto err_out;
	}
	vndev->vdev = vdev;
	vndev->netdev.rx_one = virtio_netdev_recv;
	vndev->netdev.tx_one = virtio_netdev_xmit;
	vndev->netdev.ops = &virtio_netdev_ops;

	rc = uk_netdev_drv_register(&vndev->netdev, a, drv_name);
	if (rc < 0) {
#ifdef ENABLE_LOGGING
		uk_pr_err("Failed to register virtio-net device with libuknet\n");
#endif
		goto err_netdev_data;
	}
	vndev->uid = rc;
	rc = 0;
	vndev->promisc = 0;

	vndev->max_vqueue_pairs = 1;
#ifdef ENABLE_LOGGING
	uk_pr_debug("virtio-net device registered with libuknet\n");
#endif

exit:
	return rc;
err_netdev_data:
	kfree(vndev);
err_out:
	goto exit;
}

static int virtio_net_drv_init(struct uk_alloc *drv_allocator)
{
	if (!drv_allocator)
		return -EINVAL;

	a = drv_allocator;
	return 0;
}

static const struct virtio_dev_id vnet_dev_id[] = {
	{VIRTIO_ID_NET},
	{VIRTIO_ID_INVALID}
};

static struct virtio_driver vnet_drv = {
	.dev_ids = vnet_dev_id,
	.init    = virtio_net_drv_init,
	.add_dev = virtio_net_add_dev
};

/* Explicit registration function - constructors don't work in freestanding mode */
void virtio_net_register_driver(void) {
	extern void virtio_bus_register_driver(struct virtio_driver *drv);
	virtio_bus_register_driver(&vnet_drv);
}

/* Keep constructor for compatibility, but also allow explicit registration */
VIRTIO_BUS_REGISTER_DRIVER(vnet_drv)

'''

# src/include/pci.h
SRC_INCLUDE_PCI_H = r'''#ifndef __PCI_H__
#define __PCI_H__

#include <stdint.h>

/* PCI configuration space access */
uint32_t pci_config_read(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset);
void pci_config_write(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset, uint32_t value);
uint8_t pci_config_read8(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset);
void pci_config_write8(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset, uint8_t value);
uint16_t pci_config_read16(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset);
void pci_config_write16(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset, uint16_t value);

/* Read PCI BAR (Base Address Register) */
uint32_t pci_read_bar(uint8_t bus, uint8_t device, uint8_t function, uint8_t bar_num);

/* Find virtio-net device */
int pci_find_virtio_net(uint8_t *bus, uint8_t *device, uint8_t *function);

/* PCI capability scanning */
#define PCI_CAPABILITY_LIST 0x34
#define PCI_CAP_ID_VIRTIO_PCI_COMMON 0x09
#define PCI_CAP_ID_VIRTIO_PCI_NOTIFY 0x02
#define PCI_CAP_ID_VIRTIO_PCI_ISR 0x03
#define PCI_CAP_ID_VIRTIO_PCI_DEVICE 0x04

/* Find PCI capability */
uint8_t pci_find_capability(uint8_t bus, uint8_t device, uint8_t function, uint8_t cap_id);

#endif /* __PCI_H__ */

'''

# src/include/sys/socket.h
SRC_INCLUDE_SYS_SOCKET_H = r'''#ifndef _SYS_SOCKET_H
#define _SYS_SOCKET_H

#include <stddef.h>
#include "../uk/essentials.h"

/* Socket types */
#define SOCK_STREAM    1
#define SOCK_DGRAM     2
#define SOCK_RAW       3
#define SOCK_RDM       4
#define SOCK_SEQPACKET 5
#define SOCK_NONBLOCK  04000
#define SOCK_CLOEXEC   02000000

/* Address families */
#define AF_UNSPEC      0
#define AF_UNIX        1
#define AF_INET        2
#define AF_NETLINK     16

/* Protocol families */
#define PF_UNSPEC      AF_UNSPEC
#define PF_UNIX        AF_UNIX
#define PF_INET        AF_INET
#define PF_NETLINK     AF_NETLINK

/* Socket address structure */
struct sockaddr {
	__u16 sa_family;
	char sa_data[14];
};

/* Socket length type */
typedef __u32 socklen_t;

/* Shutdown flags */
#define SHUT_RD        0
#define SHUT_WR        1
#define SHUT_RDWR      2

#endif /* _SYS_SOCKET_H */

'''

# src/include/uk/arch/limits.h
SRC_INCLUDE_UK_ARCH_LIMITS_H = r'''#ifndef __UK_ARCH_LIMITS_H__
#define __UK_ARCH_LIMITS_H__

#include "../essentials.h"

#define __PAGE_SHIFT 12
#define __PAGE_SIZE  (1UL << __PAGE_SHIFT)
#define __U16_MAX    UINT16_MAX

#endif /* __UK_ARCH_LIMITS_H__ */

'''

# src/include/uk/arch/types.h
SRC_INCLUDE_UK_ARCH_TYPES_H = r'''#ifndef __UK_ARCH_TYPES_H__
#define __UK_ARCH_TYPES_H__

#include "../essentials.h"

#endif /* __UK_ARCH_TYPES_H__ */

'''

# src/include/uk/assert.h
SRC_INCLUDE_UK_ASSERT_H = r'''#ifndef __UK_ASSERT_H__
#define __UK_ASSERT_H__

#include "essentials.h"

/* Forward declaration */
void console_puts(const char *str);

/* Simple assertion - halt on failure */
#define UK_ASSERT(cond) \
    do { \
        if (!(cond)) { \
            console_puts("[ASSERT FAIL] " __STRINGIFY(cond) "\n"); \
            for(;;) asm volatile("hlt"); \
        } \
    } while(0)

#endif /* __UK_ASSERT_H__ */

'''

# src/include/uk/bitops.h
SRC_INCLUDE_UK_BITOPS_H = r'''#ifndef __UK_BITOPS_H__
#define __UK_BITOPS_H__

#include "essentials.h"

#define UK_BIT(nr) (1UL << (nr))

#endif /* __UK_BITOPS_H__ */

'''

# src/include/uk/errno.h
SRC_INCLUDE_UK_ERRNO_H = r'''#ifndef __UK_ERRNO_H__
#define __UK_ERRNO_H__

#define EINVAL        22
#define ENOSPC        28
#define ENOMEM        12
#define ENOBUFS       105
#define ENOTSUP       95
#define EBUSY         16
#define ENOMSG        42
#define EAFNOSUPPORT  97
#define EADDRNOTAVAIL 99
#define ENOTCONN      107
#define ENOPROTOOPT   92
#define EDESTADDRREQ  89
#define EAGAIN        11
#define EIO           5
#define EOPNOTSUPP    95
#define EADDRINUSE    98
#define EHOSTUNREACH  113
#define EFAULT        14
#define MSG_TRUNC     0x20

#endif /* __UK_ERRNO_H__ */

'''

# src/include/uk/errptr.h
SRC_INCLUDE_UK_ERRPTR_H = r'''#ifndef __UK_ERRPTR_H__
#define __UK_ERRPTR_H__

#include "essentials.h"

#define ERR2PTR(err) ((void *)(intptr_t)(err))
#define PTR2ERR(ptr) ((int)(intptr_t)(ptr))
#define PTRISERR(ptr) ((intptr_t)(ptr) < 0)

#endif /* __UK_ERRPTR_H__ */

'''

# src/include/uk/essentials.h
SRC_INCLUDE_UK_ESSENTIALS_H = r'''#ifndef __UK_ESSENTIALS_H__
#define __UK_ESSENTIALS_H__

#include <stddef.h>
#include <stdint.h>
#include <stdbool.h>

/* ssize_t is not in freestanding mode, define it */
#ifndef _SSIZE_T_DEFINED
#define _SSIZE_T_DEFINED
typedef long ssize_t;
#endif

/* Type definitions */
typedef uint8_t  __u8;
typedef uint16_t __u16;
typedef uint32_t __u32;
typedef uint64_t __u64;
typedef int8_t   __s8;
typedef int16_t __s16;
typedef int32_t __s32;
typedef int64_t __s64;

typedef size_t __sz;
typedef ssize_t __ssz;

/* Alignment macros */
#define ALIGN_UP(x, a)   (((x) + (a) - 1) & ~((a) - 1))
#define ALIGN_DOWN(x, a) ((x) & ~((a) - 1))

/* Power of 2 check */
#define POWER_OF_2(x) (((x) != 0) && (((x) & ((x) - 1)) == 0))

/* Min/Max */
#define MIN(a, b) ((a) < (b) ? (a) : (b))
#define MAX(a, b) ((a) > (b) ? (a) : (b))

/* Container of */
#define __containerof(ptr, type, member) \
    ((type *)((char *)(ptr) - __offsetof(type, member)))

#define __offsetof(type, member) \
    ((__sz) &((type *)0)->member)

/* Unused attribute */
#define __maybe_unused __attribute__((unused))
#define __unused __attribute__((unused))

/* Branch prediction hints */
#define likely(x)   __builtin_expect(!!(x), 1)
#define unlikely(x) __builtin_expect(!!(x), 0)

/* Error handling */
#define ERR2PTR(err) ((void *)(intptr_t)(err))
#define PTR2ERR(ptr) ((int)(intptr_t)(ptr))
#define PTRISERR(ptr) ((intptr_t)(ptr) < 0)

/* Stringify */
#define __XSTRINGIFY(x) #x
#define __STRINGIFY(x) __XSTRINGIFY(x)

#endif /* __UK_ESSENTIALS_H__ */

'''

# src/include/uk/file/iovutil.h
SRC_INCLUDE_UK_FILE_IOVUTIL_H = r'''#ifndef __UK_FILE_IOVUTIL_H__
#define __UK_FILE_IOVUTIL_H__

#include "../essentials.h"
#include "../socket_driver.h"
#include <stddef.h>

/* Forward declaration - memcpy is provided by kernel/string.c */
void *memcpy(void *dest, const void *src, size_t n);

/* Scatter data from a buffer into iovec array */
static inline __sz uk_iov_scatter(struct iovec *iov, int iovcnt,
				  const void *buf, __sz len,
				  __sz *iovi, __sz *cur)
{
	__sz total = 0;
	__sz remaining = len;
	const __u8 *src = (const __u8 *)buf;

	if (!iovi || !cur)
		return 0;

	while (*iovi < (__sz)iovcnt && remaining > 0) {
		__sz iov_remaining = iov[*iovi].iov_len - *cur;
		__sz to_copy = MIN(remaining, iov_remaining);

		if (to_copy > 0) {
			memcpy((__u8 *)iov[*iovi].iov_base + *cur, src, to_copy);
			src += to_copy;
			total += to_copy;
			remaining -= to_copy;
			*cur += to_copy;

			if (*cur >= iov[*iovi].iov_len) {
				*cur = 0;
				(*iovi)++;
			}
		} else {
			break;
		}
	}

	return total;
}

/* Gather data from iovec array into a buffer */
static inline __sz uk_iov_gather(void *buf, __sz len,
				 const struct iovec *iov, int iovcnt,
				 __sz *iovi, __sz *cur)
{
	__sz total = 0;
	__sz remaining = len;
	__u8 *dst = (__u8 *)buf;

	if (!iovi || !cur)
		return 0;

	while (*iovi < (__sz)iovcnt && remaining > 0) {
		__sz iov_remaining = iov[*iovi].iov_len - *cur;
		__sz to_copy = MIN(remaining, iov_remaining);

		if (to_copy > 0) {
			memcpy(dst, (__u8 *)iov[*iovi].iov_base + *cur, to_copy);
			dst += to_copy;
			total += to_copy;
			remaining -= to_copy;
			*cur += to_copy;

			if (*cur >= iov[*iovi].iov_len) {
				*cur = 0;
				(*iovi)++;
			}
		} else {
			break;
		}
	}

	return total;
}

#endif /* __UK_FILE_IOVUTIL_H__ */

'''

# src/include/uk/mbox.h
SRC_INCLUDE_UK_MBOX_H = r'''#ifndef __UK_MBOX_H__
#define __UK_MBOX_H__

#include "essentials.h"
#include <stddef.h>

struct uk_alloc;

/* Simple mailbox structure */
struct uk_mbox {
	void **messages;
	__u32 capacity;
	__u32 head;
	__u32 tail;
	__u32 count;
};

/* Create a mailbox */
struct uk_mbox *uk_mbox_create(struct uk_alloc *a, __u32 capacity);

/* Free a mailbox */
void uk_mbox_free(struct uk_alloc *a, struct uk_mbox *mbox);

/* Try to receive a message (non-blocking) */
int uk_mbox_recv_try(struct uk_mbox *mbox, void **msg);

/* Send a message (non-blocking) */
int uk_mbox_send_try(struct uk_mbox *mbox, void *msg);

#endif /* __UK_MBOX_H__ */

'''

# src/include/uk/netbuf.h
SRC_INCLUDE_UK_NETBUF_H = r'''#ifndef __UK_NETBUF_H__
#define __UK_NETBUF_H__

#include "essentials.h"
#include "sglist.h"

/* Netbuf flags */
#define UK_NETBUF_F_PARTIAL_CSUM  (1 << 0)
#define UK_NETBUF_F_GSO_TCPV4     (1 << 1)
#define UK_NETBUF_F_DATA_VALID    (1 << 2)

struct uk_netbuf {
    void *data;
    __sz len;
    __sz buflen;
    __u16 flags;
    __u16 csum_start;
    __u16 csum_offset;
    __u16 header_len;
    __u16 gso_size;
    struct uk_netbuf *next;
};

/* Allocate/free netbuf */
struct uk_netbuf *uk_netbuf_alloc(__sz size);
void uk_netbuf_free(struct uk_netbuf *pkt);

/* Header manipulation */
int uk_netbuf_header(struct uk_netbuf *pkt, __s16 len);

/* Append netbuf to chain */
void uk_netbuf_append(struct uk_netbuf *head, struct uk_netbuf *tail);

/* Append to sglist */
int uk_netbuf_sglist_append(struct uk_sglist *sg, struct uk_netbuf *pkt);

#endif /* __UK_NETBUF_H__ */

'''

# src/include/uk/netdev.h
SRC_INCLUDE_UK_NETDEV_H = r'''#ifndef __UK_NETDEV_H__
#define __UK_NETDEV_H__

#include "essentials.h"
#include "netbuf.h"
#include <stdint.h>

/* Network constants */
#define UK_ETH_HDR_UNTAGGED_LEN  14
#define UK_ETH_PAYLOAD_MAXLEN    1500
#define UK_NETDEV_HWADDR_LEN     6

/* Netdev features */
#define UK_NETDEV_F_RXQ_INTR     (1 << 0)
#define UK_NETDEV_F_PARTIAL_CSUM (1 << 1)
#define UK_NETDEV_F_TSO4         (1 << 2)
#define UK_NETDEV_F_LRO          (1 << 3)

/* Netdev status */
#define UK_NETDEV_STATUS_SUCCESS  0x01
#define UK_NETDEV_STATUS_MORE    0x02
#define UK_NETDEV_STATUS_UNDERRUN 0x04

struct uk_alloc;

struct uk_hwaddr {
    __u8 addr_bytes[UK_NETDEV_HWADDR_LEN];
};

struct uk_netdev_info {
    __u16 max_rx_queues;
    __u16 max_tx_queues;
    __u16 max_mtu;
    __u16 nb_encap_tx;
    __u16 nb_encap_rx;
    __u16 ioalign;
    __u32 features;
};

struct uk_netdev_queue_info {
    __u16 nb_min;
    __u16 nb_max;
    int nb_is_power_of_two;
};

struct uk_netdev_conf {
    __u16 nb_rx_queues;
    __u16 nb_tx_queues;
    int lro;
};

/* Allocator callback - must be defined before structs that use it */
typedef __u16 (*uk_netdev_alloc_rxpkts)(void *argp, struct uk_netbuf **pkts, __u16 count);

struct uk_netdev_rxqueue_conf {
    struct uk_alloc *a;
    uk_netdev_alloc_rxpkts alloc_rxpkts;
    void *alloc_rxpkts_argp;
    void *callback;
    void *callback_cookie;
#ifdef CONFIG_LIBUKNETDEV_DISPATCHERTHREADS
    void *s;
#endif
};

struct uk_netdev_txqueue_conf {
    struct uk_alloc *a;
};

struct uk_netdev_rx_queue;
struct uk_netdev_tx_queue;

/* Forward declarations */
struct uk_netdev_data;
struct uk_netdev_event_handler;

/* Netdev states */
enum uk_netdev_state {
    UK_NETDEV_UNPROBED = 0,
    UK_NETDEV_UNCONFIGURED,
    UK_NETDEV_CONFIGURED,
    UK_NETDEV_RUNNING
};

/* Event handler */
struct uk_netdev_event_handler {
    void *callback;
    void *cookie;
};

struct uk_netdev_ops {
    int (*probe)(struct uk_netdev *n);
    int (*configure)(struct uk_netdev *n, const struct uk_netdev_conf *conf);
    struct uk_netdev_rx_queue *(*rxq_configure)(struct uk_netdev *n,
                                                 __u16 queue_id, __u16 nb_desc,
                                                 struct uk_netdev_rxqueue_conf *conf);
    struct uk_netdev_tx_queue *(*txq_configure)(struct uk_netdev *n,
                                                 __u16 queue_id, __u16 nb_desc,
                                                 struct uk_netdev_txqueue_conf *conf);
    int (*start)(struct uk_netdev *n);
    int (*rxq_intr_enable)(struct uk_netdev *n, struct uk_netdev_rx_queue *queue);
    int (*rxq_intr_disable)(struct uk_netdev *n, struct uk_netdev_rx_queue *queue);
    void (*info_get)(struct uk_netdev *dev, struct uk_netdev_info *dev_info);
    unsigned (*promiscuous_get)(struct uk_netdev *n);
    const struct uk_hwaddr *(*hwaddr_get)(struct uk_netdev *n);
    __u16 (*mtu_get)(struct uk_netdev *n);
    int (*txq_info_get)(struct uk_netdev *dev, __u16 queue_id,
                       struct uk_netdev_queue_info *qinfo);
    int (*rxq_info_get)(struct uk_netdev *dev, __u16 queue_id,
                       struct uk_netdev_queue_info *qinfo);
};

struct uk_netdev {
    int (*rx_one)(struct uk_netdev *dev, struct uk_netdev_rx_queue *queue,
                  struct uk_netbuf **pkt);
    int (*tx_one)(struct uk_netdev *dev, struct uk_netdev_tx_queue *queue,
                  struct uk_netbuf *pkt);
    const struct uk_netdev_ops *ops;
    __u8 state;
    
    /* Internal fields */
    struct uk_netdev_data *_data;
    struct uk_netdev *_list_next;
    struct uk_netdev_rx_queue *_rx_queue[8];
    struct uk_netdev_tx_queue *_tx_queue[8];
    void *scratch_pad;  /* For driver-specific data */
};

/* Driver registration */
int uk_netdev_drv_register(struct uk_netdev *dev, struct uk_alloc *a, const char *name);

/* Driver callbacks */
void uk_netdev_drv_rx_event(struct uk_netdev *dev, __u16 queue_id);
void uk_netdev_drv_tx_space_available(struct uk_netdev *dev, __u16 queue_id);

/* Netdev management */
unsigned int uk_netdev_count(void);
struct uk_netdev *uk_netdev_get(unsigned int id);
uint16_t uk_netdev_id_get(struct uk_netdev *dev);
const char *uk_netdev_drv_name_get(struct uk_netdev *dev);
enum uk_netdev_state uk_netdev_state_get(struct uk_netdev *dev);

/* Netdev operations */
int uk_netdev_probe(struct uk_netdev *dev);
void uk_netdev_info_get(struct uk_netdev *dev, struct uk_netdev_info *dev_info);
int uk_netdev_configure(struct uk_netdev *dev, const struct uk_netdev_conf *dev_conf);
int uk_netdev_rxq_configure(struct uk_netdev *dev, uint16_t queue_id,
                           uint16_t nb_desc, struct uk_netdev_rxqueue_conf *rx_conf);
int uk_netdev_txq_configure(struct uk_netdev *dev, uint16_t queue_id,
                           uint16_t nb_desc, struct uk_netdev_txqueue_conf *tx_conf);
void uk_netdev_txq_register_callback(struct uk_netdev *dev, uint16_t queue_id,
                                     void *callback, void *cookie);
int uk_netdev_start(struct uk_netdev *dev);
const struct uk_hwaddr *uk_netdev_hwaddr_get(struct uk_netdev *dev);
unsigned uk_netdev_promiscuous_get(struct uk_netdev *dev);
uint16_t uk_netdev_mtu_get(struct uk_netdev *dev);

/* Check for TX completions and process them (callback-based) */
int uk_netdev_tx_completions_check(struct uk_netdev *dev, uint16_t queue_id);

/* Convenience wrappers */
static inline int uk_netdev_rx_one(struct uk_netdev *dev, uint16_t queue_id,
                                   struct uk_netbuf **pkt) {
    UK_ASSERT(dev);
    UK_ASSERT(dev->rx_one);
    UK_ASSERT(queue_id < 8);
    UK_ASSERT(dev->_rx_queue[queue_id]);
    return dev->rx_one(dev, dev->_rx_queue[queue_id], pkt);
}

static inline int uk_netdev_tx_one(struct uk_netdev *dev, uint16_t queue_id,
                                   struct uk_netbuf *pkt) {
    UK_ASSERT(dev);
    UK_ASSERT(dev->tx_one);
    UK_ASSERT(queue_id < 8);
    UK_ASSERT(dev->_tx_queue[queue_id]);
    return dev->tx_one(dev, dev->_tx_queue[queue_id], pkt);
}

static inline int uk_netdev_rxq_intr_enable(struct uk_netdev *dev, uint16_t queue_id) {
    UK_ASSERT(dev);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->rxq_intr_enable);
    UK_ASSERT(queue_id < 8);
    UK_ASSERT(dev->_rx_queue[queue_id]);
    return dev->ops->rxq_intr_enable(dev, dev->_rx_queue[queue_id]);
}

static inline int uk_netdev_rxq_intr_disable(struct uk_netdev *dev, uint16_t queue_id) {
    UK_ASSERT(dev);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->rxq_intr_disable);
    UK_ASSERT(queue_id < 8);
    UK_ASSERT(dev->_rx_queue[queue_id]);
    return dev->ops->rxq_intr_disable(dev, dev->_rx_queue[queue_id]);
}

/* Status helpers */
#define uk_netdev_status_test_set(status, flag) ((status) & (flag))
#define uk_netdev_status_notready(status) ((status) < 0)
#define uk_netdev_status_more(status) (uk_netdev_status_test_set(status, UK_NETDEV_STATUS_MORE))

#endif /* __UK_NETDEV_H__ */

'''

# src/include/uk/netdev_core.h
SRC_INCLUDE_UK_NETDEV_CORE_H = r'''#ifndef __UK_NETDEV_CORE_H__
#define __UK_NETDEV_CORE_H__

#include "netdev.h"

#endif /* __UK_NETDEV_CORE_H__ */

'''

# src/include/uk/netdev_driver.h
SRC_INCLUDE_UK_NETDEV_DRIVER_H = r'''#ifndef __UK_NETDEV_DRIVER_H__
#define __UK_NETDEV_DRIVER_H__

#include "netdev.h"

#endif /* __UK_NETDEV_DRIVER_H__ */

'''

# src/include/uk/netlink/driver.h
SRC_INCLUDE_UK_NETLINK_DRIVER_H = r'''#ifndef __UK_NETLINK_DRIVER_H__
#define __UK_NETLINK_DRIVER_H__

#include "../essentials.h"
#include "../socket_driver.h"
#include <stdint.h>

struct uk_alloc;
struct uk_streambuf;

/* Netlink message header (Linux-compatible) */
struct nlmsghdr {
	__u32 nlmsg_len;   /* Length of message including header */
	__u16 nlmsg_type;   /* Message type */
	__u16 nlmsg_flags;  /* Additional flags */
	__u32 nlmsg_seq;   /* Sequence number */
	__u32 nlmsg_pid;   /* PID of the process sending the message */
};

/* Netlink address structure */
struct sockaddr_nl {
	__u16 nl_family;  /* AF_NETLINK */
	__u16 nl_pad;     /* Zero */
	__u32 nl_pid;     /* Port ID */
	__u32 nl_groups;  /* Multicast groups mask */
};

/* Netlink context */
struct nl_ctx {
	struct uk_alloc *allocator;
	const struct posix_netlink_protocol *drv;
	__u32 nl_pid;
	__u32 nl_groups;
	__u8 flags;
	void *nl_recvqueue;  /* Mailbox for received messages */
};

/* Netlink protocol operations */
struct posix_netlink_protocol_ops {
	int (*create)(struct nl_ctx *ctx);
	void (*close)(struct nl_ctx *ctx);
	int (*handle)(struct nl_ctx *ctx, const struct nlmsghdr *nlh);
};

/* Netlink protocol driver */
struct posix_netlink_protocol {
	int protocol;
	const char *libname;
	const struct posix_netlink_protocol_ops *ops;
};

/* Netlink message macros */
#define NLMSG_ALIGN(len) (((len) + 3) & ~3)
#define NLMSG_HDRLEN ((__u32)sizeof(struct nlmsghdr))
#define NLMSG_LENGTH(len) ((len) + NLMSG_HDRLEN)
#define NLMSG_SPACE(len) NLMSG_ALIGN(NLMSG_LENGTH(len))
#define NLMSG_DATA(nlh) ((void *)(((char *)(nlh)) + NLMSG_HDRLEN))
#define NLMSG_NEXT(nlh, len) \
	((len) -= NLMSG_ALIGN((nlh)->nlmsg_len), \
	 (struct nlmsghdr *)(((char *)(nlh)) + NLMSG_ALIGN((nlh)->nlmsg_len)))
#define NLMSG_OK(nlh, len) \
	((len) >= (__u32)NLMSG_HDRLEN && \
	 (nlh)->nlmsg_len >= NLMSG_HDRLEN && \
	 (nlh)->nlmsg_len <= (len))
#define NLMSG_PAYLOAD(nlh, len) ((nlh)->nlmsg_len - NLMSG_ALIGN(len))

/* Netlink protocol registration */
extern int posix_netlink_protocol_register(struct posix_netlink_protocol *proto);

#define POSIX_NETLINK_PROTOCOL_REGISTER(protocol, libname, ops) \
	static struct posix_netlink_protocol \
	__posix_netlink_protocol_##protocol = { \
		.protocol = protocol, \
		.libname = libname, \
		.ops = ops \
	}; \
	static void __attribute__((constructor)) \
	__posix_netlink_protocol_register_##protocol(void) { \
		posix_netlink_protocol_register(&__posix_netlink_protocol_##protocol); \
	}

/* Helper to get netlink context PID */
static inline __u32 nl_ctx_pid(struct nl_ctx *ctx) {
	return ctx ? ctx->nl_pid : 0;
}

/* Netlink address family */
#define AF_NETLINK 16

/* Netlink protocol numbers */
#define NETLINK_ROUTE 0
#define NETLINK_UNUSED 1
#define NETLINK_USERSOCK 2
#define NETLINK_FIREWALL 3
#define NETLINK_SOCK_DIAG 4
#define NETLINK_NFLOG 5
#define NETLINK_XFRM 6
#define NETLINK_SELINUX 7
#define NETLINK_ISCSI 8
#define NETLINK_AUDIT 9
#define NETLINK_FIB_LOOKUP 10
#define NETLINK_CONNECTOR 11
#define NETLINK_NETFILTER 12
#define NETLINK_IP6_FW 13
#define NETLINK_DNRTMSG 14
#define NETLINK_KOBJECT_UEVENT 15
#define NETLINK_GENERIC 16

#endif /* __UK_NETLINK_DRIVER_H__ */

'''

# src/include/uk/print.h
SRC_INCLUDE_UK_PRINT_H = r'''#ifndef __UK_PRINT_H__
#define __UK_PRINT_H__

#include <stdint.h>
#include "essentials.h"

/* Forward declaration */
void console_puts(const char *str);
void console_putchar(char c);

/* Print levels */
#define UK_LOG_NONE   0
#define UK_LOG_ERROR  1
#define UK_LOG_WARN   2
#define UK_LOG_INFO   3
#define UK_LOG_DEBUG  4

/* Simple print macros - redirect to console */
#define uk_pr_err(fmt, ...)   console_printf("[ERR] " fmt, ##__VA_ARGS__)
#define uk_pr_warn(fmt, ...)  console_printf("[WARN] " fmt, ##__VA_ARGS__)
#define uk_pr_info(fmt, ...)  console_printf("[INFO] " fmt, ##__VA_ARGS__)
#define uk_pr_debug(fmt, ...) /* Disable debug for now */

/* Format string helpers */
#define __PRIu8  "u"
#define __PRIu16 "u"
#define __PRIu32 "u"
#define __PRIu64 "llu"
#define PRIu16   "u"
#define PRIu32   "u"
#define PRIu8    "u"

/* Simple printf implementation */
extern void console_printf(const char *fmt, ...);

#endif /* __UK_PRINT_H__ */

'''

# src/include/uk/sglist.h
SRC_INCLUDE_UK_SGLIST_H = r'''#ifndef __UK_SGLIST_H__
#define __UK_SGLIST_H__

#include "essentials.h"

struct uk_sglist_seg {
    void *sg_base;
    __sz sg_len;
};

struct uk_sglist {
    struct uk_sglist_seg *sg_segs;
    __u16 sg_nseg;
    __u16 sg_nseg_max;
};

static inline void uk_sglist_init(struct uk_sglist *sg, __u16 max_segs,
                                  struct uk_sglist_seg *segs) {
    sg->sg_segs = segs;
    sg->sg_nseg = 0;
    sg->sg_nseg_max = max_segs;
}

static inline void uk_sglist_reset(struct uk_sglist *sg) {
    sg->sg_nseg = 0;
}

static inline int uk_sglist_append(struct uk_sglist *sg, void *base, __sz len) {
    if (sg->sg_nseg >= sg->sg_nseg_max)
        return -1;
    
    sg->sg_segs[sg->sg_nseg].sg_base = base;
    sg->sg_segs[sg->sg_nseg].sg_len = len;
    sg->sg_nseg++;
    return 0;
}

static inline __sz uk_sglist_length(struct uk_sglist *sg) {
    __sz total = 0;
    __u16 i;
    for (i = 0; i < sg->sg_nseg; i++)
        total += sg->sg_segs[i].sg_len;
    return total;
}

#endif /* __UK_SGLIST_H__ */

'''

# src/include/uk/socket_driver.h
SRC_INCLUDE_UK_SOCKET_DRIVER_H = r'''#ifndef __UK_SOCKET_DRIVER_H__
#define __UK_SOCKET_DRIVER_H__

#include "essentials.h"
#include "errno.h"
#include <stddef.h>

struct uk_alloc;

/* Forward declarations */
typedef struct posix_sock posix_sock;
typedef struct posix_socket_driver posix_socket_driver;

/* Socket operations structure */
struct posix_socket_ops {
	void *(*create)(struct posix_socket_driver *drv, int family, int type, int protocol);
	int (*accept4)(posix_sock *s, void *addr, __u32 *addr_len, int flags);
	int (*bind)(posix_sock *s, const void *addr, __u32 addr_len);
	int (*shutdown)(posix_sock *s, int how);
	int (*getpeername)(posix_sock *s, void *restrict addr, __u32 *restrict addr_len);
	int (*getsockname)(posix_sock *s, void *restrict addr, __u32 *restrict addr_len);
	int (*getsockopt)(posix_sock *s, int lvl, int opt, void *optval, __u32 *optlen);
	int (*setsockopt)(posix_sock *s, int lvl, int opt, const void *val, __u32 optlen);
	int (*connect)(posix_sock *s, const void *addr, __u32 addr_len);
	int (*listen)(posix_sock *s, int backlog);
	__ssz (*recvfrom)(posix_sock *s, void *buf, __sz len, int flags,
			  void *from, __u32 *fromlen);
	__ssz (*recvmsg)(posix_sock *s, struct msghdr *msg, int flags);
	__ssz (*sendmsg)(posix_sock *s, const struct msghdr *msg, int flags);
	__ssz (*sendto)(posix_sock *s, const void *buf, __sz len, int flags,
			const void *dest_addr, __u32 addrlen);
	int (*socketpair)(struct posix_socket_driver *d, int family, int type,
			  int prot, void *usockvec[2]);
	int (*close)(posix_sock *s);
	int (*ioctl)(posix_sock *s, int request, void *argp);
	void (*poll_setup)(posix_sock *s);
};

/* Socket structure */
struct posix_sock {
	struct posix_socket_driver *driver;
	void *data;  /* Driver-specific data */
	int family;
	int type;
	int protocol;
};

/* Socket driver structure */
struct posix_socket_driver {
	struct uk_alloc *allocator;
	const struct posix_socket_ops *ops;
};

/* msghdr structure */
struct msghdr {
	void *msg_name;
	__u32 msg_namelen;
	struct iovec *msg_iov;
	int msg_iovlen;
	void *msg_control;
	__u32 msg_controllen;
	int msg_flags;
};

/* iovec structure */
struct iovec {
	void *iov_base;
	__sz iov_len;
};

/* Socket family registration */
#define POSIX_SOCKET_FAMILY_REGISTER(family, ops) \
	static void __attribute__((constructor)) \
	__posix_socket_family_register_##family(void) { \
		extern int posix_socket_family_register(int, const struct posix_socket_ops *); \
		posix_socket_family_register(family, ops); \
	}

/* Helper to get socket data */
static inline void *posix_sock_get_data(posix_sock *s) {
	return s ? s->data : NULL;
}

/* Socket family registration function */
int posix_socket_family_register(int family, const struct posix_socket_ops *ops);

/* Socket creation */
posix_sock *posix_socket_create(int family, int type, int protocol, struct uk_alloc *a);

#endif /* __UK_SOCKET_DRIVER_H__ */

'''

# src/include/uk/streambuf.h
SRC_INCLUDE_UK_STREAMBUF_H = r'''#ifndef __UK_STREAMBUF_H__
#define __UK_STREAMBUF_H__

#include "essentials.h"
#include <stddef.h>

struct uk_alloc;

/* Simple streambuf structure */
struct uk_streambuf {
	__u8 *data;
	__sz len;
	__sz buflen;
	struct uk_alloc *allocator;
};

/* Create a streambuf */
struct uk_streambuf *nlbuf_alloc(struct uk_alloc *a, __sz len);

/* Free a streambuf */
void nlbuf_free(struct uk_streambuf *buf);

/* Get streambuf data pointer */
static inline void *nlbuf_data(struct uk_streambuf *buf) {
	return buf ? buf->data : NULL;
}

/* Get streambuf length */
static inline __sz nlbuf_len(struct uk_streambuf *buf) {
	return buf ? buf->len : 0;
}

#endif /* __UK_STREAMBUF_H__ */

'''

# src/include/virtio/virtio_bus.h
SRC_INCLUDE_VIRTIO_VIRTIO_BUS_H = r'''#ifndef __VIRTIO_BUS_H__
#define __VIRTIO_BUS_H__

#include "../uk/essentials.h"

#define VIRTIO_ID_NET      1
#define VIRTIO_ID_INVALID  0xFFFF

struct virtio_dev_id {
    __u16 device_id;
};

struct virtio_driver;

struct virtio_dev {
    __u64 features;
    void *priv;
};

/* Feature macros */
#define VIRTIO_FEATURE_HAS(features, bit) \
    ((features) & (1ULL << (bit)))

#define VIRTIO_FEATURE_SET(features, bit) \
    ((features) |= (1ULL << (bit)))

/* Feature bits */
#define VIRTIO_F_VERSION_1           32
#define VIRTIO_F_EVENT_IDX          29
#define VIRTIO_NET_F_CSUM           0
#define VIRTIO_NET_F_GUEST_CSUM    1
#define VIRTIO_NET_F_MAC           5
#define VIRTIO_NET_F_GSO           6
#define VIRTIO_NET_F_GUEST_TSO4    7
#define VIRTIO_NET_F_GUEST_TSO6    8
#define VIRTIO_NET_F_HOST_TSO4     11
#define VIRTIO_NET_F_MRG_RXBUF     15
#define VIRTIO_NET_F_STATUS        16
#define VIRTIO_NET_F_MTU           3
#define VIRTIO_NET_F_GUEST_ANNOUNCE 21
#define VIRTIO_NET_F_HASH_REPORT   57

/* Status bits */
#define VIRTIO_CONFIG_STATUS_ACK       1
#define VIRTIO_CONFIG_STATUS_DRIVER    2
#define VIRTIO_CONFIG_STATUS_DRIVER_OK 4
#define VIRTIO_CONFIG_STATUS_FEATURES_OK 8
#define VIRTIO_CONFIG_STATUS_FAIL      128

/* Legacy PCI register offsets (I/O space access) */
#define VIRTIO_PCI_HOST_FEATURES        0x00
#define VIRTIO_PCI_GUEST_FEATURES       0x04
#define VIRTIO_PCI_QUEUE_PFN            0x08
#define VIRTIO_PCI_QUEUE_NUM            0x0C
#define VIRTIO_PCI_QUEUE_SEL           0x0E
#define VIRTIO_PCI_QUEUE_NOTIFY        0x10
#define VIRTIO_PCI_STATUS              0x12
#define VIRTIO_PCI_ISR                 0x13
#define VIRTIO_PCI_CONFIG              0x14

/* Legacy PCI variables (exported from virtio_bus.c) */
extern uint32_t virtio_pci_legacy_base;
extern int virtio_bar_is_io_space;

/* Modern PCI capability offsets (exported from virtio_bus.c) */
extern uint8_t virtio_pci_common_cap;
extern uint8_t virtio_pci_notify_cap;
extern uint8_t virtio_pci_isr_cap;
extern uint8_t virtio_pci_device_cap;
extern uint32_t virtio_pci_notify_offset_multiplier;

/* Legacy PCI access functions */
uint32_t virtio_pci_legacy_read32(uint32_t offset);
void virtio_pci_legacy_write32(uint32_t offset, uint32_t value);
uint16_t virtio_pci_legacy_read16(uint32_t offset);
void virtio_pci_legacy_write16(uint32_t offset, uint16_t value);

/* Modern PCI access functions */
uint32_t virtio_pci_modern_read32(uint8_t cap_offset, uint8_t offset);
void virtio_pci_modern_write32(uint8_t cap_offset, uint8_t offset, uint32_t value);
uint16_t virtio_pci_modern_read16(uint8_t cap_offset, uint8_t offset);
void virtio_pci_modern_write16(uint8_t cap_offset, uint8_t offset, uint16_t value);
uint8_t virtio_pci_modern_read8(uint8_t cap_offset, uint8_t offset);
void virtio_pci_modern_write8(uint8_t cap_offset, uint8_t offset, uint8_t value);

/* Functions */
__u64 virtio_feature_get(struct virtio_dev *vdev);
void virtio_feature_set(struct virtio_dev *vdev);
void virtio_dev_status_update(struct virtio_dev *vdev, __u8 status);
void virtio_dev_drv_up(struct virtio_dev *vdev);
void virtio_config_get(struct virtio_dev *vdev, __u16 offset, void *buf,
                      __sz len, int unaligned);
int virtio_find_vqs(struct virtio_dev *vdev, int nvqs, __u16 *desc_sizes);

/* Driver registration */
struct virtio_driver {
    const struct virtio_dev_id *dev_ids;
    int (*init)(struct uk_alloc *a);
    int (*add_dev)(struct virtio_dev *vdev);
};

/* Register a virtio driver */
#define VIRTIO_BUS_REGISTER_DRIVER(drv) \
    static void __attribute__((constructor)) __register_virtio_drv(void) { \
        extern struct virtio_driver drv; \
        virtio_bus_register_driver(&drv); \
    }

void virtio_bus_register_driver(struct virtio_driver *drv);
void virtio_bus_init(void);

/* Driver registration functions */
void virtio_net_register_driver(void);

#endif /* __VIRTIO_BUS_H__ */

'''

# src/include/virtio/virtio_net.h
SRC_INCLUDE_VIRTIO_VIRTIO_NET_H = r'''#ifndef __VIRTIO_NET_H__
#define __VIRTIO_NET_H__

#include "../uk/essentials.h"

struct virtio_net_config {
    __u8 mac[6];
    __u16 status;
    __u16 max_virtqueue_pairs;
    __u16 mtu;
} __attribute__((packed));

struct virtio_net_hdr {
    __u8 flags;
    __u8 gso_type;
    __u16 hdr_len;
    __u16 gso_size;
    __u16 csum_start;
    __u16 csum_offset;
    __u16 num_buffers;
} __attribute__((packed));

#define VIRTIO_NET_HDR_F_NEEDS_CSUM  1
#define VIRTIO_NET_HDR_F_DATA_VALID  2
#define VIRTIO_NET_HDR_F_RSC_INFO    4

#define VIRTIO_NET_HDR_GSO_NONE      0
#define VIRTIO_NET_HDR_GSO_TCPV4      1
#define VIRTIO_NET_HDR_GSO_UDP        3
#define VIRTIO_NET_HDR_GSO_TCPV6      4
#define VIRTIO_NET_HDR_GSO_ECN        0x80

#endif /* __VIRTIO_NET_H__ */

'''

# src/include/virtio/virtio_ring.h
SRC_INCLUDE_VIRTIO_VIRTIO_RING_H = r'''#ifndef __VIRTIO_RING_H__
#define __VIRTIO_RING_H__

#include "../uk/essentials.h"

/* VirtIO ring structures */
#define VRING_DESC_F_NEXT       1
#define VRING_DESC_F_WRITE      2
#define VRING_DESC_F_INDIRECT   4

#define VRING_AVAIL_F_NO_INTERRUPT  1

#define VRING_USED_F_NO_NOTIFY  1

struct vring_desc {
    __u64 addr;
    __u32 len;
    __u16 flags;
    __u16 next;
} __attribute__((packed));

struct vring_avail {
    __u16 flags;
    __u16 idx;
    __u16 ring[];
} __attribute__((packed));

struct vring_used_elem {
    __u32 id;
    __u32 len;
} __attribute__((packed));

struct vring_used {
    __u16 flags;
    __u16 idx;
    struct vring_used_elem ring[];
} __attribute__((packed));

struct vring {
    unsigned int num;
    struct vring_desc *desc;
    struct vring_avail *avail;
    struct vring_used *used;
};

/* Helper function */
static inline __sz vring_size(unsigned int num, unsigned long align)
{
    __sz desc_size = sizeof(struct vring_desc) * num;
    __sz avail_size = sizeof(__u16) * (3 + num);
    __sz used_size = sizeof(__u16) * 3 + sizeof(struct vring_used_elem) * num;
    __sz total = desc_size + avail_size + used_size;
    return (total + align - 1) & ~(align - 1);
}

#define vring_used_event(vr) ((vr)->avail->ring[(vr)->num])
#define vring_avail_event(vr) (*(__u16 *)&(vr)->used->ring[(vr)->num])

static inline void vring_init(struct vring *vr, unsigned int num, void *p, unsigned long align)
{
    char *base = (char *)p;
    vr->num = num;
    vr->desc = (struct vring_desc *)base;
    base += sizeof(struct vring_desc) * num;
    vr->avail = (struct vring_avail *)base;
    base += sizeof(__u16) * (3 + num);
    base = (char *)(((unsigned long)base + align - 1) & ~(align - 1));
    vr->used = (struct vring_used *)base;
}

static inline int vring_need_event(__u16 event_idx, __u16 new_idx, __u16 old_idx)
{
    return (__u16)(new_idx - event_idx - 1) < (__u16)(new_idx - old_idx);
}

#endif /* __VIRTIO_RING_H__ */

'''

# src/include/virtio/virtqueue.h
SRC_INCLUDE_VIRTIO_VIRTQUEUE_H = r'''#ifndef __VIRTIO_VIRTQUEUE_H__
#define __VIRTIO_VIRTQUEUE_H__

#include "../uk/essentials.h"
#include "../uk/sglist.h"
#include "virtio_ring.h"
#include "virtio_bus.h"

struct virtio_dev;
struct virtqueue;
struct uk_alloc;

/* Typedefs must be defined before struct virtqueue */
typedef int (*virtqueue_callback_t)(struct virtqueue *vq, void *priv);
typedef void (*virtqueue_notify_host_t)(struct virtio_dev *vdev, __u16 queue_id);

struct virtqueue {
    __u16 queue_id;
    struct virtio_dev *vdev;
    virtqueue_callback_t vq_callback;
    virtqueue_notify_host_t vq_notify_host;
    void *priv;
};

/* Virtqueue operations */
struct virtqueue *virtio_vqueue_setup(struct virtio_dev *vdev, __u16 queue_id,
                                      __u16 nb_desc, virtqueue_callback_t callback,
                                      struct uk_alloc *a);
struct virtqueue *virtqueue_create(__u16 queue_id, __u16 nr_descs, __u16 align,
                                   virtqueue_callback_t callback,
                                   virtqueue_notify_host_t notify,
                                   struct virtio_dev *vdev, struct uk_alloc *a);
int virtqueue_buffer_enqueue(struct virtqueue *vq, void *cookie,
                            struct uk_sglist *sg, __u16 out_segs, __u16 in_segs);
int virtqueue_buffer_dequeue(struct virtqueue *vq, void **cookie, __u32 *len);
int virtqueue_is_full(struct virtqueue *vq);
int virtqueue_hasdata(struct virtqueue *vq);
void virtqueue_host_notify(struct virtqueue *vq);
int virtqueue_intr_enable(struct virtqueue *vq);
int virtqueue_intr_disable(struct virtqueue *vq);
void virtqueue_destroy(struct virtqueue *vq, struct uk_alloc *a);
/* Force available ring index to be visible to QEMU (for cache coherency) */
void virtqueue_flush_avail_idx(struct virtqueue *vq);
/* Reset available ring index to 0 (used when reinitializing queue) */
void virtqueue_reset_avail_idx(struct virtqueue *vq);

#endif /* __VIRTIO_VIRTQUEUE_H__ */

'''

# src/kernel/console.c
SRC_KERNEL_CONSOLE_C = r'''/* Simple console output via VGA text mode */

#include "console.h"

#define VGA_MEMORY 0xB8000
#define VGA_WIDTH 80
#define VGA_HEIGHT 25

static unsigned short *vga_buffer = (unsigned short *)VGA_MEMORY;
static int cursor_x = 0;
static int cursor_y = 0;
static int serial_available = 0;  /* Track if serial port is available */

/* I/O port functions */
static inline unsigned char inb(unsigned short port) {
    unsigned char value;
    asm volatile("inb %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void outb(unsigned short port, unsigned char value) {
    asm volatile("outb %0, %1" : : "a"(value), "Nd"(port));
}

void console_init(void) {
    /* Try to initialize serial port (COM1) - but don't hang if it fails */
    serial_available = 1;  /* Assume available, will be set to 0 if initialization fails */
    
    /* Test if serial port exists by checking if we can read the line status register */
    /* If port doesn't exist, reading will return 0xFF or cause issues */
    unsigned char test = inb(0x3F8 + 5);
    if (test == 0xFF) {
        /* Port likely doesn't exist */
        serial_available = 0;
    } else {
        /* Try to initialize */
        outb(0x3F8 + 1, 0x00);  /* Disable interrupts */
        outb(0x3F8 + 3, 0x80);  /* Enable DLAB */
        outb(0x3F8 + 0, 0x03);  /* Set baud rate divisor (low byte) */
        outb(0x3F8 + 1, 0x00);  /* Set baud rate divisor (high byte) */
        outb(0x3F8 + 3, 0x03);  /* 8 bits, no parity, one stop bit */
        outb(0x3F8 + 2, 0xC7);  /* Enable FIFO, clear, 14-byte threshold */
        outb(0x3F8 + 4, 0x0B);  /* IRQs enabled, RTS/DSR set */
    }
    
    /* Clear VGA screen */
    for (int y = 0; y < VGA_HEIGHT; y++) {
        for (int x = 0; x < VGA_WIDTH; x++) {
            const int index = y * VGA_WIDTH + x;
            vga_buffer[index] = (unsigned short)0x0F00 | ' ';
        }
    }
    cursor_x = 0;
    cursor_y = 0;
}

void console_putchar(char c) {
#ifdef ENABLE_LOGGING
if (c == '\n') {
        cursor_x = 0;
        cursor_y++;
        if (cursor_y >= VGA_HEIGHT) {
            /* Scroll */
            for (int y = 0; y < VGA_HEIGHT - 1; y++) {
                for (int x = 0; x < VGA_WIDTH; x++) {
                    vga_buffer[y * VGA_WIDTH + x] = vga_buffer[(y + 1) * VGA_WIDTH + x];
                }
            }
            /* Clear last line */
            for (int x = 0; x < VGA_WIDTH; x++) {
                vga_buffer[(VGA_HEIGHT - 1) * VGA_WIDTH + x] = (unsigned short)0x0F00 | ' ';
            }
            cursor_y = VGA_HEIGHT - 1;
        }
    } else {
        const int index = cursor_y * VGA_WIDTH + cursor_x;
        vga_buffer[index] = (unsigned short)0x0F00 | c;
        cursor_x++;
        if (cursor_x >= VGA_WIDTH) {
            cursor_x = 0;
            cursor_y++;
        }
    }
#endif
}

void console_puts(const char *str) {
#ifdef ENABLE_LOGGING
while (*str) {
        console_putchar(*str++);
    }
#endif
}

/* Also output to serial port for QEMU */
void console_putchar_serial(char c) {
#ifdef ENABLE_LOGGING
/* Skip if serial port not available */
    if (!serial_available) {
        return;
    }
    
    /* COM1 port - wait for transmitter to be ready with timeout */
    /* Use a shorter timeout to prevent long hangs, but try multiple times */
    int timeout = 5000;  /* Reduced from 10000 to fail faster */
    int attempts = 0;
    while (((inb(0x3F8 + 5) & 0x20) == 0) && (timeout-- > 0)) {
        attempts++;
        /* If we've been waiting too long, try a different approach */
        if (attempts > 1000 && (attempts % 1000 == 0)) {
            /* Check if port is still valid - if reads return 0xFF, port is gone */
            unsigned char test = inb(0x3F8 + 5);
            if (test == 0xFF) {
                serial_available = 0;
                return;
            }
        }
    }
    
    /* Only output if we didn't timeout */
    if (timeout > 0) {
        outb(0x3F8, c);
        
        /* Also handle newline */
        if (c == '\n') {
            timeout = 5000;  /* Reduced timeout */
            attempts = 0;
            while (((inb(0x3F8 + 5) & 0x20) == 0) && (timeout-- > 0)) {
                attempts++;
                if (attempts > 1000 && (attempts % 1000 == 0)) {
                    unsigned char test = inb(0x3F8 + 5);
                    if (test == 0xFF) {
                        serial_available = 0;
                        return;
                    }
                }
            }
            if (timeout > 0) {
                outb(0x3F8, '\r');
            } else {
                /* Timeout on newline - mark as unavailable */
                serial_available = 0;
            }
        }
    } else {
        /* Timeout occurred - mark serial as unavailable */
        /* But don't return immediately - try to output anyway in case port is just slow */
        /* This helps with debugging - we'd rather see garbled output than no output */
        serial_available = 0;
        /* Still try to output - might work */
        outb(0x3F8, c);
        if (c == '\n') {
            outb(0x3F8, '\r');
        }
    }
#endif
}

void console_puts_serial(const char *str) {
#ifdef ENABLE_LOGGING
while (*str) {
        console_putchar_serial(*str++);
    }
#endif
}'''

# src/kernel/console.h
SRC_KERNEL_CONSOLE_H = r'''#ifndef CONSOLE_H
#define CONSOLE_H

void console_init(void);
void console_putchar(char c);
void console_puts(const char *str);
void console_putchar_serial(char c);
void console_puts_serial(const char *str);

#endif /* CONSOLE_H */



'''

# src/kernel/idt.c
SRC_KERNEL_IDT_C = r'''#include "idt.h"
#include "io.h"
#include "string.h"
#include "console.h"

#define IDT_ENTRIES 256

/* IDT table */
static struct idt_entry idt[IDT_ENTRIES];
static struct idt_ptr idtp;

/* Array of interrupt handler function pointers */
static interrupt_handler_t interrupt_handlers[IDT_ENTRIES];

/* Assembly ISR stubs - defined in idt_asm.S */
extern void isr0();
extern void isr1();
extern void isr2();
extern void isr3();
extern void isr4();
extern void isr5();
extern void isr6();
extern void isr7();
extern void isr8();
extern void isr9();
extern void isr10();
extern void isr11();
extern void isr12();
extern void isr13();
extern void isr14();
extern void isr15();
extern void isr16();
extern void isr17();
extern void isr18();
extern void isr19();
extern void isr20();
extern void isr21();
extern void isr22();
extern void isr23();
extern void isr24();
extern void isr25();
extern void isr26();
extern void isr27();
extern void isr28();
extern void isr29();
extern void isr30();
extern void isr31();

/* IRQ handlers (32-47) */
extern void irq0();
extern void irq1();
extern void irq2();
extern void irq3();
extern void irq4();
extern void irq5();
extern void irq6();
extern void irq7();
extern void irq8();
extern void irq9();
extern void irq10();
extern void irq11();
extern void irq12();
extern void irq13();
extern void irq14();
extern void irq15();

/* Common interrupt handler stub */
extern void isr_common_stub();

void idt_set_gate(uint8_t num, uint32_t base, uint16_t sel, uint8_t flags) {
    idt[num].base_low = base & 0xFFFF;
    idt[num].base_high = (base >> 16) & 0xFFFF;
    idt[num].selector = sel;
    idt[num].zero = 0;
    idt[num].flags = flags;
}

void register_interrupt_handler(uint8_t interrupt, interrupt_handler_t handler) {
    interrupt_handlers[interrupt] = handler;
}

/* Common interrupt handler called from assembly */
void isr_handler(struct interrupt_frame *frame) {
    /* Call registered handler if exists */
    if (interrupt_handlers[frame->int_no]) {
        interrupt_handlers[frame->int_no]();
    } else {
        /* Unhandled exception - print error */
#ifdef ENABLE_LOGGING
        console_puts_serial("[ISR] Unhandled exception: ");
        char buf[32];
        memset(buf, 0, sizeof(buf));
        uint32_t n = frame->int_no;
        int i = 0;
        if (n == 0) {
            buf[i++] = '0';
        } else {
            char tmp[32];
            int j = 0;
            while (n > 0) {
                tmp[j++] = '0' + (n % 10);
                n /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                buf[i++] = tmp[k];
            }
        }
        buf[i] = '\0';
        console_puts_serial(buf);
        console_puts_serial("\n");
#endif
    }
}

/* IRQ handler called from assembly */
void irq_handler(struct interrupt_frame *frame) {
    /* Handle IRQ */
    /* After PIC remapping, IRQ 0-15 map to interrupts 32-47 */
    uint8_t irq = frame->int_no - 32;
    
    /* Call registered handler if exists */
    if (interrupt_handlers[frame->int_no]) {
        interrupt_handlers[frame->int_no]();
    }
    
    /* Send EOI to PIC */
    if (irq >= 8) {
        outb(0xA0, 0x20);  /* Send EOI to slave PIC */
    }
    outb(0x20, 0x20);  /* Send EOI to master PIC */
}

void idt_init(void) {
    /* Initialize IDT pointer */
    idtp.limit = sizeof(struct idt_entry) * IDT_ENTRIES - 1;
    idtp.base = (uint32_t)&idt;
    
    /* Clear IDT */
    memset(&idt, 0, sizeof(idt));
    memset(interrupt_handlers, 0, sizeof(interrupt_handlers));
    
    /* Set up exception handlers (0-31) */
    idt_set_gate(0, (uint32_t)isr0, 0x08, 0x8E);  /* Divide by zero */
    idt_set_gate(1, (uint32_t)isr1, 0x08, 0x8E);  /* Debug */
    idt_set_gate(2, (uint32_t)isr2, 0x08, 0x8E);  /* NMI */
    idt_set_gate(3, (uint32_t)isr3, 0x08, 0x8E);  /* Breakpoint */
    idt_set_gate(4, (uint32_t)isr4, 0x08, 0x8E);  /* Overflow */
    idt_set_gate(5, (uint32_t)isr5, 0x08, 0x8E);  /* Bound range */
    idt_set_gate(6, (uint32_t)isr6, 0x08, 0x8E);  /* Invalid opcode */
    idt_set_gate(7, (uint32_t)isr7, 0x08, 0x8E);  /* Device not available */
    idt_set_gate(8, (uint32_t)isr8, 0x08, 0x8E);  /* Double fault */
    idt_set_gate(9, (uint32_t)isr9, 0x08, 0x8E);  /* Coprocessor segment */
    idt_set_gate(10, (uint32_t)isr10, 0x08, 0x8E); /* Invalid TSS */
    idt_set_gate(11, (uint32_t)isr11, 0x08, 0x8E); /* Segment not present */
    idt_set_gate(12, (uint32_t)isr12, 0x08, 0x8E); /* Stack fault */
    idt_set_gate(13, (uint32_t)isr13, 0x08, 0x8E); /* General protection */
    idt_set_gate(14, (uint32_t)isr14, 0x08, 0x8E); /* Page fault */
    idt_set_gate(15, (uint32_t)isr15, 0x08, 0x8E); /* Reserved */
    idt_set_gate(16, (uint32_t)isr16, 0x08, 0x8E); /* x87 FPU error */
    idt_set_gate(17, (uint32_t)isr17, 0x08, 0x8E); /* Alignment check */
    idt_set_gate(18, (uint32_t)isr18, 0x08, 0x8E); /* Machine check */
    idt_set_gate(19, (uint32_t)isr19, 0x08, 0x8E); /* SIMD floating point */
    idt_set_gate(20, (uint32_t)isr20, 0x08, 0x8E); /* Virtualization */
    idt_set_gate(21, (uint32_t)isr21, 0x08, 0x8E); /* Reserved */
    idt_set_gate(22, (uint32_t)isr22, 0x08, 0x8E); /* Reserved */
    idt_set_gate(23, (uint32_t)isr23, 0x08, 0x8E); /* Reserved */
    idt_set_gate(24, (uint32_t)isr24, 0x08, 0x8E); /* Reserved */
    idt_set_gate(25, (uint32_t)isr25, 0x08, 0x8E); /* Reserved */
    idt_set_gate(26, (uint32_t)isr26, 0x08, 0x8E); /* Reserved */
    idt_set_gate(27, (uint32_t)isr27, 0x08, 0x8E); /* Reserved */
    idt_set_gate(28, (uint32_t)isr28, 0x08, 0x8E); /* Reserved */
    idt_set_gate(29, (uint32_t)isr29, 0x08, 0x8E); /* Reserved */
    idt_set_gate(30, (uint32_t)isr30, 0x08, 0x8E); /* Reserved */
    idt_set_gate(31, (uint32_t)isr31, 0x08, 0x8E); /* Reserved */
    
    /* Set up IRQ handlers (32-47) */
    idt_set_gate(32, (uint32_t)irq0, 0x08, 0x8E);  /* Timer */
    idt_set_gate(33, (uint32_t)irq1, 0x08, 0x8E);  /* Keyboard */
    idt_set_gate(34, (uint32_t)irq2, 0x08, 0x8E);  /* Cascade */
    idt_set_gate(35, (uint32_t)irq3, 0x08, 0x8E);  /* COM2 */
    idt_set_gate(36, (uint32_t)irq4, 0x08, 0x8E);  /* COM1 */
    idt_set_gate(37, (uint32_t)irq5, 0x08, 0x8E);  /* LPT2 */
    idt_set_gate(38, (uint32_t)irq6, 0x08, 0x8E);  /* Floppy */
    idt_set_gate(39, (uint32_t)irq7, 0x08, 0x8E);  /* LPT1 */
    idt_set_gate(40, (uint32_t)irq8, 0x08, 0x8E);  /* RTC */
    idt_set_gate(41, (uint32_t)irq9, 0x08, 0x8E);  /* Free */
    idt_set_gate(42, (uint32_t)irq10, 0x08, 0x8E); /* Free */
    idt_set_gate(43, (uint32_t)irq11, 0x08, 0x8E); /* Free (often used by virtio-net) */
    idt_set_gate(44, (uint32_t)irq12, 0x08, 0x8E); /* Mouse */
    idt_set_gate(45, (uint32_t)irq13, 0x08, 0x8E); /* FPU */
    idt_set_gate(46, (uint32_t)irq14, 0x08, 0x8E); /* Primary ATA */
    idt_set_gate(47, (uint32_t)irq15, 0x08, 0x8E); /* Secondary ATA */
    
    /* Load IDT */
    asm volatile("lidt %0" : : "m"(idtp));
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[IDT] Interrupt Descriptor Table initialized\n");
#endif
}

'''

# src/kernel/idt.h
SRC_KERNEL_IDT_H = r'''#ifndef IDT_H
#define IDT_H

#include <stdint.h>

/* IDT entry structure (interrupt gate descriptor) */
struct idt_entry {
    uint16_t base_low;      /* Lower 16 bits of ISR address */
    uint16_t selector;      /* Code segment selector */
    uint8_t  zero;          /* Always zero */
    uint8_t  flags;         /* Type and attributes */
    uint16_t base_high;     /* Upper 16 bits of ISR address */
} __attribute__((packed));

/* IDT pointer structure for lidt instruction */
struct idt_ptr {
    uint16_t limit;         /* Size of IDT - 1 */
    uint32_t base;          /* Base address of IDT */
} __attribute__((packed));

/* Interrupt frame structure (pushed by CPU on interrupt) */
struct interrupt_frame {
    uint32_t gs, fs, es, ds;
    uint32_t edi, esi, ebp, esp, ebx, edx, ecx, eax;
    uint32_t int_no, err_code;
    uint32_t eip, cs, eflags, useresp, ss;
};

/* Interrupt handler function type */
typedef void (*interrupt_handler_t)(void);

/* Initialize the IDT */
void idt_init(void);

/* Set an IDT entry */
void idt_set_gate(uint8_t num, uint32_t base, uint16_t sel, uint8_t flags);

/* Register an interrupt handler */
void register_interrupt_handler(uint8_t interrupt, interrupt_handler_t handler);

#endif /* IDT_H */

'''

# src/kernel/idt_asm.S
SRC_KERNEL_IDT_ASM_S = r'''/* Interrupt Service Routine stubs for x86 */

/* Macro to create ISR stub without error code */
.macro ISR_NOERRCODE num
.global isr\num
isr\num:
    cli
    push $0          /* Push dummy error code */
    push $\num        /* Push interrupt number */
    jmp isr_common_stub
.endm

/* Macro to create ISR stub with error code */
.macro ISR_ERRCODE num
.global isr\num
isr\num:
    cli
    push $\num        /* Push interrupt number (error code already on stack) */
    jmp isr_common_stub
.endm

/* Exception handlers (0-31) */
ISR_NOERRCODE 0
ISR_NOERRCODE 1
ISR_NOERRCODE 2
ISR_NOERRCODE 3
ISR_NOERRCODE 4
ISR_NOERRCODE 5
ISR_NOERRCODE 6
ISR_NOERRCODE 7
ISR_ERRCODE 8
ISR_NOERRCODE 9
ISR_ERRCODE 10
ISR_ERRCODE 11
ISR_ERRCODE 12
ISR_ERRCODE 13
ISR_ERRCODE 14
ISR_NOERRCODE 15
ISR_NOERRCODE 16
ISR_NOERRCODE 17
ISR_NOERRCODE 18
ISR_NOERRCODE 19
ISR_NOERRCODE 20
ISR_NOERRCODE 21
ISR_NOERRCODE 22
ISR_NOERRCODE 23
ISR_NOERRCODE 24
ISR_NOERRCODE 25
ISR_NOERRCODE 26
ISR_NOERRCODE 27
ISR_NOERRCODE 28
ISR_NOERRCODE 29
ISR_NOERRCODE 30
ISR_NOERRCODE 31

/* IRQ handlers (32-47) - all use same stub */
.macro IRQ num, int_num
.global irq\num
irq\num:
    cli
    push $0          /* Dummy error code */
    push $\int_num   /* Interrupt number */
    jmp irq_common_stub
.endm

IRQ 0, 32
IRQ 1, 33
IRQ 2, 34
IRQ 3, 35
IRQ 4, 36
IRQ 5, 37
IRQ 6, 38
IRQ 7, 39
IRQ 8, 40
IRQ 9, 41
IRQ 10, 42
IRQ 11, 43
IRQ 12, 44
IRQ 13, 45
IRQ 14, 46
IRQ 15, 47

/* Common ISR stub - saves all registers and calls C handler */
.extern isr_handler
isr_common_stub:
    /* Save all registers */
    pusha           /* Pushes edi, esi, ebp, esp, ebx, edx, ecx, eax */
    push %ds
    push %es
    push %fs
    push %gs
    
    /* Load kernel data segment */
    mov $0x10, %ax
    mov %ax, %ds
    mov %ax, %es
    mov %ax, %fs
    mov %ax, %gs
    
    /* Call C handler */
    push %esp       /* Push pointer to interrupt_frame */
    call isr_handler
    add $4, %esp    /* Remove argument */
    
    /* Restore registers */
    pop %gs
    pop %fs
    pop %es
    pop %ds
    popa
    
    /* Remove error code and interrupt number */
    add $8, %esp
    
    /* Return from interrupt */
    iret

/* Common IRQ stub - same as ISR but calls irq_handler */
.extern irq_handler
irq_common_stub:
    /* Save all registers */
    pusha
    push %ds
    push %es
    push %fs
    push %gs
    
    /* Load kernel data segment */
    mov $0x10, %ax
    mov %ax, %ds
    mov %ax, %es
    mov %ax, %fs
    mov %ax, %gs
    
    /* Call C IRQ handler */
    push %esp       /* Push pointer to interrupt_frame */
    call irq_handler
    add $4, %esp
    
    /* Restore registers */
    pop %gs
    pop %fs
    pop %es
    pop %ds
    popa
    
    /* Remove error code and interrupt number */
    add $8, %esp
    
    /* Return from interrupt */
    iret

'''

# src/kernel/interrupts.c
SRC_KERNEL_INTERRUPTS_C = r'''#include "interrupts.h"
#include "idt.h"
#include "pic.h"
#include "console.h"
#include <stddef.h>

/* Network interrupt handler (called from IRQ handler) */
static void (*network_interrupt_handler)(void) = NULL;

/* IRQ 11 handler (virtio-net typically uses IRQ 11) */
static void network_irq_handler(void) {
    /* Debug: Print that interrupt was received */
#ifdef ENABLE_LOGGING
    extern void console_puts_serial(const char *s);
    console_puts_serial("[IRQ] Network interrupt received (IRQ 11)\n");
#endif
    
    /* Send EOI to PIC to acknowledge interrupt */
    extern void pic_send_eoi(uint8_t irq);
    pic_send_eoi(11);
    
    if (network_interrupt_handler) {
        network_interrupt_handler();
    }
}

void register_network_interrupt_handler(void (*handler)(void)) {
    #ifdef ENABLE_LOGGING
    console_puts_serial("[INTERRUPTS] Inside register_network_interrupt_handler, step 1\n");
#endif
    network_interrupt_handler = handler;
    #ifdef ENABLE_LOGGING
    console_puts_serial("[INTERRUPTS] Inside register_network_interrupt_handler, step 2\n");
#endif
    
    /* Register IRQ 11 handler (interrupt 43 after PIC remapping) */
    #ifdef ENABLE_LOGGING
    console_puts_serial("[INTERRUPTS] About to call register_interrupt_handler(43)\n");
#endif
    register_interrupt_handler(43, network_irq_handler);
    #ifdef ENABLE_LOGGING
    console_puts_serial("[INTERRUPTS] After register_interrupt_handler(43)\n");
#endif
    
    /* Enable IRQ 11 in PIC */
    #ifdef ENABLE_LOGGING
    console_puts_serial("[INTERRUPTS] About to call pic_enable_irq(11)\n");
#endif
    pic_enable_irq(11);
    #ifdef ENABLE_LOGGING
    console_puts_serial("[INTERRUPTS] After pic_enable_irq(11)\n");
#endif
    
    #ifdef ENABLE_LOGGING
    console_puts_serial("[INTERRUPTS] Network interrupt handler registered (IRQ 11)\n");
#endif
    #ifdef ENABLE_LOGGING
    console_puts_serial("[INTERRUPTS] Returning from register_network_interrupt_handler\n");
#endif
}

'''

# src/kernel/interrupts.h
SRC_KERNEL_INTERRUPTS_H = r'''#ifndef INTERRUPTS_H
#define INTERRUPTS_H

#include <stdint.h>

/* Network interrupt handler registration */
void register_network_interrupt_handler(void (*handler)(void));

/* Enable/disable interrupts */
static inline void enable_interrupts(void) {
    asm volatile("sti");
}

static inline void disable_interrupts(void) {
    asm volatile("cli");
}

#endif /* INTERRUPTS_H */

'''

# src/kernel/io.h
SRC_KERNEL_IO_H = r'''#ifndef IO_H
#define IO_H

#include <stdint.h>

/* I/O port functions */
static inline uint8_t inb(uint16_t port) {
    uint8_t value;
    asm volatile("inb %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void outb(uint16_t port, uint8_t value) {
    asm volatile("outb %0, %1" : : "a"(value), "Nd"(port));
}

static inline uint16_t inw(uint16_t port) {
    uint16_t value;
    asm volatile("inw %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void outw(uint16_t port, uint16_t value) {
    asm volatile("outw %0, %1" : : "a"(value), "Nd"(port));
}

static inline void io_wait(void) {
    /* Small delay for I/O operations */
    outb(0x80, 0);
}

#endif /* IO_H */

'''

# src/kernel/kernel.c
SRC_KERNEL_KERNEL_C = r'''/* Minimal kernel for x86_64 */

#include "kernel.h"
#include "console.h"
#include "memory.h"
#include "idt.h"
#include "pic.h"

/* Kernel entry point */
void kernel_main(void) {
    /* Initialize console */
    console_init();
    
    /* Output to serial first (for QEMU -nographic) */
#ifdef ENABLE_LOGGING
    console_puts_serial("Kernel started!\n");
    console_puts_serial("========================================\n");
    console_puts_serial("MiniKraft - Minimal Unikernel\n");
    console_puts_serial("========================================\n\n");
    
    /* Also output to VGA (if available) */
    console_puts("========================================\n");
    console_puts("MiniKraft - Minimal Unikernel\n");
    console_puts("========================================\n\n");
    
    /* Initialize memory management */
    console_puts_serial("[KERNEL] Initializing memory management...\n");
#endif
    memory_init();
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] Memory management initialized\n");
    
    /* Initialize interrupt infrastructure */
    console_puts_serial("[KERNEL] Initializing interrupt infrastructure...\n");
#endif
    idt_init();
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] IDT initialized\n");
#endif
    pic_init();
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] PIC initialized\n");
    
    /* Enable interrupts */
    console_puts_serial("[KERNEL] Enabling interrupts...\n");
#endif
    asm volatile("sti");
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] Interrupts enabled\n");
#endif
    
#ifdef BARE_METAL
    /* Skip virtio/networking on bare metal - it only works in virtualized environments */
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] BARE_METAL mode: Skipping virtio/networking initialization\n");
    console_puts("[KERNEL] BARE_METAL mode: Networking disabled\n");
#endif
#else
    /* Register virtio drivers explicitly (constructors don't work in freestanding) */
    /* Note: virtio only works in virtualized environments (QEMU, etc.) */
    /* On real hardware, this will fail gracefully and continue without networking */
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] Registering virtio drivers...\n");
#endif
    extern void virtio_net_register_driver(void);
    virtio_net_register_driver();
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] Virtio drivers registered\n");
    
    /* Register socket families explicitly */
    console_puts_serial("[KERNEL] Registering socket families...\n");
#endif
    extern void netlink_socket_register_family(void);
    netlink_socket_register_family();
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] Socket families registered\n");
    
    /* Initialize virtio bus (discover devices and register drivers) */
    /* This will scan PCI bus - on real hardware it won't find virtio devices */
    /* and will fall back to stub mode gracefully */
    console_puts_serial("[KERNEL] Initializing virtio bus (will fail gracefully on real hardware)...\n");
#endif
    extern void virtio_bus_init(void);
    virtio_bus_init();
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] Virtio initialization complete\n");
#endif
#endif
    
    /* Initialize threading system */
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] Initializing threading system...\n");
#endif
    extern void thread_init(void);
    thread_init();
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] Threading system initialized\n");
    
    /* Call application main */
    console_puts_serial("[KERNEL] Calling application main...\n");
    console_puts("[KERNEL] Starting application...\n");
#endif
    extern void app_main(void);
    app_main();
#ifdef ENABLE_LOGGING
    console_puts_serial("[KERNEL] Application returned\n");
#endif
    
    /* Halt if app returns */
    for(;;) {
        asm volatile("hlt");
    }
}

'''

# src/kernel/kernel.h
SRC_KERNEL_KERNEL_H = r'''#ifndef KERNEL_H
#define KERNEL_H

/* Kernel entry point */
void kernel_main(void);

#endif /* KERNEL_H */

'''

# src/kernel/keyboard.c
SRC_KERNEL_KEYBOARD_C = r'''/* Simple keyboard input handler */

#include "keyboard.h"

static unsigned char last_key = 0;
static unsigned char key_states[256] = {0};

/* I/O port functions */
static inline unsigned char inb(unsigned short port) {
    unsigned char value;
    asm volatile("inb %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void outb(unsigned short port, unsigned char value) {
    asm volatile("outb %0, %1" : : "a"(value), "Nd"(port));
}

void keyboard_init(void) {
    /* Enable keyboard interrupts (simplified - in real implementation would use PIC) */
    /* For polling, we just need to be able to read the data port */
    last_key = 0;
}

/* Process all pending keys in the keyboard buffer */
static void keyboard_process_buffer(void) {
    static unsigned char expecting_e0 = 0;
    
    /* Process all available keys in the buffer */
    while (inb(KEYBOARD_STATUS_PORT) & 0x01) {
        unsigned char key = inb(KEYBOARD_DATA_PORT);
        
        /* Check for extended key prefix (0xE0) */
        if (key == 0xE0) {
            expecting_e0 = 1;
            continue;
        }
        
        /* Handle key press (bit 7 clear) and release (bit 7 set) */
        if (key & 0x80) {
            /* Key released */
            unsigned char scancode = key & 0x7F;
            if (expecting_e0) {
                /* Extended key release - store with 0x80 prefix */
                key_states[0x80 | scancode] = 0;
            } else {
                key_states[scancode] = 0;
            }
            expecting_e0 = 0;
        } else {
            /* Key pressed */
            if (expecting_e0) {
                /* Extended key press - store with 0x80 prefix */
                unsigned char ext_scancode = 0x80 | key;
                key_states[ext_scancode] = 1;
                last_key = ext_scancode;
            } else {
                key_states[key] = 1;
                last_key = key;
            }
            expecting_e0 = 0;
        }
    }
}

int keyboard_is_key_pressed(unsigned char scancode) {
    /* Process all pending keys first */
    keyboard_process_buffer();
    
    /* Return the state of the requested key */
    return key_states[scancode];
}

unsigned char keyboard_get_key(void) {
    unsigned char key = last_key;
    last_key = 0;  /* Clear after reading */
    return key;
}

'''

# src/kernel/keyboard.h
SRC_KERNEL_KEYBOARD_H = r'''#ifndef KEYBOARD_H
#define KEYBOARD_H

/* Keyboard I/O ports */
#define KEYBOARD_DATA_PORT 0x60
#define KEYBOARD_STATUS_PORT 0x64

/* Key codes */
#define KEY_W 0x11
#define KEY_S 0x1F
/* Extended keys (arrow keys) have 0x80 prefix */
#define KEY_UP (0x80 | 0x48)    /* 0xE0 0x48 make, 0xE0 0xC8 break */
#define KEY_DOWN (0x80 | 0x50)   /* 0xE0 0x50 make, 0xE0 0xD0 break */
#define KEY_ESC 0x01

/* Initialize keyboard */
void keyboard_init(void);

/* Check if a key is pressed (non-blocking) */
int keyboard_is_key_pressed(unsigned char scancode);

/* Get last pressed key (returns 0 if none) */
unsigned char keyboard_get_key(void);

#endif /* KEYBOARD_H */

'''

# src/kernel/linker.ld
SRC_KERNEL_LINKER_LD = r'''/* Linker script for MiniKraft (32-bit multiboot) */

ENTRY(_start)

SECTIONS
{
    . = 0x100000;  /* 1MB - standard kernel load address */
    
    /* PVH ELF note must come first for QEMU */
    .note.pvh : {
        *(.note.pvh)
    }
    
    /* Multiboot header must be within first 8KB for GRUB */
    /* Include it in .text section so it's in the first PT_LOAD segment */
    .text : {
        *(.multiboot)
        *(.text)
    }
    
    .rodata : {
        *(.rodata)
    }
    
    .data : {
        *(.data)
    }
    
    .bss : {
        *(.bss)
    }
}

'''

# src/kernel/memory.c
SRC_KERNEL_MEMORY_C = r'''/* Simple memory management */

#include "memory.h"
#include <stdint.h>

#define MEMORY_SIZE (1024 * 1024 * 16)  /* 16MB */
static char memory_pool[MEMORY_SIZE];
static size_t memory_offset = 0;

void memory_init(void) {
    memory_offset = 0;
}

void *kmalloc(size_t size) {
    if (memory_offset + size > MEMORY_SIZE) {
        return NULL;  /* Out of memory */
    }
    void *ptr = &memory_pool[memory_offset];
    memory_offset += size;
    return ptr;
}

/* Allocate page-aligned memory - critical for virtio rings in legacy PCI mode */
void *kmalloc_aligned(size_t size, size_t alignment) {
    /* Calculate how much extra we need to ensure alignment */
    size_t extra = alignment - 1;
    size_t total_size = size + extra;
    
    if (memory_offset + total_size > MEMORY_SIZE) {
        return NULL;  /* Out of memory */
    }
    
    void *raw_ptr = &memory_pool[memory_offset];
    memory_offset += total_size;
    
    /* Align the pointer */
    uintptr_t raw_addr = (uintptr_t)raw_ptr;
    uintptr_t aligned_addr = (raw_addr + alignment - 1) & ~(alignment - 1);
    
    return (void *)aligned_addr;
}

void kfree(void *ptr) {
    /* Simple allocator - no free for now */
    (void)ptr;
}



'''

# src/kernel/memory.h
SRC_KERNEL_MEMORY_H = r'''#ifndef MEMORY_H
#define MEMORY_H

#include <stddef.h>

void memory_init(void);
void *kmalloc(size_t size);
void *kmalloc_aligned(size_t size, size_t alignment);
void kfree(void *ptr);

#endif /* MEMORY_H */



'''

# src/kernel/mouse.c
SRC_KERNEL_MOUSE_C = r'''/* PS/2 Mouse driver */

#include "mouse.h"
#include "vga.h"

/* I/O ports */
#define MOUSE_DATA_PORT    0x60
#define MOUSE_STATUS_PORT  0x64
#define MOUSE_COMMAND_PORT 0x64

/* PS/2 Controller Commands */
#define PS2_CMD_READ_CONFIG    0x20
#define PS2_CMD_WRITE_CONFIG   0x60
#define PS2_CMD_DISABLE_MOUSE  0xA7
#define PS2_CMD_ENABLE_MOUSE   0xA8
#define PS2_CMD_TEST_MOUSE     0xA9
#define PS2_CMD_WRITE_MOUSE    0xD4

/* Mouse Commands */
#define MOUSE_CMD_RESET        0xFF
#define MOUSE_CMD_RESEND       0xFE
#define MOUSE_CMD_SET_DEFAULTS 0xF6
#define MOUSE_CMD_DISABLE_DATA 0xF5
#define MOUSE_CMD_ENABLE_DATA  0xF4
#define MOUSE_CMD_SET_SAMPLE   0xF3
#define MOUSE_CMD_GET_DEVICE   0xF2
#define MOUSE_CMD_SET_STREAM   0xEA
#define MOUSE_CMD_STATUS_REQ   0xE9
#define MOUSE_CMD_SET_RESOL    0xE8
#define MOUSE_CMD_SET_SCALE11  0xE6
#define MOUSE_CMD_SET_SCALE21  0xE7

/* Mouse Response Codes */
#define MOUSE_ACK              0xFA
#define MOUSE_TEST_PASS        0xAA

static mouse_state_t mouse_state = {0, 0, 0, 0, 0};

/* Static buffer for receiving mouse packets */
static unsigned char mouse_packet[3];
static int mouse_packet_index = 0;
static int mouse_packet_ready = 0;

/* I/O port functions */
static inline unsigned char inb(unsigned short port) {
    unsigned char value;
    asm volatile("inb %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void outb(unsigned short port, unsigned char value) {
    asm volatile("outb %0, %1" : : "a"(value), "Nd"(port));
}

/* Wait for input buffer to be ready (not full) */
static void wait_input_ready(void) {
    unsigned timeout = 100000;
    while (timeout--) {
        if (!(inb(MOUSE_STATUS_PORT) & 0x02)) {
            return;
        }
    }
}

/* Wait for output buffer to have data */
static void wait_output_ready(void) {
    unsigned timeout = 100000;
    while (timeout--) {
        if (inb(MOUSE_STATUS_PORT) & 0x01) {
            return;
        }
    }
}

/* Send command to mouse */
static void mouse_write(unsigned char value) {
    wait_input_ready();
    outb(MOUSE_COMMAND_PORT, PS2_CMD_WRITE_MOUSE);
    wait_input_ready();
    outb(MOUSE_DATA_PORT, value);
}

/* Read byte from mouse */
static unsigned char mouse_read(void) {
    wait_output_ready();
    return inb(MOUSE_DATA_PORT);
}

/* Wait for mouse ACK */
static int mouse_wait_ack(void) {
    unsigned timeout = 100000;
    while (timeout--) {
        if (inb(MOUSE_STATUS_PORT) & 0x01) {
            unsigned char response = inb(MOUSE_DATA_PORT);
            if (response == MOUSE_ACK) {
                return 1;
            }
        }
    }
    return 0;
}

void mouse_init(void) {
    unsigned char config;
    
    /* Initialize mouse state */
    mouse_state.x = VGA_WIDTH / 2;  /* Start at center of screen */
    mouse_state.y = VGA_HEIGHT / 2;
    mouse_state.buttons = 0;
    mouse_state.delta_x = 0;
    mouse_state.delta_y = 0;
    mouse_packet_index = 0;
    mouse_packet_ready = 0;
    
    /* Disable mouse */
    wait_input_ready();
    outb(MOUSE_COMMAND_PORT, PS2_CMD_DISABLE_MOUSE);
    
    /* Clear any pending data */
    while (inb(MOUSE_STATUS_PORT) & 0x01) {
        inb(MOUSE_DATA_PORT);
    }
    
    /* Enable mouse */
    wait_input_ready();
    outb(MOUSE_COMMAND_PORT, PS2_CMD_ENABLE_MOUSE);
    
    /* Read configuration byte */
    wait_input_ready();
    outb(MOUSE_COMMAND_PORT, PS2_CMD_READ_CONFIG);
    wait_output_ready();
    config = inb(MOUSE_DATA_PORT);
    
    /* Enable mouse interrupt and translation */
    config |= 0x02;  /* Enable mouse interrupt */
    config |= 0x40;  /* Enable mouse translation (optional) */
    
    /* Write configuration back */
    wait_input_ready();
    outb(MOUSE_COMMAND_PORT, PS2_CMD_WRITE_CONFIG);
    wait_input_ready();
    outb(MOUSE_DATA_PORT, config);
    
    /* Set mouse to default settings */
    mouse_write(MOUSE_CMD_SET_DEFAULTS);
    mouse_wait_ack();
    
    /* Enable data reporting */
    mouse_write(MOUSE_CMD_ENABLE_DATA);
    mouse_wait_ack();
}

/* Process mouse packets from the data port */
static void mouse_process_packet(void) {
    /* Check if data is available */
    unsigned char status = inb(MOUSE_STATUS_PORT);
    if (!(status & 0x01)) {
        return;
    }
    
    /* Check if data is from mouse (bit 5 of status port: 1 = mouse, 0 = keyboard) */
    if (!(status & 0x20)) {
        /* Data is from keyboard, not mouse - ignore */
        inb(MOUSE_DATA_PORT);  /* Read and discard */
        return;
    }
    
    unsigned char data = inb(MOUSE_DATA_PORT);
    
    /* Check if this looks like the start of a mouse packet (bit 3 always set) */
    if (mouse_packet_index == 0) {
        if (data & 0x08) {
            /* This looks like a valid first byte */
            mouse_packet[0] = data;
            mouse_packet_index = 1;
        }
        /* Otherwise ignore - might be garbage */
    } else {
        /* Collect remaining bytes */
        mouse_packet[mouse_packet_index] = data;
        mouse_packet_index++;
        
        if (mouse_packet_index >= 3) {
            /* Complete packet received */
            mouse_packet_ready = 1;
            mouse_packet_index = 0;
        }
    }
}

void mouse_update(void) {
    /* Reset delta values at start of update */
    mouse_state.delta_x = 0;
    mouse_state.delta_y = 0;
    
    /* Process available mouse data */
    int max_packets = 10;  /* Limit processing to avoid infinite loops */
    while (max_packets-- > 0 && (inb(MOUSE_STATUS_PORT) & 0x01)) {
        mouse_process_packet();
        
        if (!mouse_packet_ready) {
            continue;
        }
        
        /* Parse the 3-byte mouse packet */
        unsigned char flags = mouse_packet[0];
        char delta_x = (char)mouse_packet[1];
        char delta_y = (char)mouse_packet[2];
        
        /* Extract button states */
        mouse_state.buttons = flags & 0x07;
        
        /* Handle X overflow */
        if (!(flags & 0x40)) {
            /* Handle X sign extension */
            int x_movement = delta_x;
            if (flags & 0x10) {
                /* Sign bit set - extend sign */
                x_movement |= 0xFFFFFF00;
            }
            mouse_state.delta_x += x_movement;
            mouse_state.x += x_movement;
        }
        
        /* Handle Y overflow */
        if (!(flags & 0x80)) {
            /* Handle Y sign extension (Y is inverted in PS/2 protocol) */
            int y_movement = -delta_y;  /* Invert Y */
            if (flags & 0x20) {
                /* Sign bit set - extend sign */
                y_movement |= 0xFFFFFF00;
            }
            mouse_state.delta_y += y_movement;
            mouse_state.y += y_movement;
        }
        
        /* Clamp mouse position to screen bounds */
        if (mouse_state.x < 0) mouse_state.x = 0;
        if (mouse_state.x >= VGA_WIDTH) mouse_state.x = VGA_WIDTH - 1;
        if (mouse_state.y < 0) mouse_state.y = 0;
        if (mouse_state.y >= VGA_HEIGHT) mouse_state.y = VGA_HEIGHT - 1;
        
        mouse_packet_ready = 0;
    }
}

void mouse_get_state(mouse_state_t *state) {
    if (state) {
        state->x = mouse_state.x;
        state->y = mouse_state.y;
        state->buttons = mouse_state.buttons;
        state->delta_x = mouse_state.delta_x;
        state->delta_y = mouse_state.delta_y;
    }
}

int mouse_is_button_pressed(int button_mask) {
    return (mouse_state.buttons & button_mask) != 0;
}

'''

# src/kernel/mouse.h
SRC_KERNEL_MOUSE_H = r'''#ifndef MOUSE_H
#define MOUSE_H

/* Mouse button masks */
#define MOUSE_BUTTON_LEFT   0x01
#define MOUSE_BUTTON_RIGHT  0x02
#define MOUSE_BUTTON_MIDDLE 0x04

/* Mouse state structure */
typedef struct {
    int x;              /* Current X position (clamped to screen bounds) */
    int y;              /* Current Y position (clamped to screen bounds) */
    int buttons;        /* Button state (bitmask: MOUSE_BUTTON_LEFT, MOUSE_BUTTON_RIGHT, MOUSE_BUTTON_MIDDLE) */
    int delta_x;        /* Change in X since last read */
    int delta_y;        /* Change in Y since last read */
} mouse_state_t;

/* Initialize PS/2 mouse */
void mouse_init(void);

/* Get current mouse state */
void mouse_get_state(mouse_state_t *state);

/* Check if a specific button is pressed */
int mouse_is_button_pressed(int button_mask);

/* Update mouse state (call this regularly to poll mouse) */
void mouse_update(void);

#endif /* MOUSE_H */

'''

# src/kernel/pic.c
SRC_KERNEL_PIC_C = r'''#include "pic.h"
#include "io.h"
#include "console.h"

/* Remap PIC interrupts to 32-47 (avoiding conflicts with CPU exceptions 0-31) */
#define PIC1_OFFSET     0x20
#define PIC2_OFFSET     0x28

void pic_init(void) {
    /* Save masks */
    uint8_t a1 = inb(PIC1_DATA);
    uint8_t a2 = inb(PIC2_DATA);
    
    /* Start initialization sequence */
    outb(PIC1_COMMAND, ICW1_INIT | ICW1_ICW4);
    io_wait();
    outb(PIC2_COMMAND, ICW1_INIT | ICW1_ICW4);
    io_wait();
    
    /* Set interrupt vector offsets */
    outb(PIC1_DATA, PIC1_OFFSET);
    io_wait();
    outb(PIC2_DATA, PIC2_OFFSET);
    io_wait();
    
    /* Tell master PIC about slave at IRQ2 */
    outb(PIC1_DATA, 4);
    io_wait();
    /* Tell slave PIC its cascade identity */
    outb(PIC2_DATA, 2);
    io_wait();
    
    /* Set 8086 mode */
    outb(PIC1_DATA, ICW4_8086);
    io_wait();
    outb(PIC2_DATA, ICW4_8086);
    io_wait();
    
    /* Restore masks */
    outb(PIC1_DATA, a1);
    outb(PIC2_DATA, a2);
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[PIC] Programmable Interrupt Controller initialized\n");
    console_puts_serial("[PIC] IRQs remapped to interrupts 32-47\n");
#endif
}

void pic_enable_irq(uint8_t irq) {
    uint16_t port;
    uint8_t value;
    
    if (irq < 8) {
        port = PIC1_DATA;
    } else {
        port = PIC2_DATA;
        irq -= 8;
    }
    
    value = inb(port) & ~(1 << irq);
    outb(port, value);
}

void pic_disable_irq(uint8_t irq) {
    uint16_t port;
    uint8_t value;
    
    if (irq < 8) {
        port = PIC1_DATA;
    } else {
        port = PIC2_DATA;
        irq -= 8;
    }
    
    value = inb(port) | (1 << irq);
    outb(port, value);
}

void pic_send_eoi(uint8_t irq) {
    if (irq >= 8) {
        outb(PIC2_COMMAND, PIC_EOI);
    }
    outb(PIC1_COMMAND, PIC_EOI);
}

'''

# src/kernel/pic.h
SRC_KERNEL_PIC_H = r'''#ifndef PIC_H
#define PIC_H

#include <stdint.h>

/* PIC ports */
#define PIC1_COMMAND    0x20
#define PIC1_DATA       0x21
#define PIC2_COMMAND    0xA0
#define PIC2_DATA       0xA1

/* PIC initialization command words */
#define ICW1_ICW4       0x01    /* ICW4 needed */
#define ICW1_SINGLE     0x02    /* Single cascade mode */
#define ICW1_INTERVAL4  0x04    /* Call address interval 4 */
#define ICW1_LEVEL      0x08    /* Level triggered mode */
#define ICW1_INIT       0x10    /* Initialization */

#define ICW4_8086       0x01    /* 8086/88 mode */
#define ICW4_AUTO       0x02    /* Auto EOI */
#define ICW4_BUF_SLAVE  0x08    /* Buffered mode/slave */
#define ICW4_BUF_MASTER 0x0C    /* Buffered mode/master */
#define ICW4_SFNM       0x10    /* Special fully nested mode */

/* End of interrupt command */
#define PIC_EOI         0x20

/* Initialize the PIC */
void pic_init(void);

/* Enable/disable specific IRQ */
void pic_enable_irq(uint8_t irq);
void pic_disable_irq(uint8_t irq);

/* Send End of Interrupt */
void pic_send_eoi(uint8_t irq);

#endif /* PIC_H */

'''

# src/kernel/printf.c
SRC_KERNEL_PRINTF_C = r'''/* Simple printf implementation for MiniKraft */

#include "../include/uk/print.h"
#include "console.h"
#include <stdarg.h>
#include <stdint.h>

static void print_uint(unsigned int value, int base) {
    char buf[32];
    int pos = 0;
    
    if (value == 0) {
#ifdef ENABLE_LOGGING
        console_putchar('0');
#endif
        return;
    }
    
    while (value > 0) {
        int digit = value % base;
        buf[pos++] = (digit < 10) ? ('0' + digit) : ('a' + digit - 10);
        value /= base;
    }
    
    while (pos > 0) {
#ifdef ENABLE_LOGGING
        console_putchar(buf[--pos]);
#endif
    }
}

/* Helper to print formatted string to both VGA and serial */
static void print_formatted(const char *fmt, va_list args, int to_serial) {
    while (*fmt) {
        if (*fmt == '%') {
            fmt++;
            switch (*fmt) {
                case 'd':
                case 'i': {
                    int val = va_arg(args, int);
                    if (val < 0) {
                        if (to_serial) {
#ifdef ENABLE_LOGGING
                            console_putchar_serial('-');
#endif
                        } else {
#ifdef ENABLE_LOGGING
                            console_putchar('-');
#endif
                        }
                        val = -val;
                    }
                    if (to_serial) {
                        char buf[32];
                        int pos = 0;
                        if (val == 0) {
#ifdef ENABLE_LOGGING
                            console_putchar_serial('0');
#endif
                        } else {
                            while (val > 0) {
                                buf[pos++] = '0' + (val % 10);
                                val /= 10;
                            }
                            while (pos > 0) {
#ifdef ENABLE_LOGGING
                                console_putchar_serial(buf[--pos]);
#endif
                            }
                        }
                    } else {
                        print_uint((unsigned int)val, 10);
                    }
                    break;
                }
                case 'u': {
                    unsigned int val = va_arg(args, unsigned int);
                    if (to_serial) {
                        char buf[32];
                        int pos = 0;
                        if (val == 0) {
#ifdef ENABLE_LOGGING
                            console_putchar_serial('0');
#endif
                        } else {
                            while (val > 0) {
                                buf[pos++] = '0' + (val % 10);
                                val /= 10;
                            }
                            while (pos > 0) {
#ifdef ENABLE_LOGGING
                                console_putchar_serial(buf[--pos]);
#endif
                            }
                        }
                    } else {
                        print_uint(val, 10);
                    }
                    break;
                }
                case 'x': {
                    unsigned int val = va_arg(args, unsigned int);
                    if (to_serial) {
#ifdef ENABLE_LOGGING
                        console_putchar_serial('0');
#endif
#ifdef ENABLE_LOGGING
                        console_putchar_serial('x');
#endif
                        char buf[32];
                        int pos = 0;
                        if (val == 0) {
#ifdef ENABLE_LOGGING
                            console_putchar_serial('0');
#endif
                        } else {
                            while (val > 0) {
                                int digit = val % 16;
                                buf[pos++] = (digit < 10) ? ('0' + digit) : ('a' + digit - 10);
                                val /= 16;
                            }
                            while (pos > 0) {
#ifdef ENABLE_LOGGING
                                console_putchar_serial(buf[--pos]);
#endif
                            }
                        }
                    } else {
#ifdef ENABLE_LOGGING
                        console_puts("0x");
#endif
                        print_uint(val, 16);
                    }
                    break;
                }
                case 'p': {
                    void *ptr = va_arg(args, void *);
                    uintptr_t val = (uintptr_t)ptr;
                    if (to_serial) {
#ifdef ENABLE_LOGGING
                        console_putchar_serial('0');
#endif
#ifdef ENABLE_LOGGING
                        console_putchar_serial('x');
#endif
                        char buf[32];
                        int pos = 0;
                        if (val == 0) {
#ifdef ENABLE_LOGGING
                            console_putchar_serial('0');
#endif
                        } else {
                            while (val > 0) {
                                int digit = val % 16;
                                buf[pos++] = (digit < 10) ? ('0' + digit) : ('a' + digit - 10);
                                val /= 16;
                            }
                            while (pos > 0) {
#ifdef ENABLE_LOGGING
                                console_putchar_serial(buf[--pos]);
#endif
                            }
                        }
                    } else {
#ifdef ENABLE_LOGGING
                        console_puts("0x");
#endif
                        print_uint((unsigned long long)val, 16);
                    }
                    break;
                }
                case 's': {
                    const char *str = va_arg(args, const char *);
                    if (str) {
                        if (to_serial) {
#ifdef ENABLE_LOGGING
                            console_puts_serial(str);
#endif
                        } else {
#ifdef ENABLE_LOGGING
                            console_puts(str);
#endif
                        }
                    } else {
                        if (to_serial) {
#ifdef ENABLE_LOGGING
                            console_puts_serial("(null)");
#endif
                        } else {
#ifdef ENABLE_LOGGING
                            console_puts("(null)");
#endif
                        }
                    }
                    break;
                }
                case 'c': {
                    char c = va_arg(args, int);
                    if (to_serial) {
#ifdef ENABLE_LOGGING
                        console_putchar_serial(c);
#endif
                    } else {
#ifdef ENABLE_LOGGING
                        console_putchar(c);
#endif
                    }
                    break;
                }
                case '%':
                    if (to_serial) {
#ifdef ENABLE_LOGGING
                        console_putchar_serial('%');
#endif
                    } else {
#ifdef ENABLE_LOGGING
                        console_putchar('%');
#endif
                    }
                    break;
                default:
                    if (to_serial) {
#ifdef ENABLE_LOGGING
                        console_putchar_serial('%');
#endif
#ifdef ENABLE_LOGGING
                        console_putchar_serial(*fmt);
#endif
                    } else {
#ifdef ENABLE_LOGGING
                        console_putchar('%');
#endif
#ifdef ENABLE_LOGGING
                        console_putchar(*fmt);
#endif
                    }
                    break;
            }
        } else {
            if (to_serial) {
#ifdef ENABLE_LOGGING
                console_putchar_serial(*fmt);
#endif
            } else {
#ifdef ENABLE_LOGGING
                console_putchar(*fmt);
#endif
            }
        }
        fmt++;
    }
}

#ifdef ENABLE_LOGGING
void console_printf(const char *fmt, ...) {
    // va_list args_vga, args_serial;
    // va_start(args_vga, fmt);
    // va_start(args_serial, fmt);
    
    // /* Print to both VGA and serial using separate va_lists */
    // print_formatted(fmt, args_vga, 0);  /* VGA */
    // print_formatted(fmt, args_serial, 1);  /* Serial */
    
    // va_end(args_vga);
    // va_end(args_serial);
    (void)fmt;
}
#endif

'''

# src/kernel/string.c
SRC_KERNEL_STRING_C = r'''/* Minimal string functions for freestanding environment */

#include "string.h"

void *memset(void *s, int c, size_t n) {
    unsigned char *p = (unsigned char *)s;
    while (n--) {
        *p++ = (unsigned char)c;
    }
    return s;
}

void *memcpy(void *dest, const void *src, size_t n) {
    unsigned char *d = (unsigned char *)dest;
    const unsigned char *s = (const unsigned char *)src;
    while (n--) {
        *d++ = *s++;
    }
    return dest;
}

void *memmove(void *dest, const void *src, size_t n) {
    unsigned char *d = (unsigned char *)dest;
    const unsigned char *s = (const unsigned char *)src;
    if (d < s) {
        while (n--) {
            *d++ = *s++;
        }
    } else {
        d += n;
        s += n;
        while (n--) {
            *--d = *--s;
        }
    }
    return dest;
}

size_t strlen(const char *s) {
    size_t len = 0;
    while (*s++) {
        len++;
    }
    return len;
}

int strcmp(const char *s1, const char *s2) {
    while (*s1 && *s1 == *s2) {
        s1++;
        s2++;
    }
    return (unsigned char)*s1 - (unsigned char)*s2;
}

'''

# src/kernel/string.h
SRC_KERNEL_STRING_H = r'''#ifndef STRING_H
#define STRING_H

#include <stddef.h>

void *memset(void *s, int c, size_t n);
void *memcpy(void *dest, const void *src, size_t n);
void *memmove(void *dest, const void *src, size_t n);
size_t strlen(const char *s);
int strcmp(const char *s1, const char *s2);

#endif /* STRING_H */



'''

# src/kernel/thread.c
SRC_KERNEL_THREAD_C = r'''#include "thread.h"
#include "memory.h"
#include "interrupts.h"
#include "pic.h"
#include "console.h"
#include "string.h"
#include "io.h"

#define MAX_THREADS 32
#define DEFAULT_STACK_SIZE 4096
#define TIMER_IRQ 0
#define TIMER_INTERRUPT 32

/* Thread list */
static struct thread *thread_list = NULL;
static struct thread *current_thread = NULL;
static uint32_t next_tid = 1;
static int scheduler_active = 0;
static volatile int need_switch = 0;

/* Thread structures pool */
static struct thread threads[MAX_THREADS];
static int threads_used = 0;

/* Initialize a thread's stack for first execution */
static void setup_thread_stack(struct thread *t, thread_func_t func, void *arg) {
    /* Stack grows downward, so start at top */
    uint32_t *stack = (uint32_t *)((char *)t->stack_ptr - 16); /* Leave some space */
    
    /* Align stack to 16 bytes */
    stack = (uint32_t *)((uint32_t)stack & ~0xF);
    
    /* Push function argument */
    stack--;
    *stack = (uint32_t)arg;
    
    /* Push return address (thread_exit) */
    stack--;
    extern void thread_exit(void);
    *stack = (uint32_t)thread_exit;
    
    /* Push function address as if it was called */
    stack--;
    *stack = (uint32_t)func;
    
    /* Set ESP and EBP */
    t->esp = (uint32_t)stack;
    t->ebp = (uint32_t)stack;
    t->eip = (uint32_t)func;
    t->eflags = 0x202; /* Interrupts enabled */
    
    /* Initialize other registers */
    t->eax = 0;
    t->ebx = 0;
    t->ecx = 0;
    t->edx = 0;
    t->esi = 0;
    t->edi = 0;
}

/* Add thread to list */
static void thread_list_add(struct thread *t) {
    if (!thread_list) {
        thread_list = t;
        t->next = t;
        t->prev = t;
    } else {
        t->next = thread_list;
        t->prev = thread_list->prev;
        thread_list->prev->next = t;
        thread_list->prev = t;
    }
}

/* Remove thread from list */
static void thread_list_remove(struct thread *t) {
    if (t->next == t) {
        thread_list = NULL;
    } else {
        t->prev->next = t->next;
        t->next->prev = t->prev;
        if (thread_list == t) {
            thread_list = t->next;
        }
    }
    t->next = NULL;
    t->prev = NULL;
}

/* Get next ready thread */
static struct thread *thread_get_next_ready(void) {
    if (!thread_list) return NULL;
    
    struct thread *start = current_thread ? current_thread : thread_list;
    struct thread *t = start;
    
    do {
        t = t->next;
        if (t->state == THREAD_READY || t->state == THREAD_RUNNING) {
            return t;
        }
    } while (t != start);
    
    return start; /* Return at least something if list not empty */
}

void thread_init(void) {
    memset(threads, 0, sizeof(threads));
    threads_used = 0;
    thread_list = NULL;
    current_thread = NULL;
    next_tid = 1;
    scheduler_active = 0;
    need_switch = 0;
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[THREAD] Threading system initialized\n");
#endif
}

int thread_create(thread_func_t func, void *arg, size_t stack_size) {
    if (threads_used >= MAX_THREADS) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[THREAD] ERROR: Maximum threads reached\n");
#endif
        return -1;
    }
    
    if (stack_size == 0) {
        stack_size = DEFAULT_STACK_SIZE;
    }
    
    /* Allocate thread structure */
    struct thread *t = &threads[threads_used++];
    memset(t, 0, sizeof(struct thread));
    
    /* Allocate stack */
    t->stack_base = kmalloc(stack_size);
    if (!t->stack_base) {
#ifdef ENABLE_LOGGING
        console_puts_serial("[THREAD] ERROR: Failed to allocate stack\n");
#endif
        threads_used--;
        return -1;
    }
    
    /* Stack pointer starts at top (grows downward) */
    t->stack_ptr = (void *)((char *)t->stack_base + stack_size);
    t->stack_size = stack_size;
    
    /* Set thread ID */
    t->tid = next_tid++;
    t->state = THREAD_READY;
    
    /* Setup stack */
    setup_thread_stack(t, func, arg);
    
    /* Add to thread list */
    thread_list_add(t);
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[THREAD] Created thread ");
    char buf[16];
    uint32_t n = t->tid;
    int i = 0;
    if (n == 0) {
        buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            buf[i++] = tmp[k];
        }
    }
    buf[i] = '\0';
    console_puts_serial(buf);
    console_puts_serial("\n");
#endif
    
    return t->tid;
}

void thread_yield(void) {
    if (!scheduler_active) return;
    need_switch = 1;
    thread_switch();
}

struct thread *thread_current(void) {
    return current_thread;
}

struct thread *thread_get(uint32_t tid) {
    if (!thread_list) return NULL;
    
    struct thread *t = thread_list;
    do {
        if (t->tid == tid) {
            return t;
        }
        t = t->next;
    } while (t != thread_list);
    
    return NULL;
}

void thread_exit(void) {
    struct thread *t = current_thread;
    if (!t) return;
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[THREAD] Thread ");
    char buf[16];
    uint32_t n = t->tid;
    int i = 0;
    if (n == 0) {
        buf[i++] = '0';
    } else {
        char tmp[16];
        int j = 0;
        while (n > 0) {
            tmp[j++] = '0' + (n % 10);
            n /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            buf[i++] = tmp[k];
        }
    }
    buf[i] = '\0';
    console_puts_serial(buf);
    console_puts_serial(" exiting\n");
#endif
    
    t->state = THREAD_TERMINATED;
    
    /* Free stack */
    if (t->stack_base) {
        kfree(t->stack_base);
        t->stack_base = NULL;
    }
    
    /* Remove from list */
    thread_list_remove(t);
    
    /* Switch to next thread */
    current_thread = NULL;
    thread_switch();
    
    /* Should never reach here */
    for(;;) asm volatile("hlt");
}

/* Timer interrupt handler */
static void timer_interrupt_handler(void) {
    /* Set flag for context switch */
    if (scheduler_active) {
        need_switch = 1;
    }
}

/* Context switch - simplified version for demonstration */
/* Note: Full implementation requires assembly to save/restore all registers */
void thread_switch(void) {
    if (!scheduler_active || !need_switch) return;
    
    struct thread *next = thread_get_next_ready();
    if (!next) {
        need_switch = 0;
        return;
    }
    
    struct thread *prev = current_thread;
    
    /* If switching to same thread, do nothing */
    if (next == prev && prev && prev->state == THREAD_READY) {
        need_switch = 0;
        return;
    }
    
    /* Update thread states */
    if (prev) {
        prev->state = THREAD_READY;
    }
    
    current_thread = next;
    next->state = THREAD_RUNNING;
    need_switch = 0;
    
    /* Note: Actual context switching (saving/restoring registers) */
    /* would happen here via assembly code. For a minimal demo, */
    /* we use cooperative threading where threads call thread_yield() */
}

void scheduler_start(void) {
    if (scheduler_active) return;
    
    /* Register timer interrupt handler */
    register_interrupt_handler(TIMER_INTERRUPT, timer_interrupt_handler);
    
    /* Enable timer interrupt (IRQ 0) */
    pic_enable_irq(TIMER_IRQ);
    
    /* Initialize PIT (Programmable Interval Timer) for 100 Hz */
    /* Channel 0, Mode 3 (square wave), binary mode */
    /* 1193180 Hz / 100 Hz = 11931 (divisor) */
    uint16_t divisor = 11931;
    outb(0x43, 0x36); /* Channel 0, Mode 3, binary */
    outb(0x40, divisor & 0xFF); /* Low byte */
    outb(0x40, (divisor >> 8) & 0xFF); /* High byte */
    
    scheduler_active = 1;
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[SCHEDULER] Scheduler started (100 Hz timer)\n");
    console_puts_serial("[SCHEDULER] Note: Using cooperative threading (threads must yield)\n");
#endif
}
'''

# src/kernel/thread.h
SRC_KERNEL_THREAD_H = r'''#ifndef THREAD_H
#define THREAD_H

#include <stdint.h>
#include <stddef.h>

/* Thread states */
#define THREAD_RUNNING    0
#define THREAD_READY      1
#define THREAD_BLOCKED    2
#define THREAD_TERMINATED 3

/* Thread Control Block */
struct thread {
    uint32_t tid;                    /* Thread ID */
    uint32_t state;                  /* Thread state */
    void *stack_ptr;                 /* Stack pointer (top of stack) */
    void *stack_base;                /* Base of stack (for freeing) */
    size_t stack_size;               /* Stack size */
    
    /* Saved CPU context (registers) */
    uint32_t eax, ebx, ecx, edx;
    uint32_t esi, edi, ebp, esp;
    uint32_t eip;
    uint32_t eflags;
    
    struct thread *next;             /* Next thread in list */
    struct thread *prev;             /* Previous thread in list */
};

/* Thread function type */
typedef void (*thread_func_t)(void *arg);

/* Initialize threading system */
void thread_init(void);

/* Create a new thread */
int thread_create(thread_func_t func, void *arg, size_t stack_size);

/* Yield to next thread (voluntary context switch) */
void thread_yield(void);

/* Get current thread */
struct thread *thread_current(void);

/* Get thread by ID */
struct thread *thread_get(uint32_t tid);

/* Exit current thread */
void thread_exit(void);

/* Start scheduler (enables timer interrupts for preemption) */
void scheduler_start(void);

/* Context switch function (called from interrupt handler) */
void thread_switch(void);

#endif /* THREAD_H */

'''

# src/kernel/vga.c
SRC_KERNEL_VGA_C = r'''/* VGA Graphics Mode 13h Driver - 320x200, 256 colors */

#include "vga.h"

#define VGA_MISC_PORT 0x3C2
#define VGA_SEQ_INDEX 0x3C4
#define VGA_SEQ_DATA 0x3C5
#define VGA_CRTC_INDEX 0x3D4
#define VGA_CRTC_DATA 0x3D5
#define VGA_GC_INDEX 0x3CE
#define VGA_GC_DATA 0x3CF
#define VGA_AC_INDEX 0x3C0
#define VGA_AC_WRITE 0x3C0
#define VGA_AC_READ 0x3C1
#define VGA_INSTAT_READ 0x3DA
#define VGA_DAC_READ_INDEX 0x3C7
#define VGA_DAC_WRITE_INDEX 0x3C8
#define VGA_DAC_DATA 0x3C9

static unsigned char *vga_framebuffer = (unsigned char *)VGA_MEMORY_GRAPHICS;

/* I/O port functions */
static inline unsigned char inb(unsigned short port) {
    unsigned char value;
    asm volatile("inb %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void outb(unsigned short port, unsigned char value) {
    asm volatile("outb %0, %1" : : "a"(value), "Nd"(port));
}

/* Write to VGA register */
static void vga_write_reg(unsigned short index_port, unsigned short data_port, unsigned char index, unsigned char value) {
    outb(index_port, index);
    outb(data_port, value);
}

/* Mode 13h register values - set VGA to 320x200 256-color mode */
static void set_mode_13h(void) {
    /* Wait for vertical retrace to avoid flicker */
    while (inb(VGA_INSTAT_READ) & 0x08);
    while (!(inb(VGA_INSTAT_READ) & 0x08));
    
    /* Set Misc Output Register for mode 13h */
    /* Bit 2-3: clock select (00 = 25.175 MHz for mode 13h) */
    /* Bit 1: RAM enable (1 = enable) */
    /* Bit 0: I/O address select (1 = 0x3Dx for color) */
    /* Value 0x63 = 0110 0011 = 25.175 MHz clock, RAM enabled, 0x3Dx */
    outb(VGA_MISC_PORT, 0x63);
    
    /* Unlock CRTC registers (bit 7 of register 0x11 must be clear) */
    /* Read current value of register 0x11 */
    outb(VGA_CRTC_INDEX, 0x11);
    unsigned char crtc11 = inb(VGA_CRTC_DATA);
    /* Clear bit 7 to unlock registers 0x00-0x07 */
    outb(VGA_CRTC_INDEX, 0x11);
    outb(VGA_CRTC_DATA, crtc11 & 0x7F);
    
    /* Sequencer: Reset and enable */
    vga_write_reg(VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x00, 0x03);
    
    /* Sequencer: Memory mode - for mode 13h */
    /* Bit 3 = chain-4 (DISABLE = 0 for mode 13h), Bit 2 = odd/even (ENABLE = 1 for mode 13h) */
    /* 0x06 = extended memory, chain-4 DISABLED, odd/even ENABLED */
    /* Mode 13h uses odd/even addressing, not chain-4 */
    vga_write_reg(VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x04, 0x06);
    
    /* Set map mask to enable all planes by default */
    vga_write_reg(VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x02, 0x0F);
    
    /* Graphics Controller: Set/Reset and Enable Set/Reset */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x00, 0x00);
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x01, 0x00);
    
    /* Graphics Controller: Color Compare */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x02, 0x00);
    
    /* Graphics Controller: Data Rotate */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x03, 0x00);
    
    /* Graphics Controller: Read Map Select */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x04, 0x00);
    
    /* Graphics Controller: Graphics Mode - write mode 0 for mode 13h */
    /* Write mode 0: Standard write mode for mode 13h chain-4 addressing */
    /* Bits 1-0 = write mode (00 = write mode 0), Bit 3 = read mode (0 = read mode 0) */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x05, 0x00);  /* Write mode 0, read mode 0 */
    
    /* Graphics Controller: Miscellaneous - graphics mode, memory at A0000 */
    /* Bit 1 = memory map (0 = A0000-BFFFF), Bit 0 = graphics mode (1 = graphics) */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x06, 0x05);
    
    /* Graphics Controller: Color Don't Care */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x07, 0x0F);
    
    /* Graphics Controller: Bit Mask */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x08, 0xFF);
    
    /* CRTC: Set up for 320x200 mode 13h */
    /* Horizontal Total - standard value for mode 13h (95 character clocks) */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x00, 0x5F);
    /* Horizontal Display End - standard value for mode 13h */
    /* Standard is 0x4F (79) for 320 pixels width */
    /* Note: QEMU appears to ignore CRTC register changes for mode 13h horizontal timing */
    /* This is a known limitation of QEMU's VGA emulation */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x01, 0x4F);
    /* Start Horizontal Blanking - should be just after display end */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x02, 0x50);
    /* End Horizontal Blanking - standard value for mode 13h */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x03, 0x82);
    /* Start Horizontal Retrace */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x04, 0x54);
    /* End Horizontal Retrace */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x05, 0x80);
    /* Vertical Total */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x06, 0xBF);
    /* Overflow */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x07, 0x1F);
    /* Preset Row Scan */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x08, 0x00);
    /* Maximum Scan Line - bit 7 enables double-scanning for 200-line modes */
    /* Value 0x41 = bit 6 set (double-scan) + bit 0 set (max scanline = 1) */
    /* This is correct for mode 13h - keeps it at 0x41 */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x09, 0x41);
    /* Cursor Start */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x0A, 0x00);
    /* Cursor End */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x0B, 0x00);
    /* Start Address High */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x0C, 0x00);
    /* Start Address Low */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x0D, 0x00);
    /* Cursor Location High */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x0E, 0x00);
    /* Cursor Location Low */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x0F, 0x00);
    /* Vertical Retrace Start */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x10, 0x9C);
    /* Vertical Retrace End */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x11, 0x8E);
    /* Vertical Display End */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x12, 0x8F);
    /* Offset register - CRTC offset for scanline addressing */
    /* Set to 0xA0 (160) for correct vertical pixel addressing - fixes vertical spacing */
    /* This represents 320 bytes per scanline (160 words of 2 bytes each) */
    /* Note: This is correct for linear framebuffer addressing */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x13, 0xA0);
    /* Underline Location */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x14, 0x00);
    /* Start Vertical Blank */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x15, 0x96);
    /* End Vertical Blank */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x16, 0xB9);
    /* Mode Control */
    vga_write_reg(VGA_CRTC_INDEX, VGA_CRTC_DATA, 0x17, 0xE3);
    
    /* Attribute Controller: Reset flip-flop */
    inb(VGA_INSTAT_READ);
    
    /* Set palette registers (simplified - use default palette) */
    for (int i = 0; i < 16; i++) {
        outb(VGA_AC_INDEX, i);
        outb(VGA_AC_WRITE, i);
    }
    
    /* Enable video output */
    outb(VGA_AC_INDEX, 0x20);
    
    /* Initialize DAC palette for mode 13h - only set essential colors for now */
    /* Set up first 16 colors (standard EGA palette) */
    for (int i = 0; i < 16; i++) {
        outb(VGA_DAC_WRITE_INDEX, i);
        
        unsigned char r, g, b;
        switch(i) {
            case 0:  r = 0;   g = 0;   b = 0;   break;  /* Black */
            case 1:  r = 0;   g = 0;   b = 42;  break;  /* Blue */
            case 2:  r = 0;   g = 42;  b = 0;   break;  /* Green */
            case 3:  r = 0;   g = 42;  b = 42;  break;  /* Cyan */
            case 4:  r = 42;  g = 0;   b = 0;   break;  /* Red */
            case 5:  r = 42;  g = 0;   b = 42;  break;  /* Magenta */
            case 6:  r = 42;  g = 21;  b = 0;   break;  /* Brown */
            case 7:  r = 42;  g = 42;  b = 42;  break;  /* Light Gray */
            case 8:  r = 21;  g = 21;  b = 21;  break;  /* Dark Gray */
            case 9:  r = 21;  g = 21;  b = 63;  break;  /* Light Blue */
            case 10: r = 21;  g = 63;  b = 21;  break;  /* Light Green */
            case 11: r = 21;  g = 63;  b = 63;  break;  /* Light Cyan */
            case 12: r = 63;  g = 21;  b = 21;  break;  /* Light Red */
            case 13: r = 63;  g = 21;  b = 63;  break;  /* Light Magenta */
            case 14: r = 63;  g = 63;  b = 21;  break;  /* Yellow */
            case 15: r = 63;  g = 63;  b = 63;  break;  /* White */
            default: r = 0;   g = 0;   b = 0;   break;
        }
        outb(VGA_DAC_DATA, r);
        outb(VGA_DAC_DATA, g);
        outb(VGA_DAC_DATA, b);
    }
    
    /* For colors 16-255, use a simple pattern to ensure they're defined */
    /* This is faster than setting each individually */
    for (int i = 16; i < 256; i++) {
        outb(VGA_DAC_WRITE_INDEX, i);
        unsigned char r = (i & 0x07) * 9;
        unsigned char g = ((i >> 3) & 0x07) * 9;
        unsigned char b = ((i >> 6) & 0x03) * 21;
        outb(VGA_DAC_DATA, r);
        outb(VGA_DAC_DATA, g);
        outb(VGA_DAC_DATA, b);
    }
    
    /* Re-enable sequencer (clear reset) */
    vga_write_reg(VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x00, 0x03);
}

void vga_init(void) {
    /* Set VGA mode 13h (320x200, 256 colors) via register writes */
    /* We're in protected mode so can't use BIOS interrupts */
    set_mode_13h();
    
    /* Clear the framebuffer completely - ensure all memory is zeroed */
    /* Set map mask to write to all planes */
    outb(VGA_SEQ_INDEX, 0x02);
    outb(VGA_SEQ_DATA, 0x0F);
    
    /* Clear framebuffer */
    for (unsigned int i = 0; i < VGA_WIDTH * VGA_HEIGHT; i++) {
        vga_framebuffer[i] = 0;  /* Black = 0 */
    }
    
    /* Wait a bit for mode and palette to stabilize */
    for (volatile int i = 0; i < 200000; i++);
}

void vga_set_pixel(int x, int y, unsigned char color) {
    if (x >= 0 && x < VGA_WIDTH && y >= 0 && y < VGA_HEIGHT) {
        unsigned int offset = (unsigned int)(y * VGA_WIDTH + x);
        
        /* In mode 13h with write mode 0, set map mask to write to all planes */
        outb(VGA_SEQ_INDEX, 0x02);
        outb(VGA_SEQ_DATA, 0x0F);
        
        /* Set the set/reset value to the color */
        vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x00, color);
        /* Enable set/reset for all planes */
        vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x01, 0x0F);
        
        /* Write to trigger the set/reset (write 0xFF to set all bits) */
        vga_framebuffer[offset] = 0xFF;
    }
}

void vga_clear(unsigned char color) {
    /* In mode 13h with write mode 0, set map mask to write to all planes */
    outb(VGA_SEQ_INDEX, 0x02);
    outb(VGA_SEQ_DATA, 0x0F);
    
    /* Set the set/reset value to the color */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x00, color);
    /* Enable set/reset for all planes */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x01, 0x0F);
    
    /* Clear entire framebuffer */
    for (unsigned int i = 0; i < VGA_WIDTH * VGA_HEIGHT; i++) {
        vga_framebuffer[i] = 0xFF;
    }
}

void vga_fill_rect(int x, int y, int width, int height, unsigned char color) {
    /* In mode 13h with write mode 0, use set/reset registers */
    /* Set map mask to write to all planes */
    outb(VGA_SEQ_INDEX, 0x02);
    outb(VGA_SEQ_DATA, 0x0F);
    
    /* Set the set/reset value to the color */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x00, color);
    /* Enable set/reset for all planes */
    vga_write_reg(VGA_GC_INDEX, VGA_GC_DATA, 0x01, 0x0F);
    
    /* Fill rectangle directly in framebuffer for better performance */
    for (int dy = 0; dy < height; dy++) {
        int row = y + dy;
        if (row >= 0 && row < VGA_HEIGHT) {
            unsigned int row_offset = (unsigned int)(row * VGA_WIDTH);
            for (int dx = 0; dx < width; dx++) {
                int col = x + dx;
                if (col >= 0 && col < VGA_WIDTH) {
                    /* Write 0xFF to trigger set/reset for all bits */
                    vga_framebuffer[row_offset + col] = 0xFF;
                }
            }
        }
    }
}

void vga_draw_rect(int x, int y, int width, int height, unsigned char color) {
    /* Top edge */
    for (int dx = 0; dx < width; dx++) {
        vga_set_pixel(x + dx, y, color);
    }
    /* Bottom edge */
    for (int dx = 0; dx < width; dx++) {
        vga_set_pixel(x + dx, y + height - 1, color);
    }
    /* Left edge */
    for (int dy = 0; dy < height; dy++) {
        vga_set_pixel(x, y + dy, color);
    }
    /* Right edge */
    for (int dy = 0; dy < height; dy++) {
        vga_set_pixel(x + width - 1, y + dy, color);
    }
}

void vga_wait_vsync(void) {
    /* Wait for vertical retrace to start (bit 3 of input status register) */
    while ((inb(VGA_INSTAT_READ) & 0x08));
    /* Wait for vertical retrace to end */
    while (!(inb(VGA_INSTAT_READ) & 0x08));
}

'''

# src/kernel/vga.h
SRC_KERNEL_VGA_H = r'''#ifndef VGA_H
#define VGA_H

/* VGA Graphics Mode 13h: 320x200, 256 colors */
#define VGA_WIDTH 320
#define VGA_HEIGHT 200
#define VGA_MEMORY_GRAPHICS 0xA0000

/* Initialize VGA graphics mode 13h */
void vga_init(void);

/* Set a pixel at (x, y) to color */
void vga_set_pixel(int x, int y, unsigned char color);

/* Clear the screen with a color */
void vga_clear(unsigned char color);

/* Draw a filled rectangle */
void vga_fill_rect(int x, int y, int width, int height, unsigned char color);

/* Draw a rectangle outline */
void vga_draw_rect(int x, int y, int width, int height, unsigned char color);

/* Wait for vertical retrace to avoid flickering */
void vga_wait_vsync(void);

/* Color definitions (VGA palette colors) */
#define VGA_BLACK 0
#define VGA_BLUE 1
#define VGA_GREEN 2
#define VGA_CYAN 3
#define VGA_RED 4
#define VGA_MAGENTA 5
#define VGA_BROWN 6
#define VGA_LIGHT_GRAY 7
#define VGA_DARK_GRAY 8
#define VGA_LIGHT_BLUE 9
#define VGA_LIGHT_GREEN 10
#define VGA_LIGHT_CYAN 11
#define VGA_LIGHT_RED 12
#define VGA_LIGHT_MAGENTA 13
#define VGA_YELLOW 14
#define VGA_WHITE 15

#endif /* VGA_H */

'''

# src/lib/mbox.c
SRC_LIB_MBOX_C = r'''#include "../include/uk/mbox.h"
#include "../include/uk/errno.h"
#include "../kernel/memory.h"
#include "../kernel/string.h"

struct uk_mbox *uk_mbox_create(struct uk_alloc *a, __u32 capacity) {
	struct uk_mbox *mbox;
	
	(void)a;  /* We use kmalloc directly */
	
	if (capacity == 0)
		return NULL;
	
	mbox = (struct uk_mbox *)kmalloc(sizeof(struct uk_mbox));
	if (!mbox)
		return NULL;
	
	mbox->messages = (void **)kmalloc(sizeof(void *) * capacity);
	if (!mbox->messages) {
		kfree(mbox);
		return NULL;
	}
	
	mbox->capacity = capacity;
	mbox->head = 0;
	mbox->tail = 0;
	mbox->count = 0;
	
	return mbox;
}

void uk_mbox_free(struct uk_alloc *a, struct uk_mbox *mbox) {
	(void)a;
	
	if (!mbox)
		return;
	
	if (mbox->messages)
		kfree(mbox->messages);
	kfree(mbox);
}

int uk_mbox_recv_try(struct uk_mbox *mbox, void **msg) {
	if (!mbox || !msg)
		return -EINVAL;
	
	if (mbox->count == 0)
		return -1;  /* No messages available */
	
	*msg = mbox->messages[mbox->head];
	mbox->head = (mbox->head + 1) % mbox->capacity;
	mbox->count--;
	
	return 0;
}

int uk_mbox_send_try(struct uk_mbox *mbox, void *msg) {
	if (!mbox || !msg)
		return -EINVAL;
	
	if (mbox->count >= mbox->capacity)
		return -ENOSPC;  /* Mailbox full */
	
	mbox->messages[mbox->tail] = msg;
	mbox->tail = (mbox->tail + 1) % mbox->capacity;
	mbox->count++;
	
	return 0;
}

'''

# src/lib/netbuf.c
SRC_LIB_NETBUF_C = r'''/* Network buffer implementation */

#include "../include/uk/netbuf.h"
#include "../include/uk/sglist.h"
#include "../kernel/memory.h"
#include "../kernel/string.h"

struct uk_netbuf *uk_netbuf_alloc(__sz size) {
    struct uk_netbuf *pkt = kmalloc(sizeof(struct uk_netbuf) + size);
    if (!pkt)
        return NULL;
    
    pkt->data = (char *)pkt + sizeof(struct uk_netbuf);
    pkt->len = 0;
    pkt->buflen = size;
    pkt->flags = 0;
    pkt->next = NULL;
    return pkt;
}

void uk_netbuf_free(struct uk_netbuf *pkt) {
    if (pkt)
        kfree(pkt);
}

int uk_netbuf_header(struct uk_netbuf *pkt, __s16 len) {
    char *pkt_start = (char *)pkt + sizeof(struct uk_netbuf);
    
    if (len > 0) {
        /* Add header space - check if we have enough room before pkt->data */
        if ((__sz)len > (__sz)((char *)pkt->data - pkt_start))
            return 0;
        pkt->data = (char *)pkt->data - len;
        pkt->len += len;
        return 1;
    } else if (len < 0) {
        /* Remove header space */
        pkt->data = (char *)pkt->data - len;  /* len is negative, so this adds */
        pkt->len += len;   /* len is negative, so this subtracts */
        return 1;
    }
    return 1;
}

void uk_netbuf_append(struct uk_netbuf *head, struct uk_netbuf *tail) {
    struct uk_netbuf *cur = head;
    while (cur->next)
        cur = cur->next;
    cur->next = tail;
}

int uk_netbuf_sglist_append(struct uk_sglist *sg, struct uk_netbuf *pkt) {
    struct uk_netbuf *cur = pkt;
    while (cur) {
        if (uk_sglist_append(sg, cur->data, cur->len) != 0)
            return -1;
        cur = cur->next;
    }
    return 0;
}

'''

# src/lib/netdev.c
SRC_LIB_NETDEV_C = r'''/* Network device core implementation - stub file */
/* The real implementation is in netdev_core.c */

'''

# src/lib/netdev_core.c
SRC_LIB_NETDEV_CORE_C = r'''/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Authors: Simon Kuenzer <simon.kuenzer@neclab.eu>
 *          Razvan Cojocaru <razvan.cojocaru93@gmail.com>
 *
 * Copyright (c) 2017-2018, NEC Europe Ltd., NEC Corporation.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the copyright holder nor the names of its
 *    contributors may be used to endorse or promote products derived from
 *    this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#include "../include/uk/netdev.h"
#include "../include/uk/netdev_core.h"
#include "../kernel/memory.h"
#include "../kernel/string.h"
#include "../include/uk/print.h"
#include "../include/uk/assert.h"
#include "../include/uk/errno.h"
#include <stdint.h>

/* Simple linked list for netdevs */
static struct uk_netdev *netdev_list_head = NULL;
static uint16_t netdev_count = 0;

/* Netdev data structure */
struct uk_netdev_data {
    const char *drv_name;
    enum uk_netdev_state state;
    uint16_t id;
    struct uk_netdev_event_handler rxq_handler[8];
    struct uk_netdev_event_handler txq_handler[8];  /* TX queue space available callbacks */
};

static struct uk_netdev_data *_alloc_data(struct uk_alloc *a,
                                          uint16_t netdev_id,
                                          const char *drv_name)
{
    struct uk_netdev_data *data;

    data = kmalloc(sizeof(*data));
    if (!data)
        return NULL;

    memset(data, 0, sizeof(*data));
    data->drv_name = drv_name;
    data->state = UK_NETDEV_UNPROBED;
    data->id = netdev_id;

    return data;
}

int uk_netdev_drv_register(struct uk_netdev *dev, struct uk_alloc *a,
                           const char *drv_name)
{
    UK_ASSERT(dev);
    UK_ASSERT(!dev->_data);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->info_get);
    UK_ASSERT(dev->ops->configure);
    UK_ASSERT(dev->ops->rxq_info_get);
    UK_ASSERT(dev->ops->rxq_configure);
    UK_ASSERT(dev->ops->txq_info_get);
    UK_ASSERT(dev->ops->txq_configure);
    UK_ASSERT(dev->ops->start);
    UK_ASSERT(dev->ops->promiscuous_get);
    UK_ASSERT(dev->ops->mtu_get);
    UK_ASSERT(dev->rx_one);
    UK_ASSERT(dev->tx_one);

    dev->_data = _alloc_data(a, netdev_count, drv_name);
    if (!dev->_data)
        return -ENOMEM;

    /* Add to list */
    dev->_list_next = netdev_list_head;
    netdev_list_head = dev;

#ifdef ENABLE_LOGGING
    uk_pr_info("Registered netdev%"PRIu16": %p (%s)\n",
               netdev_count, dev, drv_name);
#endif

    return netdev_count++;
}

unsigned int uk_netdev_count(void)
{
    return (unsigned int) netdev_count;
}

struct uk_netdev *uk_netdev_get(unsigned int id)
{
    struct uk_netdev *dev;

    for (dev = netdev_list_head; dev; dev = dev->_list_next) {
        UK_ASSERT(dev->_data);

        if (dev->_data->id == id)
            return dev;
    }
    return NULL;
}

uint16_t uk_netdev_id_get(struct uk_netdev *dev)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);

    return dev->_data->id;
}

const char *uk_netdev_drv_name_get(struct uk_netdev *dev)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);

    return dev->_data->drv_name;
}

enum uk_netdev_state uk_netdev_state_get(struct uk_netdev *dev)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);

    return dev->_data->state;
}

int uk_netdev_probe(struct uk_netdev *dev)
{
    int ret = 0;

    UK_ASSERT(dev);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->_data);
    UK_ASSERT(dev->_data->state == UK_NETDEV_UNPROBED);

    if (dev->ops->probe)
        ret = dev->ops->probe(dev);
    if (ret < 0)
        return ret;

    dev->_data->state = UK_NETDEV_UNCONFIGURED;
    return ret;
}

void uk_netdev_info_get(struct uk_netdev *dev,
                        struct uk_netdev_info *dev_info)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->info_get);
    UK_ASSERT(dev_info);
    UK_ASSERT(dev->_data->state >= UK_NETDEV_UNCONFIGURED);

    memset(dev_info, 0, sizeof(*dev_info));
    dev->ops->info_get(dev, dev_info);
}

int uk_netdev_rxq_info_get(struct uk_netdev *dev, uint16_t queue_id,
                           struct uk_netdev_queue_info *queue_info)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->rxq_info_get);
    UK_ASSERT(queue_info);

    memset(queue_info, 0, sizeof(*queue_info));
    return dev->ops->rxq_info_get(dev, queue_id, queue_info);
}

int uk_netdev_txq_info_get(struct uk_netdev *dev, uint16_t queue_id,
                           struct uk_netdev_queue_info *queue_info)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->txq_info_get);
    UK_ASSERT(queue_info);

    memset(queue_info, 0, sizeof(*queue_info));
    return dev->ops->txq_info_get(dev, queue_id, queue_info);
}

int uk_netdev_configure(struct uk_netdev *dev,
                        const struct uk_netdev_conf *dev_conf)
{
    struct uk_netdev_info dev_info;
    int ret;

    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->configure);
    UK_ASSERT(dev_conf);

    if (dev->_data->state != UK_NETDEV_UNCONFIGURED)
        return -EINVAL;

    uk_netdev_info_get(dev, &dev_info);
    if (dev_conf->nb_rx_queues > dev_info.max_rx_queues)
        return -EINVAL;
    if (dev_conf->nb_tx_queues > dev_info.max_tx_queues)
        return -EINVAL;

    ret = dev->ops->configure(dev, dev_conf);
    if (ret >= 0) {
#ifdef ENABLE_LOGGING
        uk_pr_info("netdev%"PRIu16": Configured interface\n",
                   dev->_data->id);
#endif
        dev->_data->state = UK_NETDEV_CONFIGURED;
    } else {
#ifdef ENABLE_LOGGING
        uk_pr_err("netdev%"PRIu16": Failed to configure interface: %d\n",
                  dev->_data->id, ret);
#endif
    }
    return ret;
}

int uk_netdev_rxq_configure(struct uk_netdev *dev, uint16_t queue_id,
                            uint16_t nb_desc,
                            struct uk_netdev_rxqueue_conf *rx_conf)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->rxq_configure);
    UK_ASSERT(rx_conf);
    UK_ASSERT(rx_conf->alloc_rxpkts);

    if (dev->_data->state != UK_NETDEV_CONFIGURED)
        return -EINVAL;

    if (dev->_rx_queue[queue_id] && !PTRISERR(dev->_rx_queue[queue_id]))
        return -EBUSY;

    /* Store callback info in handler */
    if (rx_conf->callback) {
        dev->_data->rxq_handler[queue_id].callback = rx_conf->callback;
        dev->_data->rxq_handler[queue_id].cookie = rx_conf->callback_cookie;
    }

    dev->_rx_queue[queue_id] = dev->ops->rxq_configure(dev, queue_id,
                                                       nb_desc, rx_conf);
    if (PTRISERR(dev->_rx_queue[queue_id]))
        return PTR2ERR(dev->_rx_queue[queue_id]);

#ifdef ENABLE_LOGGING
    uk_pr_info("netdev%"PRIu16": Configured receive queue %"PRIu16"\n",
               dev->_data->id, queue_id);
#endif
    return 0;
}

int uk_netdev_txq_configure(struct uk_netdev *dev, uint16_t queue_id,
                            uint16_t nb_desc,
                            struct uk_netdev_txqueue_conf *tx_conf)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->txq_configure);
    UK_ASSERT(tx_conf);

    if (dev->_data->state != UK_NETDEV_CONFIGURED)
        return -EINVAL;

    if (dev->_tx_queue[queue_id] && !PTRISERR(dev->_tx_queue[queue_id]))
        return -EBUSY;

    dev->_tx_queue[queue_id] = dev->ops->txq_configure(dev, queue_id,
                                                       nb_desc, tx_conf);
    if (PTRISERR(dev->_tx_queue[queue_id]))
        return PTR2ERR(dev->_tx_queue[queue_id]);

#ifdef ENABLE_LOGGING
    uk_pr_info("netdev%"PRIu16": Configured transmit queue %"PRIu16"\n",
               dev->_data->id, queue_id);
#endif
    return 0;
}

/* Register TX queue space available callback */
void uk_netdev_txq_register_callback(struct uk_netdev *dev, uint16_t queue_id,
                                     void *callback, void *cookie)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);
    UK_ASSERT(queue_id < 8);
    
    dev->_data->txq_handler[queue_id].callback = callback;
    dev->_data->txq_handler[queue_id].cookie = cookie;
}

int uk_netdev_start(struct uk_netdev *dev)
{
    int ret;

    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->start);

    if (dev->_data->state != UK_NETDEV_CONFIGURED)
        return -EINVAL;

    ret = dev->ops->start(dev);
    if (ret >= 0) {
#ifdef ENABLE_LOGGING
        uk_pr_info("netdev%"PRIu16": Started interface\n",
                   dev->_data->id);
#endif
        dev->_data->state = UK_NETDEV_RUNNING;
    }
    return ret;
}

const struct uk_hwaddr *uk_netdev_hwaddr_get(struct uk_netdev *dev)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);
    UK_ASSERT(dev->ops);

    UK_ASSERT(dev->_data->state == UK_NETDEV_CONFIGURED
              || dev->_data->state == UK_NETDEV_RUNNING);

    if (!dev->ops->hwaddr_get)
        return NULL;

    return dev->ops->hwaddr_get(dev);
}

unsigned uk_netdev_promiscuous_get(struct uk_netdev *dev)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->promiscuous_get);

    UK_ASSERT(dev->_data->state == UK_NETDEV_CONFIGURED ||
              dev->_data->state == UK_NETDEV_RUNNING);

    return dev->ops->promiscuous_get(dev);
}

uint16_t uk_netdev_mtu_get(struct uk_netdev *dev)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);
    UK_ASSERT(dev->ops);
    UK_ASSERT(dev->ops->mtu_get);

    UK_ASSERT(dev->_data->state == UK_NETDEV_CONFIGURED
              || dev->_data->state == UK_NETDEV_RUNNING);

    return dev->ops->mtu_get(dev);
}

/* External flag to signal packet received (set by interrupt handler) */
extern volatile int netdev_packet_received;

void uk_netdev_drv_rx_event(struct uk_netdev *dev, __u16 queue_id)
{
    (void)dev;
    (void)queue_id;
    /* Signal that a packet has been received */
    /* This will be checked by the echo server */
    netdev_packet_received = 1;
    
    /* Debug output */
#ifdef ENABLE_LOGGING
    uk_pr_info("RX event: queue %"PRIu16" - packet received flag set\n", queue_id);
#endif
}

void uk_netdev_drv_tx_space_available(struct uk_netdev *dev, __u16 queue_id)
{
    UK_ASSERT(dev);
    UK_ASSERT(dev->_data);
    UK_ASSERT(queue_id < 8);
    
    /* Call registered TX callback if exists */
    if (dev->_data->txq_handler[queue_id].callback) {
        typedef void (*tx_callback_t)(void *cookie);
        tx_callback_t callback = (tx_callback_t)dev->_data->txq_handler[queue_id].callback;
        callback(dev->_data->txq_handler[queue_id].cookie);
    }
    
#ifdef ENABLE_LOGGING
    uk_pr_info("TX space available: queue %"PRIu16"\n", queue_id);
#endif
}

/* Check for TX completions by calling xmit logic (which frees completed packets) */
int uk_netdev_tx_completions_check(struct uk_netdev *dev, uint16_t queue_id)
{
    UK_ASSERT(dev);
    UK_ASSERT(queue_id < 8);
    
    if (!dev->_tx_queue[queue_id] || PTRISERR(dev->_tx_queue[queue_id])) {
        return -EINVAL;
    }
    
    /* Access the driver's xmit_free function by calling tx_one with NULL */
    /* This is a bit of a hack, but we need to trigger completion checking */
    /* Actually, better: try to send a NULL packet to trigger xmit_free */
    /* But that won't work... */
    
    /* Better approach: call xmit_free directly if we can access the TX queue */
    /* For virtio-net, we can access the queue structure */
    /* But this requires driver-specific knowledge... */
    
    /* Simplest: Try sending a dummy packet that will fail immediately */
    /* This will call xmit_free and check for completions */
    /* Actually, even simpler: just try to process pending packets */
    /* The real fix is to always check completions, not just when callback fires */
    
    return 0;
}

'''

# src/lib/netlink_socket.c
SRC_LIB_NETLINK_SOCKET_C = r'''/* SPDX-License-Identifier: BSD-3-Clause */
/* Adapted from Unikraft for MiniKraft */

#include "../include/uk/file/iovutil.h"
#include "../include/uk/netlink/driver.h"
#include "../include/uk/socket_driver.h"
#include "../include/uk/print.h"
#include "../include/uk/assert.h"
#include "../include/uk/mbox.h"
#include "../include/uk/streambuf.h"
#include "../include/uk/errno.h"
#include "../include/sys/socket.h"
#include "../kernel/string.h"
#include "../kernel/memory.h"

#define NL_CONNECTED	1
#define NL_BOUND	2

#define sock2nlctx(s) ((struct nl_ctx *)posix_sock_get_data(s))

/* Protocol registration system */
#define MAX_NETLINK_PROTOCOLS 16

static struct posix_netlink_protocol *registered_protocols[MAX_NETLINK_PROTOCOLS];
static int num_registered_protocols = 0;
static int protocol_list_initialized = 0;

/* Register a netlink protocol */
int posix_netlink_protocol_register(struct posix_netlink_protocol *proto) {
	if (num_registered_protocols >= MAX_NETLINK_PROTOCOLS)
		return -ENOSPC;
	
	registered_protocols[num_registered_protocols++] = proto;
	protocol_list_initialized = 0;  /* Mark as needing reinit */
	return 0;
}

/* Protocol list markers - for compatibility */
static struct posix_netlink_protocol *posix_netlink_protocol_list_start = NULL;
static struct posix_netlink_protocol *posix_netlink_protocol_list_end = NULL;

/* Initialize protocol list */
static void init_protocol_list(void) {
	if (!protocol_list_initialized && num_registered_protocols > 0) {
		posix_netlink_protocol_list_start = registered_protocols[0];
		posix_netlink_protocol_list_end = registered_protocols[num_registered_protocols];
		protocol_list_initialized = 1;
	}
}

/* Stub for process ID - return 1 for now */
static inline __u32 uk_sys_getpid(void) {
	return 1;
}

static const struct posix_netlink_protocol *nl_driver_find(int protocol)
{
	int i;
	
	/* Initialize list on first use */
	init_protocol_list();
	
	for (i = 0; i < num_registered_protocols; i++) {
		if (registered_protocols[i] && registered_protocols[i]->protocol == protocol)
			return registered_protocols[i];
	}
	return NULL;
}

static void *nl_create(struct posix_socket_driver *drv,
		       int family __maybe_unused, int type, int protocol)
{
	const struct posix_netlink_protocol *nl_drv;
	struct nl_ctx *nl_ctx;
	int err;

	UK_ASSERT(drv);
	UK_ASSERT(family == AF_NETLINK);

	/* AF_NETLINK sockets must be created with SOCK_RAW or SOCK_DGRAM */
	if (unlikely(((type & ~(SOCK_NONBLOCK | SOCK_CLOEXEC)) != SOCK_RAW) &&
		     ((type & ~(SOCK_NONBLOCK | SOCK_CLOEXEC)) != SOCK_DGRAM)))
		return ERR2PTR(-EINVAL);

	/* Lookup a driver for the requested protocol */
	nl_drv = nl_driver_find(protocol);
	if (unlikely(!nl_drv)) {
		uk_pr_debug("did not find protocol handler for %d\n", protocol);
		return ERR2PTR(-EAFNOSUPPORT);
	}

	nl_ctx = (struct nl_ctx *)kmalloc(sizeof(*nl_ctx));
	if (unlikely(!nl_ctx))
		return ERR2PTR(-ENOMEM);
	memset(nl_ctx, 0, sizeof(*nl_ctx));

	nl_ctx->allocator = drv->allocator;
	nl_ctx->drv = nl_drv;
	/* FIXME: PID is here like port number and must be unique. It just
	 *        starts with PID if free.
	 */
	nl_ctx->nl_pid = uk_sys_getpid();

	nl_ctx->nl_recvqueue = (void *)uk_mbox_create(nl_ctx->allocator, 512);
	if (unlikely(!nl_ctx->nl_recvqueue)) {
		err = -ENOMEM;
		goto err_free_ctx;
	}

	/* Optional driver initialization */
	if (nl_ctx->drv->ops->create) {
		err = nl_ctx->drv->ops->create(nl_ctx);
		if (unlikely(err))
			goto err_free_recvqueue;
	}

	uk_pr_debug("Created netlink socket: %p, protocol: %d, drv: %s\n",
		    nl_ctx, nl_ctx->drv->protocol, nl_ctx->drv->libname);
	return nl_ctx;

err_free_recvqueue:
	uk_mbox_free(nl_ctx->allocator, (struct uk_mbox *)nl_ctx->nl_recvqueue);
err_free_ctx:
	kfree(nl_ctx);
	return ERR2PTR(err);
}

static int nl_close(posix_sock *s)
{
	struct nl_ctx *nl_ctx = sock2nlctx(s);
	struct uk_streambuf *nlbuf;

	if (nl_ctx->drv->ops->close)
		nl_ctx->drv->ops->close(nl_ctx);

	/* Release queued and unsent messages */
	while (uk_mbox_recv_try((struct uk_mbox *)nl_ctx->nl_recvqueue, (void **)&nlbuf) == 0) {
		uk_pr_debug("Releasing unconsumed netlink message %p\n", nlbuf);
		nlbuf_free(nlbuf);
	}

	uk_mbox_free(nl_ctx->allocator, (struct uk_mbox *)nl_ctx->nl_recvqueue);
	kfree(nl_ctx);
	return 0;
}

static int nl_bind(posix_sock *s,
		   const void *addr,
		   __u32 addr_len)
{
	const struct sockaddr_nl *nl_addr;
	struct nl_ctx *nl_ctx = sock2nlctx(s);

	/* Bound netlink sockets exist for subscribing to multicast messages.
	 * We only support unicast user -> kernel comms + repies, thus bind is
	 * merely a stub that stores the bound address and returns success.
	 *
	 * TODO: Add true multicast subscription when needed.
	 */

	if (unlikely(nl_ctx->flags & NL_BOUND))
		return -EINVAL;
	if (unlikely(!addr || addr_len < sizeof(*nl_addr)))
		return -EINVAL;
	nl_addr = (const struct sockaddr_nl *)addr;

	if (unlikely((nl_addr->nl_family != AF_NETLINK) ||
		     (nl_addr->nl_pad != 0)))
		return -EINVAL;

	/* We only support automatic PID/port allocation */
	if (nl_addr->nl_pid != 0)
		return -EADDRNOTAVAIL;

	nl_ctx->nl_groups = nl_addr->nl_groups;
	nl_ctx->flags |= NL_BOUND;
	return 0;
}

static int nl_sockname(posix_sock *s,
		       void *restrict addr,
		       __u32 *restrict addr_len)
{
	struct nl_ctx *nl_ctx = sock2nlctx(s);
	const struct sockaddr_nl nl_addr = {
		.nl_family = AF_NETLINK,
		.nl_pad = 0,
		.nl_pid = nl_ctx_pid(nl_ctx),
		.nl_groups = nl_ctx->nl_groups
	};

	if (unlikely(!addr || !addr_len))
		return -EFAULT;

	memcpy(addr, &nl_addr, MIN(*addr_len, sizeof(nl_addr)));
	*addr_len = sizeof(nl_addr);
	return 0;
}

static int nl_connect(posix_sock *s,
		      const void *addr, __u32 addr_len)
{
	struct nl_ctx *nl_ctx = sock2nlctx(s);
	const struct sockaddr_nl *nl_addr;

	/* We can only ever send messages to the kernel, thus connect only
	 * validates its args and returns success.
	 */

	if (unlikely(!addr || addr_len < sizeof(*nl_addr)))
		return -EINVAL;

	nl_addr = (const struct sockaddr_nl *)addr;
	if (unlikely(nl_addr->nl_family != AF_NETLINK))
		return -EAFNOSUPPORT;
	if (unlikely(nl_addr->nl_pid != 0))
		return -EHOSTUNREACH;
	nl_ctx->flags |= NL_CONNECTED;
	return 0;
}

static int nl_getpeername(posix_sock *s,
			  void *restrict addr,
			  __u32 *restrict addr_len)
{
	struct nl_ctx *nl_ctx = sock2nlctx(s);
	const struct sockaddr_nl nl_addr = {
		.nl_family = AF_NETLINK,
		.nl_pad = 0,
		.nl_pid = 0, /* Only kernel can be peer */
		.nl_groups = 0 /* All messages are unicast */
	};

	if (unlikely(!addr || !addr_len))
		return -EFAULT;
	if (unlikely(!(nl_ctx->flags & NL_CONNECTED)))
		return -ENOTCONN;
	/* Write out peer (truncating if needed) */
	memcpy(addr, &nl_addr, MIN(*addr_len, sizeof(nl_addr)));
	*addr_len = sizeof(nl_addr);
	return 0;
}

static inline int nl_handle(struct nl_ctx *nl_ctx, const void *buf, __sz len)
{
	const struct nlmsghdr *nlh;
	__sz tmp_len;
	int ret;

	UK_ASSERT(nl_ctx);
	UK_ASSERT(nl_ctx->drv);
	UK_ASSERT(nl_ctx->drv->ops);
	UK_ASSERT(nl_ctx->drv->ops->handle);

	uk_pr_debug("Handle incoming netlink msg\n");
	if (!buf || len < sizeof(struct nlmsghdr))
		return -EINVAL;

	/* sanity check multi-messages */
	tmp_len = len;
	for (nlh = (const struct nlmsghdr *)buf;
	     NLMSG_OK(nlh, tmp_len);
	     nlh = NLMSG_NEXT(nlh, tmp_len)) {
		if (tmp_len < nlh->nlmsg_len) {
			uk_pr_debug("Sanity check failed\n");
			return -EINVAL;
		}
	}

	/* forward message by message */
	for (nlh = (const struct nlmsghdr *)buf;
	     NLMSG_OK(nlh, len);
	     nlh = NLMSG_NEXT(nlh, len)) {
		uk_pr_debug("Call handler for msg %p (driver %s)\n",
			    nlh, nl_ctx->drv->libname);
		ret = nl_ctx->drv->ops->handle(nl_ctx, nlh);
		UK_ASSERT(ret <= 0);
		if (unlikely(ret < 0))
			return ret;
	}
	return 0;
}

static __ssz nl_sendto(posix_sock *s,
			 const void *buf, __sz len, int flags __unused,
			 const void *dest_addr, __u32 addrlen)
{
	struct nl_ctx *nl_ctx = sock2nlctx(s);
	const struct sockaddr_nl *nl_addr;
	int ret;

	if (dest_addr) {
		if (unlikely(addrlen < sizeof(*nl_addr)))
			return -EINVAL;

		nl_addr = (const struct sockaddr_nl *)dest_addr;
		if (unlikely(nl_addr->nl_family != AF_NETLINK))
			return -EAFNOSUPPORT;
		if (unlikely(nl_addr->nl_pid != 0))
			return -EHOSTUNREACH;
	} else if (unlikely(!(nl_ctx->flags & NL_CONNECTED))) {
		return -EDESTADDRREQ;
	}

	ret = nl_handle(nl_ctx, buf, len);
	if (unlikely(ret))
		return ret;
	return len;
}

static __ssz nl_recvmsg(posix_sock *s, struct msghdr *msg,
			  int flags __unused)
{
	struct uk_streambuf *nlbuf;
	struct nl_ctx *nl_ctx = sock2nlctx(s);
	const struct sockaddr_nl nl_addr = {
		.nl_family = AF_NETLINK,
		.nl_pad = 0,
		.nl_pid = 0, /* All messages originate from the kernel */
		.nl_groups = 0 /* All messages are unicast */
	};
	__sz iovi = 0;
	__sz cur = 0;
	__sz msglen;
	__sz cpylen;

	uk_pr_debug("Picking up packet from netlink mbox\n");
	if (unlikely(uk_mbox_recv_try((struct uk_mbox *)nl_ctx->nl_recvqueue, (void **)&nlbuf)))
		/* No pending messages */
		return -EAGAIN;
	if (unlikely(!nlbuf))
		return -EIO;

	msglen = nlbuf_len(nlbuf);
	cpylen = uk_iov_scatter(msg->msg_iov, msg->msg_iovlen,
				nlbuf_data(nlbuf), msglen,
				&iovi, &cur);
	nlbuf_free(nlbuf);
	uk_pr_debug("Message received\n");

	/* Fill in msg struct & return */
	msg->msg_flags = (cpylen < msglen) ? MSG_TRUNC : 0;
	if (msg->msg_name) {
		memcpy(msg->msg_name, &nl_addr,
		       MIN(msg->msg_namelen, sizeof(nl_addr)));
		msg->msg_namelen = sizeof(nl_addr);
	}
	return (__ssz)cpylen;
}

static __ssz nl_recvfrom(posix_sock *s,
			   void *buf, __sz len, int flags __unused,
			   void *from, __u32 *fromlen)
{
	struct uk_streambuf *nlbuf;
	struct nl_ctx *nl_ctx = sock2nlctx(s);
	const struct sockaddr_nl nl_addr = {
		.nl_family = AF_NETLINK,
		.nl_pad = 0,
		.nl_pid = 0, /* All messages originate from the kernel */
		.nl_groups = 0 /* All messages are unicast */
	};
	__sz cpylen;

	if (unlikely(!buf))
		return -EFAULT;
	if (unlikely(from && !fromlen))
		return -EINVAL;

	uk_pr_debug("Picking up packet from netlink mbox\n");
	if (unlikely(uk_mbox_recv_try((struct uk_mbox *)nl_ctx->nl_recvqueue, (void **)&nlbuf)))
		/* No pending messages */
		return -EAGAIN;
	if (unlikely(!nlbuf))
		return -EIO;

	cpylen = MIN(nlbuf_len(nlbuf), len);
	memcpy(buf, nlbuf_data(nlbuf), cpylen);
	nlbuf_free(nlbuf);
	uk_pr_debug("Message received\n");

	if (from) {
		memcpy(from, &nl_addr, MIN(*fromlen, sizeof(nl_addr)));
		*fromlen = sizeof(nl_addr);
	}

	return (__ssz)cpylen;
}

static void *nl_accept4(posix_sock *s __unused,
			void *addr __unused,
			__u32 *addr_len __unused, int flags __unused)
{
	return ERR2PTR(-EOPNOTSUPP);
}

static int nl_shutdown(posix_sock *s __unused, int how __unused)
{
	return -ENOTCONN;
}

static int nl_getsockopt(posix_sock *s __unused,
			 int lvl __unused, int opt __unused,
			 void *optval __unused, __u32 *optlen __unused)
{
	/* UK_WARN_STUBBED(); */
	return -ENOPROTOOPT;
}

static int nl_setsockopt(posix_sock *s __unused,
			 int lvl __unused, int opt __unused,
			 const void *val __unused, __u32 optlen __unused)
{
	/* UK_WARN_STUBBED(); */
	return 0;
}

static int nl_listen(posix_sock *s __unused, int backlog __unused)
{
	/* UK_WARN_STUBBED(); */
	return 0;
}

static __ssz nl_sendmsg(posix_sock *s,
			  const struct msghdr *msg, int flags)
{
	if (msg->msg_iovlen > 1) {
		/* Fragmented netlink messages not currently supported */
		/* UK_WARN_STUBBED(); */
		return -EINVAL;
	}
	return nl_sendto(s,
			 msg->msg_iov[0].iov_base, msg->msg_iov[0].iov_len,
			 flags,
			 msg->msg_name, msg->msg_namelen);
}

static int nl_sockpair(struct posix_socket_driver *d __unused,
		       int family __unused, int type __unused,
		       int prot __unused, void *usockvec[2] __unused)
{
	return -EOPNOTSUPP;
}

static int nl_ioctl(posix_sock *s __unused,
		    int request __unused, void *argp __unused)
{
	return -EINVAL;
}

static void nl_poll_setup(posix_sock *s __unused)
{
	/* UK_WARN_STUBBED(); */
}

static const struct posix_socket_ops netlink_vops = {
	.create		= nl_create,
	.accept4	= nl_accept4,
	.bind		= nl_bind,
	.shutdown	= nl_shutdown,
	.getpeername	= nl_getpeername,
	.getsockname	= nl_sockname,
	.getsockopt	= nl_getsockopt,
	.setsockopt	= nl_setsockopt,
	.connect	= nl_connect,
	.listen		= nl_listen,
	.recvfrom	= nl_recvfrom,
	.recvmsg	= nl_recvmsg,
	.sendmsg	= nl_sendmsg,
	.sendto		= nl_sendto,
	.socketpair	= nl_sockpair,
	.close		= nl_close,
	.ioctl		= nl_ioctl,
	.poll_setup	= nl_poll_setup,
};

/* Explicit registration function - constructors don't work in freestanding mode */
void netlink_socket_register_family(void) {
	extern int posix_socket_family_register(int, const struct posix_socket_ops *);
	posix_socket_family_register(AF_NETLINK, &netlink_vops);
}

/* Keep constructor for compatibility, but also allow explicit registration */
POSIX_SOCKET_FAMILY_REGISTER(AF_NETLINK, &netlink_vops);

'''

# src/lib/pci.c
SRC_LIB_PCI_C = r'''/* PCI Configuration Space Access
 * Implements basic PCI configuration space read/write for virtio devices
 */

#include "../include/pci.h"
#include "../include/uk/print.h"
#include "../include/uk/errno.h"
#include <stdint.h>

#define PCI_CONFIG_ADDRESS 0xCF8
#define PCI_CONFIG_DATA   0xCFC

/* PCI Configuration Space Address Format:
 * 31    - Enable bit
 * 30:24 - Reserved
 * 23:16 - Bus number
 * 15:11 - Device number
 * 10:8  - Function number
 * 7:2   - Register number
 * 1:0   - Reserved (must be 0)
 */

static inline uint8_t inb(uint16_t port) {
    uint8_t value;
    asm volatile("inb %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void outb(uint16_t port, uint8_t value) {
    asm volatile("outb %0, %1" : : "a"(value), "Nd"(port));
}

static inline uint16_t inw(uint16_t port) {
    uint16_t value;
    asm volatile("inw %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void outw(uint16_t port, uint16_t value) {
    asm volatile("outw %0, %1" : : "a"(value), "Nd"(port));
}

static inline uint32_t inl(uint16_t port) {
    uint32_t value;
    asm volatile("inl %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void outl(uint16_t port, uint32_t value) {
    asm volatile("outl %0, %1" : : "a"(value), "Nd"(port));
}

/* Build PCI configuration address */
static uint32_t pci_make_addr(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset) {
    return (1U << 31) | (bus << 16) | (device << 11) | (function << 8) | (offset & 0xFC);
}

/* Read from PCI configuration space */
/* On real hardware, this should be safe - PCI config space access is standardized */
uint32_t pci_config_read(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset) {
    uint32_t addr = pci_make_addr(bus, device, function, offset);
    outl(PCI_CONFIG_ADDRESS, addr);
    /* Small delay to ensure address is set before reading data */
    asm volatile("" ::: "memory");
    return inl(PCI_CONFIG_DATA);
}

/* Write to PCI configuration space */
void pci_config_write(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset, uint32_t value) {
    uint32_t addr = pci_make_addr(bus, device, function, offset);
    outl(PCI_CONFIG_ADDRESS, addr);
    outl(PCI_CONFIG_DATA, value);
}

/* Read 8-bit value */
uint8_t pci_config_read8(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset) {
    uint32_t value = pci_config_read(bus, device, function, offset);
    return (uint8_t)(value >> ((offset & 3) * 8));
}

/* Write 8-bit value */
void pci_config_write8(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset, uint8_t value) {
    uint32_t addr = pci_make_addr(bus, device, function, offset);
    uint32_t mask = 0xFF << ((offset & 3) * 8);
    uint32_t old = pci_config_read(bus, device, function, offset);
    uint32_t new_val = (old & ~mask) | ((uint32_t)value << ((offset & 3) * 8));
    pci_config_write(bus, device, function, offset, new_val);
}

/* Read 16-bit value */
uint16_t pci_config_read16(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset) {
    uint32_t value = pci_config_read(bus, device, function, offset);
    return (uint16_t)(value >> ((offset & 2) * 8));
}

/* Write 16-bit value */
void pci_config_write16(uint8_t bus, uint8_t device, uint8_t function, uint8_t offset, uint16_t value) {
    uint32_t addr = pci_make_addr(bus, device, function, offset);
    uint32_t mask = 0xFFFF << ((offset & 2) * 8);
    uint32_t old = pci_config_read(bus, device, function, offset);
    uint32_t new_val = (old & ~mask) | ((uint32_t)value << ((offset & 2) * 8));
    pci_config_write(bus, device, function, offset, new_val);
}

/* Read PCI BAR (Base Address Register) */
uint32_t pci_read_bar(uint8_t bus, uint8_t device, uint8_t function, uint8_t bar_num) {
    uint8_t offset = 0x10 + (bar_num * 4); /* BARs start at offset 0x10 */
    return pci_config_read(bus, device, function, offset);
}

/* Find virtio-net device and return BAR0 address */
/* On real hardware, virtio devices don't exist, so this will return -1 */
/* This function is safe on real hardware - PCI config space access is standardized */
/* and non-existent devices return 0xFFFF for vendor ID */
int pci_find_virtio_net(uint8_t *bus, uint8_t *device, uint8_t *function) {
    /* Scan PCI bus 0 for virtio-net device */
    /* QEMU virtio-net-pci uses:
     * - Vendor ID: 0x1AF4 (Red Hat)
     * - Device ID: 0x1000 (virtio-net)
     */
    /* Note: On real hardware, this scan is safe and fast - it just reads PCI config space */
    /* Non-existent devices return 0xFFFF for vendor ID, which we check for */
    /* We limit the scan to prevent any potential issues on problematic hardware */
    
    /* Quick test: Check if PCI config space is accessible by reading device 0, function 0 */
    /* This should always be valid (host bridge) */
    uint32_t test_id = pci_config_read(0, 0, 0, 0);
    uint16_t test_vendor = (uint16_t)(test_id & 0xFFFF);
    
    /* If we can't read a valid vendor ID from device 0, PCI might not be accessible */
    /* In this case, skip the scan to avoid potential hangs */
    if (test_vendor == 0xFFFF || test_vendor == 0x0000) {
        /* PCI config space might not be accessible - skip scan */
        return -1;
    }
    
    /* Scan devices 0-31, functions 0-7 on bus 0 */
    /* Limit scan to first few devices to be safe on real hardware */
    for (uint8_t dev = 0; dev < 32; dev++) {
        for (uint8_t func = 0; func < 8; func++) {
            /* Read vendor/device ID (offset 0) */
            uint32_t id = pci_config_read(0, dev, func, 0);
            uint16_t vendor_id = (uint16_t)(id & 0xFFFF);
            uint16_t device_id = (uint16_t)(id >> 16);
            
            /* Check for valid device (vendor ID != 0xFFFF means device exists) */
            if (vendor_id != 0xFFFF && vendor_id != 0x0000) {
                /* QEMU virtio-net-pci: Vendor 0x1AF4, Device 0x1000 */
                if (vendor_id == 0x1AF4 && device_id == 0x1000) {
                    *bus = 0;
                    *device = dev;
                    *function = func;
                    return 0; /* Found */
                }
            }
        }
    }
    return -1; /* Not found (normal on real hardware) */
}

/* Find PCI capability by ID */
/* Returns capability offset (0 if not found) */
uint8_t pci_find_capability(uint8_t bus, uint8_t device, uint8_t function, uint8_t cap_id) {
    /* Read capability pointer from status register */
    uint16_t status = pci_config_read16(bus, device, function, 0x04);
    if (!(status & 0x10)) {
        /* Capability list not supported */
        return 0;
    }
    
    /* Get capability list pointer (offset 0x34 in PCI config space) */
    uint8_t cap_ptr = pci_config_read8(bus, device, function, PCI_CAPABILITY_LIST);
    if (cap_ptr == 0 || cap_ptr == 0xFF) {
        return 0; /* No capabilities */
    }
    
    /* Scan capability list */
    uint8_t next = cap_ptr;
    int iterations = 0;
    while (next != 0 && iterations < 48) { /* Max 48 capabilities */
        uint8_t offset = next;
        uint8_t id = pci_config_read8(bus, device, function, offset);
        
        /* Debug: log all capabilities found (only first few to avoid spam) */
        if (iterations < 5) { /* Limit logging */
            /* Use printf-style logging if available, otherwise skip */
            /* uk_pr_info("pci_find_capability: Found capability at offset 0x%x, ID=0x%x (looking for 0x%x)\n",
                       offset, id, cap_id); */
        }
        
        if (id == cap_id) {
            return offset; /* Found */
        }
        
        /* Get next capability pointer */
        next = pci_config_read8(bus, device, function, offset + 1);
        if (next < 0x40) {
            /* Invalid pointer - capability list ends */
            break;
        }
        iterations++;
    }
    
    return 0; /* Not found */
}

'''

# src/lib/socket_driver.c
SRC_LIB_SOCKET_DRIVER_C = r'''#include "../include/uk/socket_driver.h"
#include "../include/uk/errno.h"
#include "../include/uk/assert.h"
#include "../kernel/memory.h"
#include "../kernel/string.h"

/* Maximum number of socket families */
#define MAX_SOCKET_FAMILIES 16

static struct {
	int family;
	const struct posix_socket_ops *ops;
} socket_families[MAX_SOCKET_FAMILIES];

static int num_families = 0;

int posix_socket_family_register(int family, const struct posix_socket_ops *ops) {
	if (num_families >= MAX_SOCKET_FAMILIES)
		return -ENOSPC;
	
	socket_families[num_families].family = family;
	socket_families[num_families].ops = ops;
	num_families++;
	
	return 0;
}

posix_sock *posix_socket_create(int family, int type, int protocol, struct uk_alloc *a) {
	int i;
	const struct posix_socket_ops *ops = NULL;
	posix_sock *sock;
	
	/* Find the socket family */
	for (i = 0; i < num_families; i++) {
		if (socket_families[i].family == family) {
			ops = socket_families[i].ops;
			break;
		}
	}
	
	if (!ops)
		return ERR2PTR(-EAFNOSUPPORT);
	
	/* Allocate socket structure */
	sock = (posix_sock *)kmalloc(sizeof(posix_sock));
	if (!sock)
		return ERR2PTR(-ENOMEM);
	
	memset(sock, 0, sizeof(posix_sock));
	
	/* Create socket driver */
	sock->driver = (struct posix_socket_driver *)kmalloc(sizeof(struct posix_socket_driver));
	if (!sock->driver) {
		kfree(sock);
		return ERR2PTR(-ENOMEM);
	}
	
	sock->driver->allocator = a;
	sock->driver->ops = ops;
	sock->family = family;
	sock->type = type;
	sock->protocol = protocol;
	
	/* Call the family's create function */
	if (ops->create) {
		sock->data = ops->create(sock->driver, family, type, protocol);
		if (PTRISERR(sock->data)) {
			int err = PTR2ERR(sock->data);
			kfree(sock->driver);
			kfree(sock);
			return ERR2PTR(err);
		}
	}
	
	return sock;
}

'''

# src/lib/streambuf.c
SRC_LIB_STREAMBUF_C = r'''#include "../include/uk/streambuf.h"
#include "../include/uk/errno.h"
#include "../kernel/memory.h"
#include "../kernel/string.h"

struct uk_streambuf *nlbuf_alloc(struct uk_alloc *a, __sz len) {
	struct uk_streambuf *buf;
	
	(void)a;  /* We use kmalloc directly */
	
	if (len == 0)
		return NULL;
	
	buf = (struct uk_streambuf *)kmalloc(sizeof(struct uk_streambuf));
	if (!buf)
		return NULL;
	
	buf->data = (__u8 *)kmalloc(len);
	if (!buf->data) {
		kfree(buf);
		return NULL;
	}
	
	buf->len = len;
	buf->buflen = len;
	buf->allocator = a;
	
	return buf;
}

void nlbuf_free(struct uk_streambuf *buf) {
	if (!buf)
		return;
	
	if (buf->data)
		kfree(buf->data);
	kfree(buf);
}

'''

# src/lib/virtio_bus.c
SRC_LIB_VIRTIO_BUS_C = r'''/* VirtIO Bus Implementation - PCI/MMIO communication layer for QEMU virtio devices
 * This is the low-level bus implementation that provides MMIO access and device discovery.
 * The virtio-net driver (virtio_net.c) uses these functions to communicate with QEMU.
 */

#include "../include/virtio/virtio_bus.h"
#include "../include/virtio/virtqueue.h"
#include "../include/virtio/virtio_ring.h"
#include "../include/pci.h"
#include "../kernel/memory.h"
#include "../kernel/string.h"
#include "../kernel/console.h"
#include "../include/uk/print.h"
#include "../include/uk/sglist.h"
#include "../include/uk/errno.h"
#include <stdint.h>

/* I/O port access functions for I/O space BARs */
static inline uint8_t io_inb(uint16_t port) {
    uint8_t value;
    asm volatile("inb %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void io_outb(uint16_t port, uint8_t value) {
    asm volatile("outb %0, %1" : : "a"(value), "Nd"(port));
}

static inline uint16_t io_inw(uint16_t port) {
    uint16_t value;
    asm volatile("inw %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void io_outw(uint16_t port, uint16_t value) {
    asm volatile("outw %0, %1" : : "a"(value), "Nd"(port));
    /* I/O port writes are immediately visible to QEMU, but add a small delay for safety */
    asm volatile("" ::: "memory");
}

static inline uint32_t io_inl(uint16_t port) {
    uint32_t value;
    asm volatile("inl %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void io_outl(uint16_t port, uint32_t value) {
    asm volatile("outl %0, %1" : : "a"(value), "Nd"(port));
    /* I/O port writes are immediately visible to QEMU, but add a small delay for safety */
    asm volatile("" ::: "memory");
}

/* Virtio MMIO register offsets (used by modern virtio-pci in BAR) */
/* These are the offsets within the MMIO BAR region */
#define VIRTIO_MMIO_MAGIC_VALUE         0x000  /* Should read 0x74726976 */
#define VIRTIO_MMIO_VERSION             0x004  /* Should read 0x2 */
#define VIRTIO_MMIO_DEVICE_ID           0x008
#define VIRTIO_MMIO_VENDOR_ID           0x00C
#define VIRTIO_MMIO_DEVICE_FEATURES      0x010  /* Low 32 bits */
#define VIRTIO_MMIO_DEVICE_FEATURES_SEL 0x014
#define VIRTIO_MMIO_DRIVER_FEATURES     0x020  /* Low 32 bits */
#define VIRTIO_MMIO_DRIVER_FEATURES_SEL 0x024
#define VIRTIO_MMIO_QUEUE_SEL           0x030
#define VIRTIO_MMIO_QUEUE_NUM_MAX       0x034
#define VIRTIO_MMIO_QUEUE_NUM           0x038
#define VIRTIO_MMIO_QUEUE_READY        0x044
#define VIRTIO_MMIO_QUEUE_NOTIFY       0x050
#define VIRTIO_MMIO_INTERRUPT_STATUS    0x060
#define VIRTIO_MMIO_INTERRUPT_ACK       0x064
#define VIRTIO_MMIO_STATUS              0x070
#define VIRTIO_MMIO_QUEUE_DESC_LOW     0x080
#define VIRTIO_MMIO_QUEUE_DESC_HIGH     0x084
#define VIRTIO_MMIO_QUEUE_AVAIL_LOW     0x090
#define VIRTIO_MMIO_QUEUE_AVAIL_HIGH    0x094
#define VIRTIO_MMIO_QUEUE_USED_LOW      0x0A0
#define VIRTIO_MMIO_QUEUE_USED_HIGH     0x0A4
#define VIRTIO_MMIO_CONFIG_GENERATION   0x0FC

/* Legacy PCI register offsets (I/O space access) */
#define VIRTIO_PCI_HOST_FEATURES        0x00
#define VIRTIO_PCI_GUEST_FEATURES       0x04
#define VIRTIO_PCI_QUEUE_PFN            0x08
#define VIRTIO_PCI_QUEUE_NUM            0x0C
#define VIRTIO_PCI_QUEUE_SEL           0x0E
#define VIRTIO_PCI_QUEUE_NOTIFY        0x10
#define VIRTIO_PCI_STATUS              0x12
#define VIRTIO_PCI_ISR                 0x13
#define VIRTIO_PCI_CONFIG              0x14
#define VIRTIO_PCI_QUEUE_SIZE          0x0C  /* Read queue size from this offset */

/* MMIO BAR address (BAR0) - exported for use in virtqueue.c */
uint32_t virtio_mmio_base = 0;

/* Legacy PCI base address (memory-mapped, like Unikraft's pci_dev->base) */
uint32_t virtio_pci_legacy_base = 0;  /* Exported for virtqueue.c */

/* Device mode: 0 = unknown, 1 = legacy PCI, 2 = modern MMIO, 3 = modern PCI */
int virtio_device_mode = 0;  /* Exported for virtqueue.c */

/* Track if BAR is I/O space (1) or memory space (0) */
int virtio_bar_is_io_space = 0;

/* Modern PCI capability offsets */
uint8_t virtio_pci_common_cap = 0;
uint8_t virtio_pci_notify_cap = 0;
uint8_t virtio_pci_isr_cap = 0;
uint8_t virtio_pci_device_cap = 0;
uint32_t virtio_pci_notify_offset_multiplier = 0;

/* PCI bus/device/function for modern PCI access */
static uint8_t virtio_pci_bus_num = 0;
static uint8_t virtio_pci_device_num = 0;
static uint8_t virtio_pci_function_num = 0;

/* Legacy PCI access functions - use I/O ports for I/O space BARs, memory-mapped for memory space */
/* Inline versions for internal use */
static inline uint32_t virtio_pci_legacy_read32_inline(uint32_t offset) {
    if (virtio_bar_is_io_space) {
        uint16_t port = (uint16_t)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        uint32_t value = io_inl(port);
        asm volatile("" ::: "memory");
        return value;
    } else {
        volatile uint32_t *reg = (volatile uint32_t *)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        uint32_t value = *reg;
        asm volatile("" ::: "memory");
        return value;
    }
}

static inline void virtio_pci_legacy_write32_inline(uint32_t offset, uint32_t value) {
    if (virtio_bar_is_io_space) {
        uint16_t port = (uint16_t)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        io_outl(port, value);
        asm volatile("" ::: "memory");
    } else {
        volatile uint32_t *reg = (volatile uint32_t *)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        *reg = value;
        asm volatile("" ::: "memory");
    }
}

static inline uint16_t virtio_pci_legacy_read16_inline(uint32_t offset) {
    if (virtio_bar_is_io_space) {
        uint16_t port = (uint16_t)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        uint16_t value = io_inw(port);
        asm volatile("" ::: "memory");
        return value;
    } else {
        volatile uint16_t *reg = (volatile uint16_t *)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        uint16_t value = *reg;
        asm volatile("" ::: "memory");
        return value;
    }
}

static inline void virtio_pci_legacy_write16_inline(uint32_t offset, uint16_t value) {
    if (virtio_bar_is_io_space) {
        uint16_t port = (uint16_t)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        io_outw(port, value);
        asm volatile("" ::: "memory");
    } else {
        volatile uint16_t *reg = (volatile uint16_t *)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        *reg = value;
        asm volatile("" ::: "memory");
    }
}

/* Non-static wrapper functions for external use */
uint32_t virtio_pci_legacy_read32(uint32_t offset) {
    return virtio_pci_legacy_read32_inline(offset);
}

void virtio_pci_legacy_write32(uint32_t offset, uint32_t value) {
    virtio_pci_legacy_write32_inline(offset, value);
}

uint16_t virtio_pci_legacy_read16(uint32_t offset) {
    return virtio_pci_legacy_read16_inline(offset);
}

void virtio_pci_legacy_write16(uint32_t offset, uint16_t value) {
    virtio_pci_legacy_write16_inline(offset, value);
}

static inline uint8_t virtio_pci_legacy_read8(uint32_t offset) {
    if (virtio_bar_is_io_space) {
        uint16_t port = (uint16_t)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        uint8_t value = io_inb(port);
        asm volatile("" ::: "memory");
        return value;
    } else {
        volatile uint8_t *reg = (volatile uint8_t *)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        uint8_t value = *reg;
        asm volatile("" ::: "memory");
        return value;
    }
}

static inline void virtio_pci_legacy_write8(uint32_t offset, uint8_t value) {
    if (virtio_bar_is_io_space) {
        uint16_t port = (uint16_t)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        io_outb(port, value);
        asm volatile("" ::: "memory");
    } else {
        volatile uint8_t *reg = (volatile uint8_t *)(virtio_pci_legacy_base + offset);
        asm volatile("" ::: "memory");
        *reg = value;
        asm volatile("" ::: "memory");
    }
}

/* MMIO access functions - read/write to MMIO registers */
static inline uint32_t virtio_mmio_read32(uint32_t offset) {
    volatile uint32_t *reg = (volatile uint32_t *)(virtio_mmio_base + offset);
    /* Memory barrier before read to ensure previous writes are visible */
    asm volatile("" ::: "memory");
    uint32_t value = *reg;
    /* Memory barrier after read to ensure read completes */
    asm volatile("" ::: "memory");
    return value;
}

static inline void virtio_mmio_write32(uint32_t offset, uint32_t value) {
    volatile uint32_t *reg = (volatile uint32_t *)(virtio_mmio_base + offset);
    *reg = value;
    /* Memory barrier to ensure write completes */
    asm volatile("" ::: "memory");
}

static inline uint16_t virtio_mmio_read16(uint32_t offset) {
    volatile uint16_t *reg = (volatile uint16_t *)(virtio_mmio_base + offset);
    asm volatile("" ::: "memory");
    uint16_t value = *reg;
    asm volatile("" ::: "memory");
    return value;
}

static inline void virtio_mmio_write16(uint32_t offset, uint16_t value) {
    volatile uint16_t *reg = (volatile uint16_t *)(virtio_mmio_base + offset);
    *reg = value;
    asm volatile("" ::: "memory");
}

static inline uint8_t virtio_mmio_read8(uint32_t offset) {
    volatile uint8_t *reg = (volatile uint8_t *)(virtio_mmio_base + offset);
    asm volatile("" ::: "memory");
    uint8_t value = *reg;
    asm volatile("" ::: "memory");
    return value;
}

static inline void virtio_mmio_write8(uint32_t offset, uint8_t value) {
    volatile uint8_t *reg = (volatile uint8_t *)(virtio_mmio_base + offset);
    *reg = value;
    asm volatile("" ::: "memory");
}

/* Modern PCI capability access functions */
/* Modern PCI uses capability structures with BAR and offset */
static inline uint32_t virtio_pci_modern_read_cap32(uint8_t cap_offset, uint8_t offset) {
    /* Read capability structure: offset 4 = BAR, offset 8 = offset within BAR */
    uint32_t bar = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 4);
    uint32_t bar_offset = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 8);
    
    uint32_t bar_base = bar & ~0xF;
    uint32_t offset_in_bar = bar_offset & 0xFFFFFFFF;
    
    volatile uint32_t *reg = (volatile uint32_t *)(bar_base + offset_in_bar + offset);
    asm volatile("" ::: "memory");
    uint32_t value = *reg;
    asm volatile("" ::: "memory");
    return value;
}

static inline void virtio_pci_modern_write_cap32(uint8_t cap_offset, uint8_t offset, uint32_t value) {
    uint32_t bar = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 4);
    uint32_t bar_offset = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 8);
    
    uint32_t bar_base = bar & ~0xF;
    uint32_t offset_in_bar = bar_offset & 0xFFFFFFFF;
    
    volatile uint32_t *reg = (volatile uint32_t *)(bar_base + offset_in_bar + offset);
    asm volatile("" ::: "memory");
    *reg = value;
    asm volatile("" ::: "memory");
}

static inline uint16_t virtio_pci_modern_read_cap16(uint8_t cap_offset, uint8_t offset) {
    uint32_t bar = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 4);
    uint32_t bar_offset = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 8);
    
    uint32_t bar_base = bar & ~0xF;
    uint32_t offset_in_bar = bar_offset & 0xFFFFFFFF;
    
    volatile uint16_t *reg = (volatile uint16_t *)(bar_base + offset_in_bar + offset);
    asm volatile("" ::: "memory");
    uint16_t value = *reg;
    asm volatile("" ::: "memory");
    return value;
}

static inline void virtio_pci_modern_write_cap16(uint8_t cap_offset, uint8_t offset, uint16_t value) {
    uint32_t bar = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 4);
    uint32_t bar_offset = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 8);
    
    uint32_t bar_base = bar & ~0xF;
    uint32_t offset_in_bar = bar_offset & 0xFFFFFFFF;
    
    volatile uint16_t *reg = (volatile uint16_t *)(bar_base + offset_in_bar + offset);
    asm volatile("" ::: "memory");
    *reg = value;
    asm volatile("" ::: "memory");
}

static inline uint8_t virtio_pci_modern_read_cap8(uint8_t cap_offset, uint8_t offset) {
    uint32_t bar = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 4);
    uint32_t bar_offset = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 8);
    
    uint32_t bar_base = bar & ~0xF;
    uint32_t offset_in_bar = bar_offset & 0xFFFFFFFF;
    
    volatile uint8_t *reg = (volatile uint8_t *)(bar_base + offset_in_bar + offset);
    asm volatile("" ::: "memory");
    uint8_t value = *reg;
    asm volatile("" ::: "memory");
    return value;
}

static inline void virtio_pci_modern_write_cap8(uint8_t cap_offset, uint8_t offset, uint8_t value) {
    uint32_t bar = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 4);
    uint32_t bar_offset = pci_config_read(virtio_pci_bus_num, virtio_pci_device_num, virtio_pci_function_num, cap_offset + 8);
    
    uint32_t bar_base = bar & ~0xF;
    uint32_t offset_in_bar = bar_offset & 0xFFFFFFFF;
    
    volatile uint8_t *reg = (volatile uint8_t *)(bar_base + offset_in_bar + offset);
    asm volatile("" ::: "memory");
    *reg = value;
    asm volatile("" ::: "memory");
}

/* Exported modern PCI access functions */
uint32_t virtio_pci_modern_read32(uint8_t cap_offset, uint8_t offset) {
    return virtio_pci_modern_read_cap32(cap_offset, offset);
}

void virtio_pci_modern_write32(uint8_t cap_offset, uint8_t offset, uint32_t value) {
    virtio_pci_modern_write_cap32(cap_offset, offset, value);
}

uint16_t virtio_pci_modern_read16(uint8_t cap_offset, uint8_t offset) {
    return virtio_pci_modern_read_cap16(cap_offset, offset);
}

void virtio_pci_modern_write16(uint8_t cap_offset, uint8_t offset, uint16_t value) {
    virtio_pci_modern_write_cap16(cap_offset, offset, value);
}

uint8_t virtio_pci_modern_read8(uint8_t cap_offset, uint8_t offset) {
    return virtio_pci_modern_read_cap8(cap_offset, offset);
}

void virtio_pci_modern_write8(uint8_t cap_offset, uint8_t offset, uint8_t value) {
    virtio_pci_modern_write_cap8(cap_offset, offset, value);
}

static struct virtio_driver *drivers[8];
static int driver_count = 0;

/* PCI device information for virtio-net */
uint8_t virtio_pci_bus = 0;
uint8_t virtio_pci_device = 0;
uint8_t virtio_pci_function = 0;
int virtio_pci_found = 0;

void virtio_bus_register_driver(struct virtio_driver *drv) {
    if (driver_count < 8) {
        drivers[driver_count++] = drv;
#ifdef ENABLE_LOGGING
        uk_pr_info("Registered virtio driver, count: %d\n", driver_count);
#endif
    }
}

__u64 virtio_feature_get(struct virtio_dev *vdev) {
    (void)vdev;
    if (!virtio_pci_found) {
        goto fallback;
    }
    
    if (virtio_device_mode == 1) {
        /* Legacy PCI mode - read from memory-mapped or I/O port registers */
        uint32_t features = virtio_pci_legacy_read32(VIRTIO_PCI_HOST_FEATURES);
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Read host features from legacy PCI 0x%x: 0x%x\n",
                   virtio_pci_legacy_base, features);
#endif
        
        /* If features are all zero, device might not be responding - use fallback */
        if (features == 0) {
#ifdef ENABLE_LOGGING
            uk_pr_warn("virtio: Legacy PCI read returned zero features, using fallback\n");
#endif
            goto fallback;
        }
        
        /* Legacy mode only supports 32-bit features */
        return (__u64)features;
    } else if (virtio_device_mode == 3 && virtio_pci_common_cap != 0) {
        /* Modern PCI mode - read from Common capability */
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x00, 0); /* Select low 32 bits */
        uint32_t features_low = virtio_pci_modern_read32(virtio_pci_common_cap, 0x04);
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x00, 1); /* Select high 32 bits */
        uint32_t features_high = virtio_pci_modern_read32(virtio_pci_common_cap, 0x04);
        
        __u64 features = ((__u64)features_high << 32) | features_low;
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Read host features from modern PCI: 0x%llx\n", (unsigned long long)features);
#endif
        return features;
    } else if (virtio_device_mode == 2 && virtio_mmio_base != 0) {
        /* Modern MMIO mode - read from MMIO registers */
        /* First select low 32 bits (select 0) */
        virtio_mmio_write32(VIRTIO_MMIO_DEVICE_FEATURES_SEL, 0);
        uint32_t features_low = virtio_mmio_read32(VIRTIO_MMIO_DEVICE_FEATURES);
        
        /* Then select high 32 bits (select 1) */
        virtio_mmio_write32(VIRTIO_MMIO_DEVICE_FEATURES_SEL, 1);
        uint32_t features_high = virtio_mmio_read32(VIRTIO_MMIO_DEVICE_FEATURES);
        
        __u64 features = ((__u64)features_high << 32) | features_low;
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Read host features from MMIO 0x%x: low=0x%x, high=0x%x, combined=0x%llx\n",
                   virtio_mmio_base, features_low, features_high, (unsigned long long)features);
#endif
        
        /* If features are all zero, MMIO might not be working */
        if (features == 0) {
#ifdef ENABLE_LOGGING
            uk_pr_warn("virtio: MMIO read returned zero features, trying fallback\n");
#endif
            goto fallback;
        }
        
        return features;
    }
    
fallback:
    /* Fallback: return basic features */
    __u64 fallback_features = (1ULL << VIRTIO_F_VERSION_1) |
                              (1ULL << VIRTIO_NET_F_MAC) |
                              (1ULL << VIRTIO_NET_F_STATUS);
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio: Using fallback features (device not available): 0x%llx\n",
               (unsigned long long)fallback_features);
#endif
    return fallback_features;
}

void virtio_feature_set(struct virtio_dev *vdev) {
    if (!virtio_pci_found || !vdev) {
        return;
    }
    
    if (virtio_device_mode == 1) {
        /* Legacy PCI mode - write to memory-mapped registers */
        virtio_pci_legacy_write32(VIRTIO_PCI_GUEST_FEATURES, (uint32_t)(vdev->features & 0xFFFFFFFF));
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Features negotiated (legacy): 0x%x\n", (uint32_t)(vdev->features & 0xFFFFFFFF));
#endif
    } else if (virtio_device_mode == 3 && virtio_pci_common_cap != 0) {
        /* Modern PCI mode - write to Common capability */
        /* 0x08 = DriverFeaturesSel, 0x0C = DriverFeatures */
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x08, 0); /* Select low 32 bits */
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x0C, (uint32_t)(vdev->features & 0xFFFFFFFF));
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x08, 1); /* Select high 32 bits */
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x0C, (uint32_t)(vdev->features >> 32));
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Features negotiated (modern PCI): 0x%llx\n", (unsigned long long)vdev->features);
#endif
    } else if (virtio_device_mode == 2 && virtio_mmio_base != 0) {
        /* Modern MMIO mode - write to MMIO registers */
        /* First write low 32 bits (select 0) */
        virtio_mmio_write32(VIRTIO_MMIO_DRIVER_FEATURES_SEL, 0);
        uint32_t features_low = (uint32_t)(vdev->features & 0xFFFFFFFF);
        virtio_mmio_write32(VIRTIO_MMIO_DRIVER_FEATURES, features_low);
        
        /* Then write high 32 bits (select 1) */
        virtio_mmio_write32(VIRTIO_MMIO_DRIVER_FEATURES_SEL, 1);
        uint32_t features_high = (uint32_t)(vdev->features >> 32);
        virtio_mmio_write32(VIRTIO_MMIO_DRIVER_FEATURES, features_high);
        
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Features negotiated (MMIO): 0x%llx\n", (unsigned long long)vdev->features);
#endif
    }
}

void virtio_dev_status_update(struct virtio_dev *vdev, __u8 status) {
    (void)vdev;
    if (!virtio_pci_found) {
        return;
    }
    
    if (virtio_device_mode == 1) {
        /* Legacy PCI mode - write to memory-mapped registers */
        virtio_pci_legacy_write8(VIRTIO_PCI_STATUS, status);
        
        /* Log status changes */
#ifdef ENABLE_LOGGING
        if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
            uk_pr_info("virtio: Device status set to DRIVER_OK (legacy PCI 0x%x)\n", virtio_pci_legacy_base);
            uk_pr_info("virtio: QEMU should now be able to forward packets to the guest\n");
        } else if (status & VIRTIO_CONFIG_STATUS_FEATURES_OK) {
            uk_pr_info("virtio: Device status: FEATURES_OK (0x%x)\n", status);
        } else if (status & VIRTIO_CONFIG_STATUS_DRIVER) {
            uk_pr_info("virtio: Device status: DRIVER (0x%x)\n", status);
        } else if (status & VIRTIO_CONFIG_STATUS_ACK) {
            uk_pr_info("virtio: Device status: ACK (0x%x)\n", status);
        }
#endif
        
        /* Verify status was written correctly */
        uint8_t status_read = virtio_pci_legacy_read8(VIRTIO_PCI_STATUS);
        if (status_read != status) {
#ifdef ENABLE_LOGGING
            uk_pr_warn("virtio: Status write mismatch: wrote 0x%x, read 0x%x\n", status, status_read);
#endif
        }
    } else if (virtio_device_mode == 2 && virtio_mmio_base != 0) {
        /* Modern MMIO mode - write to MMIO */
        virtio_mmio_write8(VIRTIO_MMIO_STATUS, status);
        if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio: Device status set to DRIVER_OK (MMIO 0x%x)\n", virtio_mmio_base);
            uk_pr_info("virtio: QEMU should now be able to forward packets to the guest\n");
#endif
        }
    }
}

void virtio_dev_drv_up(struct virtio_dev *vdev) {
    (void)vdev;
    /* Set device status to DRIVER_OK - this tells QEMU the driver is ready */
    /* CRITICAL: QEMU won't process packets until status is DRIVER_OK */
    /* Read current status and add DRIVER_OK bit */
    uint8_t current_status = 0;
    if (virtio_device_mode == 1 && virtio_pci_legacy_base != 0) {
        current_status = virtio_pci_legacy_read8(VIRTIO_PCI_STATUS);
    } else if (virtio_device_mode == 3 && virtio_pci_common_cap != 0) {
        current_status = virtio_pci_modern_read8(virtio_pci_common_cap, 0x14);
    } else if (virtio_device_mode == 2 && virtio_mmio_base != 0) {
        current_status = virtio_mmio_read8(VIRTIO_MMIO_STATUS);
    }
    /* Add DRIVER_OK bit to current status */
    uint8_t new_status = current_status | VIRTIO_CONFIG_STATUS_DRIVER_OK;
    virtio_dev_status_update(vdev, new_status);
}

void virtio_config_get(struct virtio_dev *vdev, __u16 offset, void *buf,
                      __sz len, int unaligned) {
    (void)vdev;
    (void)unaligned;
    if (!virtio_pci_found) {
        goto fallback;
    }
    
    if (virtio_device_mode == 1) {
        /* Legacy PCI mode - read from memory-mapped config region */
        uint8_t *dst = (uint8_t *)buf;
        uint32_t config_offset = VIRTIO_PCI_CONFIG + offset;
        for (__sz i = 0; i < len; i++) {
            dst[i] = virtio_pci_legacy_read8(config_offset + i);
        }
        return;
    } else if (virtio_device_mode == 3 && virtio_pci_device_cap != 0) {
        /* Modern PCI mode - read from Device capability */
        uint8_t *dst = (uint8_t *)buf;
        for (__sz i = 0; i < len; i++) {
            dst[i] = virtio_pci_modern_read8(virtio_pci_device_cap, (uint8_t)(offset + i));
        }
        return;
    } else if (virtio_device_mode == 2 && virtio_mmio_base != 0) {
        /* Modern MMIO mode - read from MMIO config space */
        /* For virtio MMIO, config space starts at offset 0x100 */
        uint8_t *dst = (uint8_t *)buf;
        uint32_t config_offset = 0x100 + offset;
        for (__sz i = 0; i < len; i++) {
            dst[i] = virtio_mmio_read8(config_offset + i);
        }
        return;
    }
    
fallback:
    /* Fallback: return stub MAC */
    if (offset == 0 && len == 6) {
        unsigned char *mac = (unsigned char *)buf;
        mac[0] = 0x02;  /* Locally administered */
        mac[1] = 0x00;
        mac[2] = 0x00;
        mac[3] = 0x00;
        mac[4] = 0x00;
        mac[5] = 0x01;
    } else if (offset == 8 && len == 2) {
        /* MTU */
        __u16 *mtu = (__u16 *)buf;
        *mtu = 1500;
    } else {
        memset(buf, 0, len);
    }
}

int virtio_find_vqs(struct virtio_dev *vdev, int nvqs, __u16 *desc_sizes) {
    (void)vdev;
    int i;
    for (i = 0; i < nvqs; i++)
        desc_sizes[i] = 256;  /* Default queue size */
    return nvqs;
}

/* Try to detect and initialize modern PCI mode */
static int try_modern_pci_mode(void) {
    extern uint8_t pci_find_capability(uint8_t bus, uint8_t device, uint8_t function, uint8_t cap_id);
    
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: Attempting to detect modern PCI mode...\n");
    console_puts_serial("[VIO] Attempting modern PCI detection...\n");
#endif
    
    /* Store PCI coordinates for modern PCI access */
    virtio_pci_bus_num = virtio_pci_bus;
    virtio_pci_device_num = virtio_pci_device;
    virtio_pci_function_num = virtio_pci_function;
    
    /* Check if device supports capabilities list */
    uint16_t status = pci_config_read16(virtio_pci_bus, virtio_pci_device, virtio_pci_function, 0x04);
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: PCI status register = 0x%x (capabilities bit = %s)\n",
               status, (status & 0x10) ? "set" : "not set");
#endif
    if (!(status & 0x10)) {
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio_bus_init: Device does not support PCI capabilities list (status=0x%x)\n", status);
#endif
#ifdef ENABLE_LOGGING
        console_puts_serial("[VIO] Device does not support capabilities list\n");
#endif
        return 0;
    }
    
    /* Get capability list pointer */
    uint8_t cap_list_ptr = pci_config_read8(virtio_pci_bus, virtio_pci_device, virtio_pci_function, PCI_CAPABILITY_LIST);
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: Capability list pointer = 0x%x\n", cap_list_ptr);
    console_puts_serial("[VIO] Capability list pointer = 0x");
    if (cap_list_ptr == 0) {
        console_puts_serial("0");
    } else {
        char hex[8];
        int pos = 0;
        for (int i = 1; i >= 0; i--) {
            uint8_t nibble = (cap_list_ptr >> (i * 4)) & 0xF;
            hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
        }
        hex[pos] = '\0';
        console_puts_serial(hex);
    }
    console_puts_serial("\n");
#endif
    
    if (cap_list_ptr == 0 || cap_list_ptr == 0xFF) {
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio_bus_init: No capability list (pointer = 0x%x)\n", cap_list_ptr);
        console_puts_serial("[VIO] No capability list found\n");
#endif
        return 0;
    }
    
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: Device supports capabilities list, scanning...\n");
    console_puts_serial("[VIO] Scanning capabilities...\n");
#endif
    
    /* Find Virtio PCI capabilities */
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: Searching for Common capability (ID=0x%x)...\n", PCI_CAP_ID_VIRTIO_PCI_COMMON);
#endif
    virtio_pci_common_cap = pci_find_capability(virtio_pci_bus, virtio_pci_device, virtio_pci_function, PCI_CAP_ID_VIRTIO_PCI_COMMON);
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: Common capability search result: 0x%x\n", virtio_pci_common_cap);
#endif
    if (virtio_pci_common_cap == 0) {
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio_bus_init: Modern PCI Common capability not found - device may be legacy-only\n");
#endif
#ifdef ENABLE_LOGGING
        console_puts_serial("[VIO] Common capability not found - using legacy mode\n");
#endif
        return 0;
    }
    
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: Searching for Notify capability (ID=0x%x)...\n", PCI_CAP_ID_VIRTIO_PCI_NOTIFY);
#endif
    virtio_pci_notify_cap = pci_find_capability(virtio_pci_bus, virtio_pci_device, virtio_pci_function, PCI_CAP_ID_VIRTIO_PCI_NOTIFY);
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: Notify capability search result: 0x%x\n", virtio_pci_notify_cap);
#endif
    if (virtio_pci_notify_cap == 0) {
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio_bus_init: Modern PCI Notify capability not found\n");
#endif
#ifdef ENABLE_LOGGING
        console_puts_serial("[VIO] Notify capability not found\n");
#endif
        return 0;
    }
    
    virtio_pci_isr_cap = pci_find_capability(virtio_pci_bus, virtio_pci_device, virtio_pci_function, PCI_CAP_ID_VIRTIO_PCI_ISR);
    virtio_pci_device_cap = pci_find_capability(virtio_pci_bus, virtio_pci_device, virtio_pci_function, PCI_CAP_ID_VIRTIO_PCI_DEVICE);
    
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: Found modern PCI capabilities: Common=0x%x, Notify=0x%x, ISR=0x%x, Device=0x%x\n",
               virtio_pci_common_cap, virtio_pci_notify_cap, virtio_pci_isr_cap, virtio_pci_device_cap);
#endif
    
    /* Read notify offset multiplier from notify capability (offset 4) */
    uint32_t notify_cap_data = pci_config_read(virtio_pci_bus, virtio_pci_device, virtio_pci_function, virtio_pci_notify_cap + 4);
    virtio_pci_notify_offset_multiplier = notify_cap_data >> 16;
    if (virtio_pci_notify_offset_multiplier == 0) {
        virtio_pci_notify_offset_multiplier = 2; /* Default */
    }
    
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: Notify offset multiplier = %u\n", virtio_pci_notify_offset_multiplier);
#endif
    
        /* Try reading device features from Common capability to verify it works */
        /* Common capability structure offsets:
         * 0x00 = DeviceFeaturesSel
         * 0x04 = DeviceFeatures
         */
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x00, 0); /* Select low 32 bits */
        uint32_t features_low = virtio_pci_modern_read32(virtio_pci_common_cap, 0x04);
    
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: Modern PCI features (low) = 0x%x\n", features_low);
#endif
    
    if (features_low == 0xFFFFFFFF || features_low == 0) {
#ifdef ENABLE_LOGGING
        uk_pr_warn("virtio_bus_init: Modern PCI features read invalid, may not work\n");
#endif
        /* Still try it - features might be 0 */
    }
    
    virtio_device_mode = 3; /* Modern PCI mode */
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: Detected modern PCI mode\n");
#endif
    return 1;
}

/* Try to detect and initialize legacy PCI mode */
static int try_legacy_pci_mode(void) {
    /* For legacy PCI, BAR0 can be memory-mapped or I/O space */
    /* Read BAR0 - if it's valid, try accessing it as legacy PCI */
    uint32_t bar0 = pci_read_bar(virtio_pci_bus, virtio_pci_device, virtio_pci_function, 0);
    
    if (bar0 == 0 || bar0 == 0xFFFFFFFF) {
        return 0; /* Invalid BAR */
    }
    
    /* Check if it's memory space (bit 0 = 0) or I/O space (bit 0 = 1) */
    if ((bar0 & 0x1) == 0) {
        /* Memory space BAR - use as legacy PCI base (memory-mapped) */
        uint32_t base = bar0 & ~0xF;
        virtio_pci_legacy_base = base;
        virtio_bar_is_io_space = 0;
        
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio_bus_init: Trying legacy PCI mode (memory space), base = 0x%x\n", base);
        
        /* Try reading status register to verify it works */
        uint8_t status = virtio_pci_legacy_read8(VIRTIO_PCI_STATUS);
        uk_pr_info("virtio_bus_init: Legacy PCI status read = 0x%x\n", status);
        
        /* Try reading host features to verify device responds */
        uint32_t features = virtio_pci_legacy_read32(VIRTIO_PCI_HOST_FEATURES);
        uk_pr_info("virtio_bus_init: Legacy PCI features read = 0x%x\n", features);
#else
        /* Try reading status register to verify it works */
        uint8_t status = virtio_pci_legacy_read8(VIRTIO_PCI_STATUS);
        
        /* Try reading host features to verify device responds */
        uint32_t features = virtio_pci_legacy_read32(VIRTIO_PCI_HOST_FEATURES);
#endif
        
        /* Accept if we get reasonable values (not all 0xFF or 0x00) */
        /* Even if features is 0, if status is reasonable, try using it */
        if (status != 0xFF || features != 0xFFFFFFFF) {
            virtio_device_mode = 1;
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: Detected legacy PCI mode (memory space), features = 0x%x\n", features);
#endif
            return 1;
        }
    } else {
        /* I/O space BAR - use I/O port access */
        uint32_t base = bar0 & ~0x3; /* Clear bottom 2 bits for I/O space */
        virtio_pci_legacy_base = base;
        virtio_bar_is_io_space = 1;
        
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio_bus_init: Trying legacy PCI mode (I/O space BAR), base = 0x%x\n", base);
        
        /* Try reading status register using I/O ports */
        uint8_t status = virtio_pci_legacy_read8(VIRTIO_PCI_STATUS);
        uk_pr_info("virtio_bus_init: Legacy PCI (I/O space) status read = 0x%x\n", status);
        
        /* Try reading host features using I/O ports */
        uint32_t features = virtio_pci_legacy_read32(VIRTIO_PCI_HOST_FEATURES);
        uk_pr_info("virtio_bus_init: Legacy PCI (I/O space) features read = 0x%x\n", features);
#else
        /* Try reading status register using I/O ports */
        uint8_t status = virtio_pci_legacy_read8(VIRTIO_PCI_STATUS);
        
        /* Try reading host features using I/O ports */
        uint32_t features = virtio_pci_legacy_read32(VIRTIO_PCI_HOST_FEATURES);
#endif
        
        /* Accept if we get reasonable values */
        if (status != 0xFF || features != 0xFFFFFFFF) {
            virtio_device_mode = 1;
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: Detected legacy PCI mode (I/O space), features = 0x%x\n", features);
#endif
            return 1;
        }
    }
    
    return 0;
}

/* Initialize virtio devices - discover devices and call driver add_dev callbacks */
void virtio_bus_init(void) {
    static struct virtio_dev vdev;
    int i;
    
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: driver_count = %d\n", driver_count);
    uk_pr_info("virtio_bus_init: Scanning PCI bus for virtio devices...\n");
    uk_pr_info("virtio_bus_init: Note: virtio only works in virtualized environments (QEMU, etc.)\n");
    uk_pr_info("virtio_bus_init: On real hardware, this will fail gracefully and continue without networking\n");
#endif
    
    /* Discover PCI virtio-net device */
    /* This is safe on real hardware - it just scans PCI config space */
    /* Non-existent devices return 0xFFFF, so the scan completes quickly */
    if (pci_find_virtio_net(&virtio_pci_bus, &virtio_pci_device, &virtio_pci_function) == 0) {
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio_bus_init: Found virtio device - this is a virtualized environment\n");
#endif
        virtio_pci_found = 1;
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio_bus_init: Found virtio-net PCI device at %02x:%02x.%x\n",
                   virtio_pci_bus, virtio_pci_device, virtio_pci_function);
#endif
        
        /* Enable PCI device (set command register bit 0 = I/O space, bit 1 = memory space) */
        uint16_t command = pci_config_read16(virtio_pci_bus, virtio_pci_device, virtio_pci_function, 0x04);
        pci_config_write16(virtio_pci_bus, virtio_pci_device, virtio_pci_function, 0x04, command | 0x07);
        /* Bits: 0=I/O space, 1=Memory space, 2=Bus master */
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio_bus_init: Enabled PCI device (command was 0x%x, now 0x%x)\n",
                   command, command | 0x07);
#endif
        
        /* Small delay to allow device to initialize after enabling */
        for (volatile int i = 0; i < 1000; i++) {
            asm volatile("" ::: "memory");
        }
        
        /* CRITICAL: For QEMU 10.2.0, try modern PCI mode FIRST */
        /* Modern PCI uses capability structures and should work better than legacy I/O space */
        if (try_modern_pci_mode()) {
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: Using modern PCI mode (preferred for QEMU 10.2.0)\n");
#endif
            /* Reset device first (write 0 to status via Common capability) */
            virtio_pci_modern_write8(virtio_pci_common_cap, 0x14, 0); /* Status offset in Common cap */
            
            /* Small delay after reset */
            for (volatile int i = 0; i < 100; i++) {
                asm volatile("" ::: "memory");
            }
            
            /* Set ACK status */
            virtio_pci_modern_write8(virtio_pci_common_cap, 0x14, VIRTIO_CONFIG_STATUS_ACK);
            
            /* Verify ACK was written */
            uint8_t status = virtio_pci_modern_read8(virtio_pci_common_cap, 0x14);
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: Modern PCI status after ACK = 0x%x\n", status);
#endif
            
            /* Try reading features again after initialization */
            virtio_pci_modern_write32(virtio_pci_common_cap, 0x00, 0); /* Select low 32 bits */
            uint32_t features = virtio_pci_modern_read32(virtio_pci_common_cap, 0x04);
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: Modern PCI features after init = 0x%x\n", features);
#endif
        } else if (try_legacy_pci_mode()) {
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: Using legacy PCI mode\n");
#endif
            /* Reset device first (write 0 to status) */
            virtio_pci_legacy_write8(VIRTIO_PCI_STATUS, 0);
            
            /* Small delay after reset */
            for (volatile int i = 0; i < 100; i++) {
                asm volatile("" ::: "memory");
            }
            
            /* Verify reset worked */
            uint8_t status = virtio_pci_legacy_read8(VIRTIO_PCI_STATUS);
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: Device status after reset = 0x%x\n", status);
#endif
            
            /* Set ACK status - device found */
            virtio_pci_legacy_write8(VIRTIO_PCI_STATUS, VIRTIO_CONFIG_STATUS_ACK);
            
            /* Verify ACK was written */
            status = virtio_pci_legacy_read8(VIRTIO_PCI_STATUS);
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: Device status after ACK = 0x%x\n", status);
#endif
            
            /* Try reading features again after initialization */
            uint32_t features = virtio_pci_legacy_read32(VIRTIO_PCI_HOST_FEATURES);
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: Device features after init = 0x%x\n", features);
#endif
        } else {
            /* Try modern MMIO mode (only for memory space BARs) */
            uint32_t bar0 = pci_read_bar(virtio_pci_bus, virtio_pci_device, virtio_pci_function, 0);
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: Raw BAR0 value = 0x%x\n", bar0);
#endif
            
            if (bar0 != 0 && bar0 != 0xFFFFFFFF && (bar0 & 0x1) == 0) {
                /* Memory space BAR - use MMIO layout */
                virtio_mmio_base = bar0 & ~0xF;
#ifdef ENABLE_LOGGING
                uk_pr_info("virtio_bus_init: MMIO BAR0 = 0x%x\n", virtio_mmio_base);
#endif
                
                /* Verify MMIO access by checking MagicValue */
                uint32_t magic = virtio_mmio_read32(VIRTIO_MMIO_MAGIC_VALUE);
                uint32_t version = virtio_mmio_read32(VIRTIO_MMIO_VERSION);
                uint32_t device_id = virtio_mmio_read32(VIRTIO_MMIO_DEVICE_ID);
                
#ifdef ENABLE_LOGGING
                uk_pr_info("virtio_bus_init: MMIO probe - MagicValue=0x%x (expected 0x74726976), Version=0x%x, DeviceID=0x%x\n",
                           magic, version, device_id);
#endif
                
                if (magic == 0x74726976) {
                    virtio_device_mode = 2; /* Modern MMIO mode */
#ifdef ENABLE_LOGGING
                    uk_pr_info("virtio_bus_init: Detected modern MMIO mode\n");
#endif
                    
                    /* Reset device */
                    virtio_mmio_write8(VIRTIO_MMIO_STATUS, 0);
                    /* Set ACK status */
                    virtio_mmio_write8(VIRTIO_MMIO_STATUS, VIRTIO_CONFIG_STATUS_ACK);
                } else {
#ifdef ENABLE_LOGGING
                    uk_pr_warn("virtio_bus_init: MMIO MagicValue mismatch, device may not be accessible\n");
#endif
                    virtio_mmio_base = 0;
                    virtio_device_mode = 0;
                }
            } else if (bar0 != 0 && bar0 != 0xFFFFFFFF) {
                /* I/O space BAR - fall back to legacy mode even if initial detection failed */
                /* This handles the case where BAR0 is I/O space but legacy detection didn't work */
#ifdef ENABLE_LOGGING
                uk_pr_info("virtio_bus_init: BAR0 is I/O space (0x%x), forcing legacy PCI mode\n", bar0);
#endif
                uint32_t base = bar0 & ~0x3;
                virtio_pci_legacy_base = base;
                virtio_bar_is_io_space = 1;
                virtio_device_mode = 1;
#ifdef ENABLE_LOGGING
                uk_pr_info("virtio_bus_init: Using legacy PCI mode with I/O space BAR\n");
#endif
                
                /* Reset device */
                virtio_pci_legacy_write8(VIRTIO_PCI_STATUS, 0);
                /* Set ACK status */
                virtio_pci_legacy_write8(VIRTIO_PCI_STATUS, VIRTIO_CONFIG_STATUS_ACK);
            } else {
#ifdef ENABLE_LOGGING
                uk_pr_warn("virtio_bus_init: Invalid BAR0 (0x%x), cannot initialize device\n", bar0);
#endif
                virtio_mmio_base = 0;
                virtio_device_mode = 0;
            }
        }
    } else {
        virtio_pci_found = 0;
        virtio_mmio_base = 0;
        virtio_device_mode = 0;
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio_bus_init: virtio-net PCI device not found (using stub mode)\n");
#endif
    }
    
    /* Initialize virtio device structure */
    memset(&vdev, 0, sizeof(vdev));
    vdev.features = 0;
    vdev.priv = NULL;
    
    /* For each registered driver, try to match and add devices */
    for (i = 0; i < driver_count; i++) {
        struct virtio_driver *drv = drivers[i];
        const struct virtio_dev_id *id;
        
        if (!drv || !drv->dev_ids || !drv->add_dev) {
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: driver %d invalid\n", i);
#endif
            continue;
        }
        
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio_bus_init: checking driver %d\n", i);
#endif
        
        /* Check if driver matches VIRTIO_ID_NET */
        for (id = drv->dev_ids; id->device_id != VIRTIO_ID_INVALID; id++) {
#ifdef ENABLE_LOGGING
            uk_pr_info("virtio_bus_init: driver device_id = %d\n", id->device_id);
#endif
            if (id->device_id == VIRTIO_ID_NET) {
#ifdef ENABLE_LOGGING
                uk_pr_info("virtio_bus_init: found virtio-net driver, initializing\n");
#endif
                
                /* Initialize driver if needed */
                if (drv->init)
                    drv->init(NULL);
                
                /* Call add_dev to register the device */
#ifdef ENABLE_LOGGING
                uk_pr_info("virtio_bus_init: calling add_dev\n");
#endif
                drv->add_dev(&vdev);
#ifdef ENABLE_LOGGING
                uk_pr_info("virtio_bus_init: add_dev returned\n");
#endif
                break;
            }
        }
    }
    
#ifdef ENABLE_LOGGING
    uk_pr_info("virtio_bus_init: done\n");
#endif
}

/* Register virtqueue address with QEMU */
/* CRITICAL: Use actual addresses from vring structure, not calculated ones */
/* This ensures QEMU sees the correct layout that matches vring_init */
void virtio_register_queue(struct virtio_dev *vdev, __u16 queue_id, 
                           void *desc_addr, void *avail_addr, void *used_addr, __u16 queue_size) {
    if (!virtio_pci_found) {
#ifdef ENABLE_LOGGING
        uk_pr_err("virtio: Cannot register queue - PCI device not found\n");
#endif
        return;
    }
    
    if (virtio_device_mode == 3 && virtio_pci_common_cap != 0) {
        /* Modern PCI mode - use Common capability queue registers */
        /* Common capability structure offsets (within the BAR region it points to):
         * 0x18: QueueSel
         * 0x1A: QueueNumMax
         * 0x1C: QueueNum
         * 0x1E: QueueReady
         * 0x24: QueueDesc (low 32 bits)
         * 0x28: QueueDesc (high 32 bits)
         * 0x2C: QueueAvail (low 32 bits)
         * 0x30: QueueAvail (high 32 bits)
         * 0x34: QueueUsed (low 32 bits)
         * 0x38: QueueUsed (high 32 bits)
         */
        
        /* Select the queue */
        virtio_pci_modern_write16(virtio_pci_common_cap, 0x18, queue_id);
        asm volatile("mfence" ::: "memory");
        
        /* Read maximum queue size */
        uint16_t queue_num_max = virtio_pci_modern_read16(virtio_pci_common_cap, 0x1A);
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Queue %u (modern PCI): QueueNumMax = 0x%x (%u)\n", queue_id, queue_num_max, queue_num_max);
#endif
        
        if (queue_num_max == 0) {
#ifdef ENABLE_LOGGING
            uk_pr_err("virtio: Queue %u is not available (QueueNumMax = 0)\n", queue_id);
#endif
            return;
        }
        
        if (queue_size > queue_num_max) {
#ifdef ENABLE_LOGGING
            uk_pr_warn("virtio: Queue %u size %u exceeds maximum %u, using %u\n",
                       queue_id, queue_size, queue_num_max, queue_num_max);
#endif
            queue_size = queue_num_max;
        }
        
        /* Set queue size */
        virtio_pci_modern_write16(virtio_pci_common_cap, 0x1C, queue_size);
        asm volatile("mfence" ::: "memory");
        
        /* Write descriptor ring address (64-bit, split into low/high) */
        uintptr_t desc_phys = (uintptr_t)desc_addr;
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x24, (uint32_t)(desc_phys & 0xFFFFFFFF));
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x28, (uint32_t)(desc_phys >> 32));
        asm volatile("mfence" ::: "memory");
        
        /* Write available ring address (64-bit) */
        uintptr_t avail_phys = (uintptr_t)avail_addr;
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x2C, (uint32_t)(avail_phys & 0xFFFFFFFF));
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x30, (uint32_t)(avail_phys >> 32));
        asm volatile("mfence" ::: "memory");
        
        /* Write used ring address (64-bit) */
        uintptr_t used_phys = (uintptr_t)used_addr;
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x34, (uint32_t)(used_phys & 0xFFFFFFFF));
        virtio_pci_modern_write32(virtio_pci_common_cap, 0x38, (uint32_t)(used_phys >> 32));
        asm volatile("mfence" ::: "memory");
        
        /* Set queue ready bit */
        virtio_pci_modern_write16(virtio_pci_common_cap, 0x1E, 1);
        asm volatile("mfence" ::: "memory");
        
        /* Verify queue is ready */
        uint16_t ready = virtio_pci_modern_read16(virtio_pci_common_cap, 0x1E);
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Queue %u (modern PCI) registered: desc=0x%lx, avail=0x%lx, used=0x%lx, ready=%u\n",
                   queue_id, (unsigned long)desc_phys, (unsigned long)avail_phys, (unsigned long)used_phys, ready);
        
        if (ready != 1) {
            uk_pr_warn("virtio: Queue %u ready bit is %u, expected 1\n", queue_id, ready);
        }
#endif
    } else if (virtio_device_mode == 1) {
        /* Legacy PCI mode - use QUEUE_PFN (page frame number) */
        /* Select the queue */
        virtio_pci_legacy_write16(VIRTIO_PCI_QUEUE_SEL, queue_id);
        /* Small delay for I/O port write to be visible to hardware */
        asm volatile("mfence" ::: "memory");
        /* Minimal delay for hardware I/O port operations (required for QEMU) */
        {
            volatile int io_delay = 10;
            while (io_delay-- > 0);
        }
        
        /* Read queue size */
        uint16_t queue_num = virtio_pci_legacy_read16(VIRTIO_PCI_QUEUE_NUM);
        
        /* Log queue number with serial console for debugging */
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] Queue registration: queue_id=");
        if (queue_id == 0) {
            console_puts_serial("0");
        } else {
            char qid_str[16];
            char tmp[16];
            memset(qid_str, 0, sizeof(qid_str));
            uint32_t qid_val = queue_id;
            int pos = 0;
            int j = 0;
            while (qid_val > 0) {
                tmp[j++] = '0' + (qid_val % 10);
                qid_val /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                qid_str[pos++] = tmp[k];
            }
            qid_str[pos] = '\0';
            console_puts_serial(qid_str);
        }
        console_puts_serial(", QueueNum=");
        if (queue_num == 0) {
            console_puts_serial("0");
        } else {
            char qnum_str[16];
            char tmp[16];
            memset(qnum_str, 0, sizeof(qnum_str));
            uint32_t qnum_val = queue_num;
            int pos = 0;
            int j = 0;
            while (qnum_val > 0) {
                tmp[j++] = '0' + (qnum_val % 10);
                qnum_val /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                qnum_str[pos++] = tmp[k];
            }
            qnum_str[pos] = '\0';
            console_puts_serial(qnum_str);
        }
        console_puts_serial("\n");
        uk_pr_info("virtio: Queue %u: QueueNum = 0x%x (%u)\n", queue_id, queue_num, queue_num);
#endif
        
        if (queue_num == 0) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] ERROR: Queue ");
            if (queue_id == 0) {
                console_puts_serial("0");
            } else {
                char qid_str[16];
                char tmp[16];
                memset(qid_str, 0, sizeof(qid_str));
                uint32_t qid_val = queue_id;
                int pos = 0;
                int j = 0;
                while (qid_val > 0) {
                    tmp[j++] = '0' + (qid_val % 10);
                    qid_val /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    qid_str[pos++] = tmp[k];
                }
                qid_str[pos] = '\0';
                console_puts_serial(qid_str);
            }
            console_puts_serial(" is not available (QueueNum = 0), cannot register!\n");
            uk_pr_err("virtio: Queue %u is not available (QueueNum = 0)\n", queue_id);
#endif
            return;
        }
        
        if (queue_size > queue_num) {
#ifdef ENABLE_LOGGING
            uk_pr_warn("virtio: Queue %u size %u exceeds maximum %u, using %u\n",
                       queue_id, queue_size, queue_num, queue_num);
#endif
            queue_size = queue_num;
        }
        
        /* Legacy PCI uses the descriptor table address as the base */
        /* Calculate physical address (assuming identity mapping) */
        uintptr_t desc_phys = (uintptr_t)desc_addr;
        /* Legacy PCI uses page frame number (PFN) - divide by page size (4096) */
        uint32_t pfn = desc_phys >> 12; /* 4KB pages */
        
        /* Write PFN to register - this activates the queue */
        /* CRITICAL: Queue should already be selected from QueueNum read above, but re-select to be sure */
        virtio_pci_legacy_write16(VIRTIO_PCI_QUEUE_SEL, queue_id);
        asm volatile("mfence" ::: "memory");
        /* Minimal delay for hardware I/O port operations (required for QEMU) */
        {
            volatile int io_delay = 10;
            while (io_delay-- > 0);
        }
        
        /* Verify queue is still selected by reading QueueNum again */
        uint16_t queue_num_verify = virtio_pci_legacy_read16(VIRTIO_PCI_QUEUE_NUM);
        if (queue_num_verify != queue_num) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] WARNING: Queue selection lost! QueueNum changed from ");
            /* Log queue_num */
            if (queue_num == 0) {
                console_puts_serial("0");
            } else {
                char qnum_str[16];
                char tmp[16];
                memset(qnum_str, 0, sizeof(qnum_str));
                uint32_t qnum_val = queue_num;
                int pos = 0;
                int j = 0;
                while (qnum_val > 0) {
                    tmp[j++] = '0' + (qnum_val % 10);
                    qnum_val /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    qnum_str[pos++] = tmp[k];
                }
                qnum_str[pos] = '\0';
                console_puts_serial(qnum_str);
            }
            console_puts_serial(" to ");
            /* Log queue_num_verify */
            if (queue_num_verify == 0) {
                console_puts_serial("0");
            } else {
                char qnum_str[16];
                char tmp[16];
                memset(qnum_str, 0, sizeof(qnum_str));
                uint32_t qnum_val = queue_num_verify;
                int pos = 0;
                int j = 0;
                while (qnum_val > 0) {
                    tmp[j++] = '0' + (qnum_val % 10);
                    qnum_val /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    qnum_str[pos++] = tmp[k];
                }
                qnum_str[pos] = '\0';
                console_puts_serial(qnum_str);
            }
            console_puts_serial(", re-selecting queue...\n");
#endif
            /* Re-select queue */
            virtio_pci_legacy_write16(VIRTIO_PCI_QUEUE_SEL, queue_id);
            asm volatile("mfence" ::: "memory");
            /* Minimal delay for hardware I/O port operations (required for QEMU) */
            {
                volatile int io_delay = 10;
                while (io_delay-- > 0);
            }
        }
        
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] Writing PFN=0x");
        /* Convert pfn to hex */
        if (pfn == 0) {
            console_puts_serial("0");
        } else {
            char pfn_hex[16];
            uint32_t val = pfn;
            int pos = 0;
            for (int i = 7; i >= 0; i--) {
                uint8_t nibble = (val >> (i * 4)) & 0xF;
                pfn_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
            }
            pfn_hex[pos] = '\0';
            console_puts_serial(pfn_hex);
        }
        console_puts_serial(" to queue ");
        if (queue_id == 0) {
            console_puts_serial("0");
        } else {
            char qid_str[16];
            char tmp[16];
            memset(qid_str, 0, sizeof(qid_str));
            uint32_t qid_val = queue_id;
            int pos = 0;
            int j = 0;
            while (qid_val > 0) {
                tmp[j++] = '0' + (qid_val % 10);
                qid_val /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                qid_str[pos++] = tmp[k];
            }
            qid_str[pos] = '\0';
            console_puts_serial(qid_str);
        }
        console_puts_serial("\n");
#endif
        
        virtio_pci_legacy_write32(VIRTIO_PCI_QUEUE_PFN, pfn);
        
        /* Full memory barrier to ensure PFN write is visible to QEMU */
        asm volatile("mfence" ::: "memory");
        
        /* Minimal delay for hardware I/O port operations (required for QEMU) */
        asm volatile("mfence" ::: "memory");
        {
            volatile int io_delay = 10;
            while (io_delay-- > 0);
        }
        
        /* Re-select queue before reading PFN back (queue selection might have been lost) */
        virtio_pci_legacy_write16(VIRTIO_PCI_QUEUE_SEL, queue_id);
        asm volatile("mfence" ::: "memory");
        /* Minimal delay for hardware I/O port operations (required for QEMU) */
        {
            volatile int io_delay = 10;
            while (io_delay-- > 0);
        }
        
        /* Verify queue is activated by reading PFN back */
        uint32_t pfn_read = virtio_pci_legacy_read32(VIRTIO_PCI_QUEUE_PFN);
        
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] Read back PFN=0x");
        /* Convert pfn_read to hex */
        if (pfn_read == 0) {
            console_puts_serial("0");
        } else {
            char pfn_read_hex[16];
            uint32_t val = pfn_read;
            int pos = 0;
            for (int i = 7; i >= 0; i--) {
                uint8_t nibble = (val >> (i * 4)) & 0xF;
                pfn_read_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
            }
            pfn_read_hex[pos] = '\0';
            console_puts_serial(pfn_read_hex);
        }
        console_puts_serial(" from queue ");
        if (queue_id == 0) {
            console_puts_serial("0");
        } else {
            char qid_str[16];
            char tmp[16];
            memset(qid_str, 0, sizeof(qid_str));
            uint32_t qid_val = queue_id;
            int pos = 0;
            int j = 0;
            while (qid_val > 0) {
                tmp[j++] = '0' + (qid_val % 10);
                qid_val /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                qid_str[pos++] = tmp[k];
            }
            qid_str[pos] = '\0';
            console_puts_serial(qid_str);
        }
        console_puts_serial("\n");
#endif
        
        /* CRITICAL: Verify descriptor address is page-aligned for legacy PCI */
        /* QEMU uses PFN * 4096 to access descriptor table, so it must be page-aligned */
        uint32_t page_offset = desc_phys & 0xFFF;
        int is_page_aligned = (page_offset == 0);
        
        /* Use console_puts_serial for critical diagnostics */
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] Queue registration (legacy PCI): queue_id=");
        /* Convert queue_id to string */
        if (queue_id == 0) {
            console_puts_serial("0");
        } else {
            char qid_str[16];
            char tmp[16];
            memset(qid_str, 0, sizeof(qid_str));
            uint32_t qid_val = queue_id;
            int pos = 0;
            int j = 0;
            while (qid_val > 0) {
                tmp[j++] = '0' + (qid_val % 10);
                qid_val /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                qid_str[pos++] = tmp[k];
            }
            qid_str[pos] = '\0';
            console_puts_serial(qid_str);
        }
        console_puts_serial(", desc_addr=0x");
        /* Convert desc_phys to hex */
        char hex_str[32];
        uint64_t val = desc_phys;
        int pos = 0;
        for (int i = 15; i >= 0; i--) {
            uint8_t nibble = (val >> (i * 4)) & 0xF;
            hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
        }
        hex_str[pos] = '\0';
        console_puts_serial(hex_str);
        console_puts_serial(", page_offset=0x");
        /* Convert page_offset to hex */
        if (page_offset == 0) {
            console_puts_serial("0");
        } else {
            char offset_hex[16];
            val = page_offset;
            pos = 0;
            for (int i = 7; i >= 0; i--) {
                uint8_t nibble = (val >> (i * 4)) & 0xF;
                offset_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
            }
            offset_hex[pos] = '\0';
            console_puts_serial(offset_hex);
        }
        console_puts_serial(", page_aligned=");
        console_puts_serial(is_page_aligned ? "YES" : "NO");
        console_puts_serial(", PFN=0x");
        /* Convert pfn to hex */
        if (pfn == 0) {
            console_puts_serial("0");
        } else {
            char pfn_hex[16];
            val = pfn;
            pos = 0;
            for (int i = 7; i >= 0; i--) {
                uint8_t nibble = (val >> (i * 4)) & 0xF;
                pfn_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
            }
            pfn_hex[pos] = '\0';
            console_puts_serial(pfn_hex);
        }
        console_puts_serial(", PFN_read_back=0x");
        /* Convert pfn_read to hex */
        if (pfn_read == 0) {
            console_puts_serial("0");
        } else {
            char pfn_read_hex[16];
            val = pfn_read;
            pos = 0;
            for (int i = 7; i >= 0; i--) {
                uint8_t nibble = (val >> (i * 4)) & 0xF;
                pfn_read_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
            }
            pfn_read_hex[pos] = '\0';
            console_puts_serial(pfn_read_hex);
        }
#endif
        
        /* CRITICAL: Log calculated available and used ring addresses for QEMU */
        /* In legacy PCI virtio, QEMU calculates ring addresses from descriptor address */
        /* IMPORTANT: QEMU uses the actual queue size (queue_size, which should match QueueNum in legacy PCI) */
        /* After the fix above, queue_size should equal queue_num in legacy PCI mode */
        /* The vring layout is: desc -> avail -> used (aligned) */
        uintptr_t avail_calc = desc_phys + (sizeof(struct vring_desc) * queue_size);
        uintptr_t avail_size = sizeof(__u16) * (3 + queue_size);  /* flags + idx + ring[] + used_event */
        uintptr_t used_calc = avail_calc + avail_size;
        /* CRITICAL: Used ring must be aligned to PAGE_SIZE (4096) to match virtqueue_create alignment */
        /* vring_init uses the align parameter passed to virtqueue_create, which is 4096 */
        uintptr_t align_value = 4096;  /* PAGE_SIZE - matches virtio_vqueue_setup alignment */
        used_calc = (used_calc + align_value - 1) & ~(align_value - 1);
        
        /* Verify queue_size matches queue_num - if not, there will be an address mismatch! */
        if (queue_size != queue_num) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] CRITICAL WARNING: queue_size (");
            /* Log queue_size */
            if (queue_size == 0) {
                console_puts_serial("0");
            } else {
                char qsize_str[16];
                char tmp[16];
                memset(qsize_str, 0, sizeof(qsize_str));
                uint32_t qsize_val = queue_size;
                int pos = 0;
                int j = 0;
                while (qsize_val > 0) {
                    tmp[j++] = '0' + (qsize_val % 10);
                    qsize_val /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    qsize_str[pos++] = tmp[k];
                }
                qsize_str[pos] = '\0';
                console_puts_serial(qsize_str);
            }
            console_puts_serial(") != QueueNum (");
            /* Log queue_num */
            if (queue_num == 0) {
                console_puts_serial("0");
            } else {
                char qnum_str[16];
                char tmp[16];
                memset(qnum_str, 0, sizeof(qnum_str));
                uint32_t qnum_val = queue_num;
                int pos = 0;
                int j = 0;
                while (qnum_val > 0) {
                    tmp[j++] = '0' + (qnum_val % 10);
                    qnum_val /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    qnum_str[pos++] = tmp[k];
                }
                qnum_str[pos] = '\0';
                console_puts_serial(qnum_str);
            }
            console_puts_serial(")! QEMU may calculate wrong addresses!\n");
            uk_pr_err("virtio: Queue %u size mismatch! queue_size=%u, QueueNum=%u. QEMU may calculate wrong ring addresses!\n",
                      queue_id, queue_size, queue_num);
#endif
        }
        
        /* CRITICAL: Verify calculated addresses match actual addresses */
        /* In legacy PCI, we only pass desc_addr, but we should verify our calculation is correct */
        /* These variables are needed outside the logging block for the if statements below */
        uintptr_t avail_actual = (uintptr_t)avail_addr;
        uintptr_t used_actual = (uintptr_t)used_addr;
        
#ifdef ENABLE_LOGGING
        console_puts_serial(", avail_calc=0x");
        char avail_hex[16];
        val = avail_calc;
        pos = 0;
        for (int i = 15; i >= 0; i--) {
            uint8_t nibble = (val >> (i * 4)) & 0xF;
            avail_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
        }
        avail_hex[pos] = '\0';
        console_puts_serial(avail_hex);
        
        console_puts_serial(", used_calc=0x");
        char used_hex[16];
        val = used_calc;
        pos = 0;
        for (int i = 15; i >= 0; i--) {
            uint8_t nibble = (val >> (i * 4)) & 0xF;
            used_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
        }
        used_hex[pos] = '\0';
        console_puts_serial(used_hex);
        
        console_puts_serial(", avail_actual=0x");
        char avail_act_hex[16];
        val = avail_actual;
        pos = 0;
        for (int i = 15; i >= 0; i--) {
            uint8_t nibble = (val >> (i * 4)) & 0xF;
            avail_act_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
        }
        avail_act_hex[pos] = '\0';
        console_puts_serial(avail_act_hex);
        
        console_puts_serial(", used_actual=0x");
        char used_act_hex[16];
        val = used_actual;
        pos = 0;
        for (int i = 15; i >= 0; i--) {
            uint8_t nibble = (val >> (i * 4)) & 0xF;
            used_act_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
        }
        used_act_hex[pos] = '\0';
        console_puts_serial(used_act_hex);
        console_puts_serial("\n");
#endif
        
        /* Verify addresses match - if they don't, QEMU will calculate wrong addresses! */
        if (avail_calc != avail_actual) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] CRITICAL ERROR: Available ring address mismatch! QEMU will use wrong address!\n");
            console_puts_serial("[VQ]   Calculated (what QEMU will use): 0x");
            console_puts_serial(avail_hex);
            console_puts_serial("\n");
            console_puts_serial("[VQ]   Actual (what we have): 0x");
            console_puts_serial(avail_act_hex);
            console_puts_serial("\n");
#endif
#ifdef ENABLE_LOGGING
            uk_pr_err("virtio: Available ring address mismatch! QEMU calculated 0x%lx, actual 0x%lx\n",
                      avail_calc, avail_actual);
#endif
        }
        
        if (used_calc != used_actual) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] CRITICAL ERROR: Used ring address mismatch! QEMU will use wrong address!\n");
            console_puts_serial("[VQ]   Calculated (what QEMU will use): 0x");
            console_puts_serial(used_hex);
            console_puts_serial("\n");
            console_puts_serial("[VQ]   Actual (what we have): 0x");
            console_puts_serial(used_act_hex);
            console_puts_serial("\n");
            uk_pr_err("virtio: Used ring address mismatch! QEMU calculated 0x%lx, actual 0x%lx\n",
                      used_calc, used_actual);
#endif
        }
        
        /* CRITICAL: Verify PFN was written correctly */
        if (pfn_read != pfn) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] CRITICAL ERROR: PFN write failed! Wrote 0x");
            char pfn_write_hex[16];
            val = pfn;
            pos = 0;
            for (int i = 7; i >= 0; i--) {
                uint8_t nibble = (val >> (i * 4)) & 0xF;
                pfn_write_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
            }
            pfn_write_hex[pos] = '\0';
            console_puts_serial(pfn_write_hex);
            console_puts_serial(", read back 0x");
            if (pfn_read == 0) {
                console_puts_serial("0");
            } else {
                char pfn_read_hex[16];
                val = pfn_read;
                pos = 0;
                for (int i = 7; i >= 0; i--) {
                    uint8_t nibble = (val >> (i * 4)) & 0xF;
                    pfn_read_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                }
                pfn_read_hex[pos] = '\0';
                console_puts_serial(pfn_read_hex);
            }
            console_puts_serial("\n");
            uk_pr_err("virtio: Queue %u PFN write failed! Wrote 0x%x, read back 0x%x\n",
                      queue_id, pfn, pfn_read);
#endif
            
            /* Try one more time with explicit queue selection */
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] Retrying PFN write with explicit queue selection...\n");
#endif
            virtio_pci_legacy_write16(VIRTIO_PCI_QUEUE_SEL, queue_id);
            asm volatile("mfence" ::: "memory");
            /* Minimal delay for hardware I/O port operations (required for QEMU) */
            {
                volatile int io_delay = 10;
                while (io_delay-- > 0);
            }
            virtio_pci_legacy_write32(VIRTIO_PCI_QUEUE_PFN, pfn);
            asm volatile("mfence" ::: "memory");
            /* Minimal delay for hardware I/O port operations (required for QEMU) */
            {
                volatile int io_delay = 10;
                while (io_delay-- > 0);
            }
            virtio_pci_legacy_write16(VIRTIO_PCI_QUEUE_SEL, queue_id);
            asm volatile("mfence" ::: "memory");
            /* Minimal delay for hardware I/O port operations (required for QEMU) */
            {
                volatile int io_delay = 10;
                while (io_delay-- > 0);
            }
            pfn_read = virtio_pci_legacy_read32(VIRTIO_PCI_QUEUE_PFN);
            if (pfn_read == pfn) {
#ifdef ENABLE_LOGGING
                console_puts_serial("[VQ] Retry succeeded! PFN now correctly set to 0x");
                char pfn_retry_hex[16];
                val = pfn_read;
                pos = 0;
                for (int i = 7; i >= 0; i--) {
                    uint8_t nibble = (val >> (i * 4)) & 0xF;
                    pfn_retry_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                }
                pfn_retry_hex[pos] = '\0';
                console_puts_serial(pfn_retry_hex);
                console_puts_serial("\n");
#endif
            } else {
#ifdef ENABLE_LOGGING
                console_puts_serial("[VQ] Retry failed! PFN still 0x");
                if (pfn_read == 0) {
                    console_puts_serial("0");
                } else {
                    char pfn_retry_hex[16];
                    val = pfn_read;
                    pos = 0;
                    for (int i = 7; i >= 0; i--) {
                        uint8_t nibble = (val >> (i * 4)) & 0xF;
                        pfn_retry_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                    }
                    pfn_retry_hex[pos] = '\0';
                    console_puts_serial(pfn_retry_hex);
                }
                console_puts_serial("\n");
#endif
            }
        }
        
        if (!is_page_aligned) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] CRITICAL ERROR: Descriptor address is NOT page-aligned!\n");
            console_puts_serial("[VQ] QEMU will read from wrong address: PFN*4096 = 0x");
            uint32_t qemu_read_addr = pfn * 4096;
            char qemu_addr_hex[16];
            uint64_t val = qemu_read_addr;
            int pos = 0;
            for (int i = 7; i >= 0; i--) {
                uint8_t nibble = (val >> (i * 4)) & 0xF;
                qemu_addr_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
            }
            qemu_addr_hex[pos] = '\0';
            console_puts_serial(qemu_addr_hex);
            console_puts_serial(" (offset error: 0x");
            val = page_offset;
            pos = 0;
            for (int i = 7; i >= 0; i--) {
                uint8_t nibble = (val >> (i * 4)) & 0xF;
                qemu_addr_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
            }
            qemu_addr_hex[pos] = '\0';
            console_puts_serial(qemu_addr_hex);
            console_puts_serial(" bytes)\n");
#endif
        }
        
        /* Also log with uk_pr_info for compatibility */
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Registered queue %u (legacy): desc at %p (phys 0x%lx), PFN 0x%x (read back 0x%x), size %u, page_aligned=%s\n",
                   queue_id, desc_addr, desc_phys, pfn, pfn_read, queue_size, is_page_aligned ? "YES" : "NO");
#endif
    } else if (virtio_device_mode == 2 && virtio_mmio_base != 0) {
        /* Modern MMIO mode */
        /* Select the queue */
        virtio_mmio_write32(VIRTIO_MMIO_QUEUE_SEL, queue_id);
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Selected queue %u, reading QueueNumMax from MMIO offset 0x%x\n",
                   queue_id, VIRTIO_MMIO_QUEUE_NUM_MAX);
#endif
        
        /* Check maximum queue size */
        uint32_t queue_num_max = virtio_mmio_read32(VIRTIO_MMIO_QUEUE_NUM_MAX);
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Queue %u: QueueNumMax = 0x%x (%u)\n", queue_id, queue_num_max, queue_num_max);
#endif
        
        if (queue_num_max == 0) {
#ifdef ENABLE_LOGGING
            uk_pr_err("virtio: Queue %u is not available (QueueNumMax = 0)\n", queue_id);
            uk_pr_err("virtio: MMIO base = 0x%x, offset = 0x%x, full address = 0x%x\n",
                      virtio_mmio_base, VIRTIO_MMIO_QUEUE_NUM_MAX, virtio_mmio_base + VIRTIO_MMIO_QUEUE_NUM_MAX);
            
            /* Try reading MagicValue to verify MMIO is accessible */
            uint32_t magic_check = virtio_mmio_read32(VIRTIO_MMIO_MAGIC_VALUE);
            uk_pr_err("virtio: MagicValue check: read 0x%x from offset 0x%x (expected 0x74726976)\n",
                      magic_check, VIRTIO_MMIO_MAGIC_VALUE);
#endif
            return;
        }
        if (queue_size > queue_num_max) {
#ifdef ENABLE_LOGGING
            uk_pr_warn("virtio: Queue %u size %u exceeds maximum %u, using %u\n",
                       queue_id, queue_size, queue_num_max, queue_num_max);
#endif
            queue_size = queue_num_max;
        }
        
        /* Set queue size */
        virtio_mmio_write32(VIRTIO_MMIO_QUEUE_NUM, queue_size);
        
        /* CRITICAL: Use actual addresses from vring structure, not calculated ones */
        /* This ensures the addresses match what vring_init actually created */
        /* In x86 with identity mapping, virtual address = physical address in low memory */
        uintptr_t desc_phys = (uintptr_t)desc_addr;
        uintptr_t avail_phys = (uintptr_t)avail_addr;
        uintptr_t used_phys = (uintptr_t)used_addr;
        
        /* Write physical addresses (low 32 bits only for 32-bit system) */
        virtio_mmio_write32(VIRTIO_MMIO_QUEUE_DESC_LOW, (uint32_t)desc_phys);
        virtio_mmio_write32(VIRTIO_MMIO_QUEUE_DESC_HIGH, 0);
        virtio_mmio_write32(VIRTIO_MMIO_QUEUE_AVAIL_LOW, (uint32_t)avail_phys);
        virtio_mmio_write32(VIRTIO_MMIO_QUEUE_AVAIL_HIGH, 0);
        virtio_mmio_write32(VIRTIO_MMIO_QUEUE_USED_LOW, (uint32_t)used_phys);
        virtio_mmio_write32(VIRTIO_MMIO_QUEUE_USED_HIGH, 0);
        
        /* Mark queue as ready */
        virtio_mmio_write32(VIRTIO_MMIO_QUEUE_READY, 1);
        
#ifdef ENABLE_LOGGING
        uk_pr_info("virtio: Registered queue %u (MMIO): size %u via MMIO 0x%x\n",
                   queue_id, queue_size, virtio_mmio_base);
        uk_pr_info("virtio: Queue %u addresses: desc=0x%lx, avail=0x%lx, used=0x%lx\n",
                   queue_id, desc_phys, avail_phys, used_phys);
#endif
    } else {
#ifdef ENABLE_LOGGING
        uk_pr_err("virtio: Cannot register queue - device mode not initialized\n");
#endif
    }
}

/* virtqueue functions are now implemented in virtqueue.c */

'''

# src/lib/virtio_stub.c
SRC_LIB_VIRTIO_STUB_C = r'''/* Stub implementations for VirtIO functions */

#include "../include/virtio/virtio_bus.h"
#include "../include/virtio/virtqueue.h"
#include "../kernel/memory.h"
#include "../kernel/string.h"
#include "../include/uk/print.h"
#include "../include/uk/sglist.h"
#include "../include/uk/errno.h"
#include <stdint.h>

static struct virtio_driver *drivers[8];
static int driver_count = 0;

void virtio_bus_register_driver(struct virtio_driver *drv) {
    if (driver_count < 8) {
        drivers[driver_count++] = drv;
        uk_pr_info("Registered virtio driver, count: %d\n", driver_count);
    }
}

__u64 virtio_feature_get(struct virtio_dev *vdev) {
    (void)vdev;
    /* Return basic features */
    return (1ULL << VIRTIO_F_VERSION_1) |
           (1ULL << VIRTIO_NET_F_MAC) |
           (1ULL << VIRTIO_NET_F_STATUS);
}

void virtio_feature_set(struct virtio_dev *vdev) {
    (void)vdev;
    /* Feature negotiation complete */
}

void virtio_dev_status_update(struct virtio_dev *vdev, __u8 status) {
    (void)vdev;
    (void)status;
    /* Status update */
}

void virtio_dev_drv_up(struct virtio_dev *vdev) {
    (void)vdev;
    /* Driver is up */
}

void virtio_config_get(struct virtio_dev *vdev, __u16 offset, void *buf,
                      __sz len, int unaligned) {
    (void)vdev;
    (void)unaligned;
    /* Stub: return zero MAC */
    if (offset == 0 && len == 6) {
        unsigned char *mac = (unsigned char *)buf;
        mac[0] = 0x02;  /* Locally administered */
        mac[1] = 0x00;
        mac[2] = 0x00;
        mac[3] = 0x00;
        mac[4] = 0x00;
        mac[5] = 0x01;
    } else if (offset == 8 && len == 2) {
        /* MTU */
        __u16 *mtu = (__u16 *)buf;
        *mtu = 1500;
    } else {
        memset(buf, 0, len);
    }
}

int virtio_find_vqs(struct virtio_dev *vdev, int nvqs, __u16 *desc_sizes) {
    (void)vdev;
    int i;
    for (i = 0; i < nvqs; i++)
        desc_sizes[i] = 256;  /* Default queue size */
    return nvqs;
}

/* Initialize virtio devices - discover devices and call driver add_dev callbacks */
void virtio_bus_init(void) {
    static struct virtio_dev vdev;
    int i;
    
    uk_pr_info("virtio_bus_init: driver_count = %d\n", driver_count);
    
    /* Initialize virtio device structure */
    memset(&vdev, 0, sizeof(vdev));
    vdev.features = 0;
    vdev.priv = NULL;
    
    /* For each registered driver, try to match and add devices */
    for (i = 0; i < driver_count; i++) {
        struct virtio_driver *drv = drivers[i];
        const struct virtio_dev_id *id;
        
        if (!drv || !drv->dev_ids || !drv->add_dev) {
            uk_pr_info("virtio_bus_init: driver %d invalid\n", i);
            continue;
        }
        
        uk_pr_info("virtio_bus_init: checking driver %d\n", i);
        
        /* Check if driver matches VIRTIO_ID_NET */
        for (id = drv->dev_ids; id->device_id != VIRTIO_ID_INVALID; id++) {
            uk_pr_info("virtio_bus_init: driver device_id = %d\n", id->device_id);
            if (id->device_id == VIRTIO_ID_NET) {
                uk_pr_info("virtio_bus_init: found virtio-net driver, initializing\n");
                
                /* Initialize driver if needed */
                if (drv->init)
                    drv->init(NULL);
                
                /* Call add_dev to register the device */
                uk_pr_info("virtio_bus_init: calling add_dev\n");
                drv->add_dev(&vdev);
                uk_pr_info("virtio_bus_init: add_dev returned\n");
                break;
            }
        }
    }
    
    uk_pr_info("virtio_bus_init: done\n");
}

/* virtqueue functions are now implemented in virtqueue.c */

'''

# src/lib/virtqueue.c
SRC_LIB_VIRTQUEUE_C = r'''/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Simplified virtqueue implementation for MiniKraft
 * Based on Unikraft's virtqueue implementation
 */

#include "../include/virtio/virtqueue.h"
#include "../include/virtio/virtio_ring.h"
#include "../include/virtio/virtio_bus.h"
#include "../include/uk/print.h"
#include "../kernel/console.h"
#include "../include/uk/assert.h"
#include "../include/uk/errno.h"
#include "../include/uk/errptr.h"
#include "../kernel/memory.h"
#include "../kernel/string.h"
#include <stdint.h>

#define VIRTQUEUE_MAX_SIZE  32768
#define PAGE_SIZE 4096
#define PAGE_ALIGN_UP(x) (((x) + PAGE_SIZE - 1) & ~(PAGE_SIZE - 1))

struct virtqueue_desc_info {
    void *cookie;
    __u16 desc_count;
};

struct virtqueue_vring {
    struct virtqueue vq;
    struct vring vring;
    void *vring_mem;
    __u16 desc_avail;
    __u16 head_free_desc;
    __u16 last_used_desc_idx;
    __u8 uses_event_idx;
    __u16 last_notified_idx;
    struct virtqueue_desc_info vq_info[];
};

#define to_virtqueue_vring(vq) \
    __containerof(vq, struct virtqueue_vring, vq)

/* Force QEMU to see the available ring index by reading and writing it back */
/* This ensures the index is visible in cache/memory after DRIVER_OK */
void virtqueue_flush_avail_idx(struct virtqueue *vq) {
    struct virtqueue_vring *vrq;

    UK_ASSERT(vq);
    vrq = to_virtqueue_vring(vq);

    if (!vrq->vring.avail) {
        return;
    }

    volatile __u16 *avail_idx_ptr = (volatile __u16 *)&vrq->vring.avail->idx;
    /* Read current index to force memory access and get current value */
    /* This is the value that QEMU will see when it reads the available ring */
    __u16 current_idx = *avail_idx_ptr;
    
    /* CRITICAL: If index is 0, there are no buffers available - this is OK during initialization */
    /* But if we're flushing after filling buffers, the index should be > 0 */

    /* CRITICAL: Check ALL descriptors in available ring for INDIRECT flags */
    /* QEMU will error with "Invalid size for indirect buffer table" if it sees INDIRECT */
    /* This check must happen BEFORE we notify QEMU */
    {
        volatile __u16 *ring = (volatile __u16 *)vrq->vring.avail->ring;
        __u16 num = vrq->vring.num;
        int found_indirect = 0;
        
        for (__u16 i = 0; i < current_idx && i < num; i++) {
            __u16 desc_idx = ring[i & (num - 1)];
            if (desc_idx < num) {
                struct vring_desc *desc = &vrq->vring.desc[desc_idx];
                /* Check if this descriptor or any in its chain has INDIRECT flag */
                __u16 chain_idx = desc_idx;
                int chain_depth = 0;
                while (chain_depth < 256) {  /* Prevent infinite loops */
                    struct vring_desc *chain_desc = &vrq->vring.desc[chain_idx];
                    if (chain_desc->flags & VRING_DESC_F_INDIRECT) {
#ifdef ENABLE_LOGGING
                        uk_pr_err("[VQ] CRITICAL: Descriptor %u in available ring has INDIRECT flag! Clearing it.\n", chain_idx);
#endif
                        chain_desc->flags &= ~VRING_DESC_F_INDIRECT;
                        chain_desc->addr = 0;
                        chain_desc->len = 0;
                        found_indirect = 1;
                        asm volatile("mfence" ::: "memory");
                    }
                    if (!(chain_desc->flags & VRING_DESC_F_NEXT)) {
                        break;  /* End of chain */
                    }
                    chain_idx = chain_desc->next;
                    if (chain_idx >= num) {
                        break;  /* Invalid next index */
                    }
                    chain_depth++;
                }
            }
        }
        
        if (found_indirect) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] CRITICAL: Found INDIRECT flags in available ring! This will cause QEMU errors.\n");
#endif
            asm volatile("mfence" ::: "memory");
        }
    }

    /* CRITICAL: Write the index back with a memory barrier to ensure QEMU sees it */
    /* This forces the value to be written to memory, not just cache */
    *avail_idx_ptr = current_idx;

    /* Memory barrier to ensure write is visible to all CPUs/QEMU */
    /* This is critical - QEMU must see the updated index */
    asm volatile("mfence" ::: "memory");

    /* CRITICAL: Also ensure the available ring entries are visible */
    /* QEMU reads both the ring entries and the index */
    /* We need to ensure all ring entries up to the current index are in memory */
    volatile __u16 *ring = (volatile __u16 *)vrq->vring.avail->ring;
    __u16 num = vrq->vring.num;

    /* CRITICAL: Force all available ring data to be visible to QEMU */
    /* In legacy PCI virtio, QEMU reads the available ring from physical memory */
    /* We need to ensure all ring entries and the index are fully written and visible */
    
    /* Step 1: Force write all ring entries to memory */
    /* QEMU will read these entries to get descriptor indices */
    for (__u16 i = 0; i < num && i < current_idx; i++) {
        volatile __u16 val = ring[i];
        /* Write it back to force memory write - this ensures QEMU sees the descriptor indices */
        ring[i] = val;
        /* Small delay to ensure write is processed */
        asm volatile("" ::: "memory");
    }
    
    /* Step 2: Ensure flags are visible */
    volatile __u16 *flags_ptr = (volatile __u16 *)&vrq->vring.avail->flags;
    __u16 flags = *flags_ptr;
    *flags_ptr = flags;
    
    /* Step 3: Re-read and re-write the index to ensure it's visible */
    /* The index is the most critical - QEMU checks this to see how many descriptors are available */
    __u16 final_idx = *avail_idx_ptr;
    *avail_idx_ptr = final_idx;
    
    /* Step 4: Force a complete memory barrier to ensure all writes are visible to QEMU */
    /* This is critical - QEMU must see both the ring entries AND the index */
    /* In a VM, mfence should be sufficient for cache coherency */
    asm volatile("mfence" ::: "memory");
    
    /* Step 5: Additional synchronization - read back to verify visibility */
    /* This forces the CPU to actually read from memory, ensuring writes are complete */
    volatile __u16 verify_idx = *avail_idx_ptr;
    volatile __u16 verify_flags = *flags_ptr;
    (void)verify_idx;  /* Use values to prevent optimization */
    (void)verify_flags;
    
    /* Memory barrier ensures visibility - no delay needed (callback-based) */
    asm volatile("mfence" ::: "memory");
    
    /* Debug: Log the flush */
    static __u32 flush_count = 0;
    if (++flush_count <= 10 || (flush_count % 100 == 0)) {
#ifdef ENABLE_LOGGING
        uk_pr_info("[VQ] flush_avail_idx: queue_id=%u, idx=%u, num=%u\n",
                   vq->queue_id, current_idx, num);
#endif
    }
}

/* Reset available ring index to 0 */
/* This is used when reinitializing the queue after DRIVER_OK */
void virtqueue_reset_avail_idx(struct virtqueue *vq) {
    struct virtqueue_vring *vrq;
    int i;
    
    UK_ASSERT(vq);
    vrq = to_virtqueue_vring(vq);
    
    if (vrq->vring.avail) {
        volatile __u16 *avail_idx_ptr = (volatile __u16 *)&vrq->vring.avail->idx;
        *avail_idx_ptr = 0;
        
        /* CRITICAL: Clear the available ring array to prevent QEMU from reading garbage */
        /* QEMU might read from the ring array even if idx is 0, so we need to clear it */
        volatile __u16 *ring = (volatile __u16 *)vrq->vring.avail->ring;
        __u16 num = vrq->vring.num;
        for (i = 0; i < num; i++) {
            ring[i] = 0;
        }
        
        /* Also clear flags */
        vrq->vring.avail->flags = 0;
        
        /* Memory barrier to ensure all writes are visible */
        asm volatile("mfence" ::: "memory");
    }
}

#define to_virtqueue_vring(vq) \
    __containerof(vq, struct virtqueue_vring, vq)

static inline void virtqueue_ring_update_avail(struct virtqueue_vring *vrq,
                                               __u16 idx)
{
    __u16 avail_idx;
    volatile __u16 *avail_idx_ptr;

    /* CRITICAL: Validate descriptor index before writing */
    /* QEMU will reject indices >= queue size, causing "Guest says index X is available" error */
    if (unlikely(idx >= vrq->vring.num)) {
#ifdef ENABLE_LOGGING
        uk_pr_err("virtqueue: Invalid descriptor index %u (queue size %u)\n",
                  idx, vrq->vring.num);
#endif
        return; /* Don't write invalid index */
    }

    /* CRITICAL: Read current available ring index */
    /* According to virtio spec, we write the descriptor index to ring[idx], then increment idx */
    avail_idx_ptr = (volatile __u16 *)&vrq->vring.avail->idx;
    __u16 current_idx = *avail_idx_ptr;
    
    /* Calculate position in available ring (must be power-of-2 for bitwise AND to work) */
    /* The available ring is a circular buffer, so we use modulo arithmetic */
    avail_idx = current_idx & (vrq->vring.num - 1);
    
    /* STEP 1: Write the descriptor index to the available ring at the current position */
    /* According to virtio spec 2.6.5.2: "Place the head of the descriptor chain into the next
     * free slot in the ring." */
    /* CRITICAL: avail_idx is already the position (modulo calculated above) */
    volatile __u16 *ring = (volatile __u16 *)vrq->vring.avail->ring;
    ring[avail_idx] = (__u16)idx; /* Explicit cast to ensure 16-bit value */
    
    /* Force memory write by reading back to ensure it's in memory and visible to QEMU */
    volatile __u16 verify_ring = ring[avail_idx];
    if (unlikely(verify_ring != idx)) {
#ifdef ENABLE_LOGGING
        uk_pr_err("[VQ] CRITICAL: Available ring write failed! Wrote %u, read back %u at pos %u\n",
                  idx, verify_ring, avail_idx);
#endif
        ring[avail_idx] = idx;  /* Retry write */
        asm volatile("mfence" ::: "memory");
        verify_ring = ring[avail_idx];
        if (verify_ring != idx) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] CRITICAL: Retry also failed! Available ring may not be accessible to QEMU!\n");
#endif
        }
    }
    
    /* STEP 2: Memory barrier - ensure ring entry is written before index update */
    /* This is critical per virtio spec: "The driver MUST perform a suitable memory barrier
     * before the idx field update to ensure the device sees the descriptor update first." */
    asm volatile("mfence" ::: "memory");
    
    /* STEP 3: Increment available ring index - this tells QEMU a new buffer is available */
    /* According to virtio spec 2.6.5.2: "Update idx field to add the ring entry with the
     * head index of the descriptor chain used." */
    /* CRITICAL: Use read-modify-write pattern to ensure cache coherency */
    /* Read current value, increment, write back - this forces memory access */
    __u16 new_idx = current_idx + 1;
    
    /* Write the new index value */
    *avail_idx_ptr = new_idx;
    
    /* CRITICAL: Read back the value to force a memory access and ensure write completed */
    /* This helps ensure the write is flushed from cache to memory */
    volatile __u16 verify_idx = *avail_idx_ptr;
    (void)verify_idx; /* Use the value to prevent optimization */
    
    /* STEP 4: Memory barrier after index update - ensure index is visible before notification */
    /* This ensures QEMU sees the updated index when it checks after notification */
    asm volatile("mfence" ::: "memory");
}

static inline void virtqueue_detach_desc(struct virtqueue_vring *vrq,
                                        __u16 head_idx)
{
    struct vring_desc *desc;
    struct virtqueue_desc_info *vq_info;
    __u16 idx = head_idx;
    __u16 next_idx;
    __u16 descs_to_clear[256]; /* Max descriptors in a chain */
    int desc_count = 0;
    int i;

    desc = &vrq->vring.desc[head_idx];
    vq_info = &vrq->vq_info[head_idx];
    __u16 desc_count_before = vrq->desc_avail;
    __u16 desc_count_to_add = vq_info->desc_count;
    
    /* CRITICAL: If desc_count is 0, manually count the descriptor chain */
    /* This can happen if vq_info was cleared or never set correctly */
    if (desc_count_to_add == 0) {
#ifdef ENABLE_LOGGING
        console_printf("[VQ] ERROR: detach_desc: head_idx=%u has desc_count=0! Manually counting chain...\n", head_idx);
#endif
        /* Manually traverse the chain to count descriptors */
        __u16 chain_count = 1;
        __u16 check_idx = head_idx;
        struct vring_desc *check_desc = &vrq->vring.desc[check_idx];
        while (check_desc->flags & VRING_DESC_F_NEXT) {
            check_idx = check_desc->next;
            if (check_idx >= vrq->vring.num && check_idx != VIRTQUEUE_MAX_SIZE) {
#ifdef ENABLE_LOGGING
                console_printf("[VQ] ERROR: Invalid next index %u in chain, stopping\n", check_idx);
#endif
                break;
            }
            check_desc = &vrq->vring.desc[check_idx];
            chain_count++;
            if (chain_count > 256) {
#ifdef ENABLE_LOGGING
                console_printf("[VQ] ERROR: Chain too long, stopping at 256\n");
#endif
                break;
            }
        }
        desc_count_to_add = chain_count;
        /* Update vq_info so the traversal below works correctly */
        vq_info->desc_count = chain_count;
#ifdef ENABLE_LOGGING
        console_printf("[VQ] Recovered: Manually counted %u descriptors in chain\n", chain_count);
#endif
    }
    
    /* CRITICAL: Validate head_idx BEFORE incrementing desc_avail */
    /* If head_idx is invalid, we can't add it to the free list, so don't increment desc_avail */
    if (unlikely(head_idx >= vrq->vring.num)) {
#ifdef ENABLE_LOGGING
        console_printf("[VQ] ERROR: detach_desc: Invalid head_idx %u (queue size %u), cannot free descriptors\n",
                       head_idx, vrq->vring.num);
#endif
        return; /* Don't increment desc_avail if we can't actually free the descriptors */
    }
    
    /* First, collect all descriptor indices in the chain */
    descs_to_clear[desc_count++] = head_idx;
    vq_info->desc_count--;
    
    /* Traverse the chain to find all descriptors */
    while (desc->flags & VRING_DESC_F_NEXT && vq_info->desc_count > 0) {
        idx = desc->next;
        if (idx >= vrq->vring.num && idx != VIRTQUEUE_MAX_SIZE) {
#ifdef ENABLE_LOGGING
            console_printf("[VQ] ERROR: Invalid next index %u in chain during detach\n", idx);
#endif
            break;
        }
        desc = &vrq->vring.desc[idx];
        descs_to_clear[desc_count++] = idx;
        vq_info->desc_count--;
    }

    /* Verify we traversed the entire chain */
    if (vq_info->desc_count != 0) {
#ifdef ENABLE_LOGGING
        console_printf("[VQ] WARNING: detach_desc: desc_count mismatch! Expected 0, got %u (chain had %u descriptors)\n",
                       vq_info->desc_count, desc_count);
#endif
    }
    UK_ASSERT(desc_count <= 256); /* Sanity check */

    /* CRITICAL: Validate all descriptor indices before using them */
    __u16 valid_desc_count = 0;
    for (i = 0; i < desc_count; i++) {
        if (unlikely(descs_to_clear[i] >= vrq->vring.num)) {
#ifdef ENABLE_LOGGING
            console_printf("[VQ] ERROR: detach_desc: Invalid descriptor index %u in chain (queue size %u)\n",
                           descs_to_clear[i], vrq->vring.num);
#endif
            /* Skip invalid descriptors - don't try to free them */
            continue;
        }
        valid_desc_count++;
    }
    
    /* If no valid descriptors, can't add to free list */
    if (valid_desc_count == 0) {
#ifdef ENABLE_LOGGING
        console_printf("[VQ] ERROR: detach_desc: No valid descriptors in chain (head_idx=%u)\n", head_idx);
#endif
        return;
    }
    
    /* CRITICAL: Now clear all valid descriptors in the chain */
    /* This prevents QEMU from seeing stale INDIRECT flags when descriptors are reused */
    /* We must clear flags, addr, and len to ensure clean state */
    for (i = 0; i < desc_count; i++) {
        if (descs_to_clear[i] >= vrq->vring.num) continue; /* Skip invalid */
        desc = &vrq->vring.desc[descs_to_clear[i]];
        desc->flags = 0;
        desc->addr = 0;
        desc->len = 0;
    }
    /* Memory barrier to ensure all clears are visible */
    asm volatile("mfence" ::: "memory");

    /* Find the last valid descriptor in the chain to link */
    __u16 last_valid_idx = head_idx;
    for (i = desc_count - 1; i >= 0; i--) {
        if (descs_to_clear[i] < vrq->vring.num) {
            last_valid_idx = descs_to_clear[i];
            break;
        }
    }
    
    /* Validate the last descriptor index */
    if (unlikely(last_valid_idx >= vrq->vring.num)) {
#ifdef ENABLE_LOGGING
        console_printf("[VQ] ERROR: detach_desc: No valid descriptor in chain to link (head_idx=%u)\n", head_idx);
#endif
        return;
    }
    
    /* Validate head_free_desc before using it */
    /* VIRTQUEUE_MAX_SIZE (32768) means end of free list */
    __u16 next_free = vrq->head_free_desc;
    if (unlikely(next_free >= vrq->vring.num && next_free != VIRTQUEUE_MAX_SIZE)) {
#ifdef ENABLE_LOGGING
        console_printf("[VQ] ERROR: detach_desc: head_free_desc is corrupted (%u), resetting to VIRTQUEUE_MAX_SIZE\n",
                       vrq->head_free_desc);
#endif
        next_free = VIRTQUEUE_MAX_SIZE; /* End of list marker */
    }
    
    /* Link the chain back to free list (use the last descriptor) */
    desc = &vrq->vring.desc[last_valid_idx];
    desc->next = (next_free == VIRTQUEUE_MAX_SIZE) ? VIRTQUEUE_MAX_SIZE : next_free;
    vrq->head_free_desc = head_idx;
    
    /* CRITICAL: Only increment desc_avail AFTER successfully adding to free list */
    /* Use the actual number of valid descriptors we freed */
    vrq->desc_avail += valid_desc_count;
#ifdef ENABLE_LOGGING
    console_printf("[VQ] detach_desc: head_idx=%u, desc_count=%u (valid=%u), desc_avail: %u -> %u\n",
                   head_idx, desc_count_to_add, valid_desc_count, desc_count_before, vrq->desc_avail);
#endif
    
    /* Final memory barrier */
    asm volatile("mfence" ::: "memory");
}

static int virtqueue_notify_enabled(struct virtqueue *vq)
{
    struct virtqueue_vring *vrq;
    __u16 old, new;

    UK_ASSERT(vq);
    vrq = to_virtqueue_vring(vq);
    if (vrq->uses_event_idx) {
        new = vrq->vring.avail->idx;
        old = vrq->last_notified_idx;
        return vring_need_event(vring_avail_event(&vrq->vring), new, old);
    }
    return ((vrq->vring.used->flags & VRING_USED_F_NO_NOTIFY) == 0);
}

void virtqueue_host_notify(struct virtqueue *vq)
{
    struct virtqueue_vring *vrq;

    UK_ASSERT(vq);
    vrq = to_virtqueue_vring(vq);

    /* CRITICAL: Memory barrier before notification */
    /* According to virtio spec 2.6.5: "After this the driver performs a memory barrier, */
    /* then notifies the device of the new available descriptors." */
    /* This ensures all available ring updates are visible before QEMU checks */
    asm volatile("mfence" ::: "memory");

    /* CRITICAL: Verify available ring is visible and correct before notifying QEMU */
    /* In legacy PCI mode, QEMU reads the available ring from descriptor table address */
    /* We must ensure the available ring index is visible to QEMU before notification */
    if (vrq && vrq->vring.avail) {
        volatile __u16 *avail_idx_ptr = (volatile __u16 *)&vrq->vring.avail->idx;
        __u16 avail_idx = *avail_idx_ptr;
        
        /* Force a read-back of the available index to ensure it's in memory */
        asm volatile("mfence" ::: "memory");
        avail_idx = *avail_idx_ptr;  /* Read again after barrier */
        
        /* Verify descriptor table address matches what QEMU will read from PFN */
        uintptr_t desc_addr = (uintptr_t)vrq->vring.desc;
        uintptr_t avail_addr = (uintptr_t)vrq->vring.avail;
        uint32_t avail_offset = (uint32_t)(avail_addr - desc_addr);
        
        /* Log diagnostic information before notification (only for first few notifications) */
        static __u32 notify_pre_check_count = 0;
        if (++notify_pre_check_count <= 3 || (notify_pre_check_count % 100 == 0)) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] host_notify PRE-CHECK: avail_idx=");
#endif
            /* Convert avail_idx to string */
#ifdef ENABLE_LOGGING
            if (avail_idx == 0) {
                console_puts_serial("0");
            } else {
                char idx_str[16];
                char tmp[16];
                memset(idx_str, 0, sizeof(idx_str));
                uint32_t idx_val = avail_idx;
                int pos = 0;
                int j = 0;
                while (idx_val > 0) {
                    tmp[j++] = '0' + (idx_val % 10);
                    idx_val /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    idx_str[pos++] = tmp[k];
                }
                idx_str[pos] = '\0';
                console_puts_serial(idx_str);
            }
            console_puts_serial(", desc_addr=0x");
#endif
            /* Convert desc_addr to hex */
#ifdef ENABLE_LOGGING
            char hex_str[32];
            uint64_t val = desc_addr;
            int pos = 0;
            for (int i = 15; i >= 0; i--) {
                uint8_t nibble = (val >> (i * 4)) & 0xF;
                hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
            }
            hex_str[pos] = '\0';
            console_puts_serial(hex_str);
            console_puts_serial(", avail_offset=0x");
            /* Convert avail_offset to hex */
            if (avail_offset == 0) {
                console_puts_serial("0");
            } else {
                char hex_str2[16];
                val = avail_offset;
                pos = 0;
                for (int i = 7; i >= 0; i--) {
                    uint8_t nibble = (val >> (i * 4)) & 0xF;
                    hex_str2[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                }
                hex_str2[pos] = '\0';
                console_puts_serial(hex_str2);
            }
            console_puts_serial("\n");
            
            if (avail_idx == 0) {
                console_puts_serial("[VQ] WARNING: Available index is 0 - QEMU will see no buffers!\n");
            }
#endif
        }
    }
    
    /* Final memory barrier to ensure all ring updates are visible to QEMU */
    asm volatile("mfence" ::: "memory");

    /* Always notify if we have a notify function */
    /* For RX queues, QEMU needs to know about buffers immediately */
    if (vq->vq_notify_host) {
        /* Update last_notified_idx to track what we've notified about */
        /* This is used by virtqueue_notify_enabled for optimization */
        vrq->last_notified_idx = vrq->vring.avail->idx;
        
        /* Send notification to QEMU */
        /* According to virtio spec, this writes to QueueNotify register */
        vq->vq_notify_host(vq->vdev, vq->queue_id);
        
        /* Memory barrier after notification to ensure it's complete */
        asm volatile("mfence" ::: "memory");
        
        /* CRITICAL DIAGNOSTIC: Verify what QEMU would read from available ring */
        /* In legacy PCI mode, QEMU uses PFN to get descriptor table, then calculates available ring */
        /* Available ring = descriptor_table + (num_descriptors * sizeof(vring_desc)) */
        /* Let's verify the available ring is at the expected location and has correct index */
        if (vrq && vrq->vring.desc && vrq->vring.avail) {
            uintptr_t desc_addr = (uintptr_t)vrq->vring.desc;
            uintptr_t avail_addr = (uintptr_t)vrq->vring.avail;
            uint32_t expected_avail_offset = vrq->vring.num * 16; /* sizeof(vring_desc) = 16 */
            uint32_t actual_avail_offset = (uint32_t)(avail_addr - desc_addr);
            volatile __u16 *avail_idx_ptr = (volatile __u16 *)&vrq->vring.avail->idx;
            __u16 avail_idx = *avail_idx_ptr;
            
            /* Log this diagnostic periodically (first 3 times, then every 100) */
            static __u32 qemu_read_check_count = 0;
            if (++qemu_read_check_count <= 3 || (qemu_read_check_count % 100 == 0)) {
#ifdef ENABLE_LOGGING
                console_puts_serial("[VQ] QEMU read check: desc=0x");
#endif
                /* Convert desc_addr to hex */
#ifdef ENABLE_LOGGING
                char hex_str[32];
                uint64_t val = desc_addr;
                int pos = 0;
                for (int i = 15; i >= 0; i--) {
                    uint8_t nibble = (val >> (i * 4)) & 0xF;
                    hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                }
                hex_str[pos] = '\0';
                console_puts_serial(hex_str);
                console_puts_serial(", avail=0x");
                val = avail_addr;
                pos = 0;
                for (int i = 15; i >= 0; i--) {
                    uint8_t nibble = (val >> (i * 4)) & 0xF;
                    hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                }
                hex_str[pos] = '\0';
                console_puts_serial(hex_str);
                console_puts_serial(", expected_offset=0x");
                val = expected_avail_offset;
                pos = 0;
                for (int i = 7; i >= 0; i--) {
                    uint8_t nibble = (val >> (i * 4)) & 0xF;
                    hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                }
                hex_str[pos] = '\0';
                console_puts_serial(hex_str);
                console_puts_serial(", actual_offset=0x");
                val = actual_avail_offset;
                pos = 0;
                for (int i = 7; i >= 0; i--) {
                    uint8_t nibble = (val >> (i * 4)) & 0xF;
                    hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                }
                hex_str[pos] = '\0';
                console_puts_serial(hex_str);
                console_puts_serial(", avail_idx=");
                /* Convert avail_idx */
                if (avail_idx == 0) {
                    console_puts_serial("0");
                } else {
                    char idx_str[16];
                    char tmp[16];
                    memset(idx_str, 0, sizeof(idx_str));
                    uint32_t idx_val = avail_idx;
                    pos = 0;
                    int j = 0;
                    while (idx_val > 0) {
                        tmp[j++] = '0' + (idx_val % 10);
                        idx_val /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        idx_str[pos++] = tmp[k];
                    }
                    idx_str[pos] = '\0';
                    console_puts_serial(idx_str);
                }
                console_puts_serial("\n");
                
                if (actual_avail_offset != expected_avail_offset) {
                    console_puts_serial("[VQ] WARNING: Available ring offset mismatch! QEMU may calculate wrong address!\n");
                }
                
                /* Calculate what QEMU would read: PFN * 4096 + expected_offset */
                /* These variables are needed outside the logging block for the if statement at line 686 */
                uint32_t pfn = (uint32_t)(desc_addr >> 12);
                uintptr_t qemu_desc_addr = (uintptr_t)pfn * 4096;
                uintptr_t qemu_avail_addr = qemu_desc_addr + expected_avail_offset;
#ifdef ENABLE_LOGGING
                console_puts_serial("[VQ] QEMU would read: PFN=0x");
                val = pfn;
                pos = 0;
                for (int i = 7; i >= 0; i--) {
                    uint8_t nibble = (val >> (i * 4)) & 0xF;
                    hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                }
                hex_str[pos] = '\0';
                console_puts_serial(hex_str);
                console_puts_serial(", desc_addr_calc=0x");
                val = qemu_desc_addr;
                pos = 0;
                for (int i = 15; i >= 0; i--) {
                    uint8_t nibble = (val >> (i * 4)) & 0xF;
                    hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                }
                hex_str[pos] = '\0';
                console_puts_serial(hex_str);
                console_puts_serial(", avail_addr_calc=0x");
                val = qemu_avail_addr;
                pos = 0;
                for (int i = 15; i >= 0; i--) {
                    uint8_t nibble = (val >> (i * 4)) & 0xF;
                    hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                }
                hex_str[pos] = '\0';
                console_puts_serial(hex_str);
                console_puts_serial("\n");
#endif
                
                /* CRITICAL: Verify first few descriptors that QEMU would read */
                /* QEMU reads descriptors starting from descriptor_table address */
                /* If descriptors are invalid, QEMU won't process them */
                /* Always check this for RX queue (queue_id 0) to diagnose why QEMU isn't processing */
                if (qemu_desc_addr == desc_addr && vrq->vring.desc && avail_idx > 0) {
                    /* Check first descriptor in available ring */
                    /* For RX queue (queue_id 0), always show this diagnostic */
                    /* For other queues, show first few times */
                    if (vq->queue_id == 0 || qemu_read_check_count <= 5) {
                        __u16 first_desc_idx = vrq->vring.avail->ring[0];
                        if (first_desc_idx < vrq->vring.num) {
                            struct vring_desc *first_desc = &vrq->vring.desc[first_desc_idx];
#ifdef ENABLE_LOGGING
                            console_puts_serial("[VQ] First available descriptor: idx=");
#endif
                            /* Convert first_desc_idx */
#ifdef ENABLE_LOGGING
                            if (first_desc_idx == 0) {
                                console_puts_serial("0");
                            } else {
                                char idx_str[16];
                                char tmp[16];
                                memset(idx_str, 0, sizeof(idx_str));
                                uint32_t idx_val = first_desc_idx;
                                int pos = 0;
                                int j = 0;
                                while (idx_val > 0) {
                                    tmp[j++] = '0' + (idx_val % 10);
                                    idx_val /= 10;
                                }
                                for (int k = j - 1; k >= 0; k--) {
                                    idx_str[pos++] = tmp[k];
                                }
                                idx_str[pos] = '\0';
                                console_puts_serial(idx_str);
                            }
                            console_puts_serial(", addr=0x");
#endif
                            /* Convert first_desc->addr to hex */
#ifdef ENABLE_LOGGING
                            uint64_t desc_addr_val = first_desc->addr;
                            char addr_hex[32];
                            memset(addr_hex, 0, sizeof(addr_hex));
                            val = desc_addr_val;
                            pos = 0;
                            int started = 0;
                            for (int i = 15; i >= 0; i--) {
                                uint8_t nibble = (val >> (i * 4)) & 0xF;
                                if (nibble != 0 || started || i == 0) {
                                    addr_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                                    started = 1;
                                }
                            }
                            if (pos == 0) {
                                addr_hex[pos++] = '0';
                            }
                            addr_hex[pos] = '\0';
                            console_puts_serial(addr_hex);
                            console_puts_serial(", len=");
                            /* Convert first_desc->len */
                            if (first_desc->len == 0) {
                                console_puts_serial("0");
                            } else {
                                char len_str[16];
                                char tmp[16];
                                memset(len_str, 0, sizeof(len_str));
                                uint32_t len_val = first_desc->len;
                                pos = 0;
                                int j = 0;
                                while (len_val > 0) {
                                    tmp[j++] = '0' + (len_val % 10);
                                    len_val /= 10;
                                }
                                for (int k = j - 1; k >= 0; k--) {
                                    len_str[pos++] = tmp[k];
                                }
                                len_str[pos] = '\0';
                                console_puts_serial(len_str);
                            }
                            console_puts_serial(", flags=0x");
                            /* Convert flags to hex */
                            uint16_t flags_val = first_desc->flags;
                            char flags_hex[8];
                            memset(flags_hex, 0, sizeof(flags_hex));
                            val = flags_val;
                            pos = 0;
                            for (int i = 3; i >= 0; i--) {
                                uint8_t nibble = (val >> (i * 4)) & 0xF;
                                flags_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                            }
                            flags_hex[pos] = '\0';
                            console_puts_serial(flags_hex);
                            console_puts_serial("\n");
                            
                            if (first_desc->addr == 0 || first_desc->len == 0) {
                                console_puts_serial("[VQ] WARNING: First descriptor has zero addr or len! QEMU may reject it!\n");
                            }
                            if (first_desc->flags & VRING_DESC_F_INDIRECT) {
                                console_puts_serial("[VQ] CRITICAL ERROR: First descriptor has INDIRECT flag! QEMU will error!\n");
                            }
#endif
                        }
                    }
                }
                
                if (qemu_desc_addr != desc_addr) {
#ifdef ENABLE_LOGGING
                    console_puts_serial("[VQ] CRITICAL: QEMU descriptor address mismatch! QEMU will read from wrong address!\n");
                    console_puts_serial("[VQ]   Actual desc: 0x");
                    val = desc_addr;
                    pos = 0;
                    for (int i = 15; i >= 0; i--) {
                        uint8_t nibble = (val >> (i * 4)) & 0xF;
                        hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                    }
                    hex_str[pos] = '\0';
                    console_puts_serial(hex_str);
                    console_puts_serial(", QEMU reads: 0x");
                    val = qemu_desc_addr;
                    pos = 0;
                    for (int i = 15; i >= 0; i--) {
                        uint8_t nibble = (val >> (i * 4)) & 0xF;
                        hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                    }
                    hex_str[pos] = '\0';
                    console_puts_serial(hex_str);
                    console_puts_serial(" (error: 0x");
                    val = desc_addr - qemu_desc_addr;
                    pos = 0;
                    for (int i = 7; i >= 0; i--) {
                        uint8_t nibble = (val >> (i * 4)) & 0xF;
                        hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                    }
                    hex_str[pos] = '\0';
                    console_puts_serial(hex_str);
                    console_puts_serial(" bytes)\n");
#endif
                }
#endif
            }
        }
    }
}

static inline int virtqueue_buffer_enqueue_segments(
        struct virtqueue_vring *vrq,
        __u16 head, struct uk_sglist *sg, __u16 read_bufs,
        __u16 write_bufs)
{
    int i = 0, total_desc = 0;
    struct uk_sglist_seg *segs;
    __u16 idx = 0;

    total_desc = read_bufs + write_bufs;

    for (i = 0, idx = head; i < total_desc; i++) {
        segs = &sg->sg_segs[i];
        
        /* CRITICAL: Validate buffer length - zero-sized buffers are not allowed */
        if (unlikely(segs->sg_len == 0)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("virtqueue: Zero-sized buffer segment %d not allowed (addr=%p)\n",
                      i, segs->sg_base);
#endif
            return -EINVAL;
        }
        
        /* CRITICAL: Read next descriptor index from free list FIRST, before any modifications */
        /* The free list uses the 'next' field to chain unused descriptors */
        /* We must read this BEFORE we modify any fields of the current descriptor */
        __u16 next_idx = vrq->vring.desc[idx].next;
        
        /* CRITICAL: Validate next index from free list */
        /* If it's invalid, the free list is corrupted - try to recover */
        if (unlikely(next_idx >= vrq->vring.num && next_idx != VIRTQUEUE_MAX_SIZE)) {
            /* Check if this descriptor itself is corrupted */
            struct vring_desc *corrupt_desc = &vrq->vring.desc[idx];
#ifdef ENABLE_LOGGING
            console_printf("[VQ] ERROR: Invalid next descriptor index %u from free list (queue size %u, idx=%u)\n",
                           next_idx, vrq->vring.num, idx);
            console_printf("[VQ] ERROR: Corrupt descriptor state: flags=0x%x, addr=0x%llx, len=%u\n",
                           corrupt_desc->flags, (unsigned long long)corrupt_desc->addr, corrupt_desc->len);
#endif
            /* Force clean this descriptor and mark end of free list */
            corrupt_desc->flags = 0;
            corrupt_desc->addr = 0;
            corrupt_desc->len = 0;
            corrupt_desc->next = VIRTQUEUE_MAX_SIZE;
            asm volatile("mfence" ::: "memory");
            /* This is the last descriptor in the chain */
            next_idx = VIRTQUEUE_MAX_SIZE;
        }
        
        /* CRITICAL: Ensure next descriptor is clean before we use it */
        /* QEMU will read it when traversing the chain, so it must not have stale INDIRECT flags */
        if (i < total_desc - 1 && next_idx < vrq->vring.num) {
            struct vring_desc *next_desc = &vrq->vring.desc[next_idx];
            if (unlikely(next_desc->flags & VRING_DESC_F_INDIRECT)) {
#ifdef ENABLE_LOGGING
                uk_pr_err("[VQ] WARNING: Next descriptor %u has INDIRECT flag! Clearing it.\n", next_idx);
#endif
                next_desc->flags = 0;
                next_desc->addr = 0;
                next_desc->len = 0;
                asm volatile("mfence" ::: "memory");
            }
        }
        
        /* CRITICAL: Clear ALL descriptor fields first to prevent QEMU from misinterpreting them */
        /* QEMU will error with "Invalid size for indirect buffer table" if it sees INDIRECT flag */
        /* We must clear flags BEFORE setting address/length to prevent race conditions */
        /* But we've already read next_idx, so it's safe to clear fields now */
        vrq->vring.desc[idx].flags = 0;
        /* Memory barrier to ensure flags are cleared before setting other fields */
        asm volatile("mfence" ::: "memory");
        
        /* Now set address and length - flags are already cleared */
        /* CRITICAL: Validate address and length before setting */
        if (unlikely(segs->sg_base == NULL)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] ERROR: NULL sg_base for descriptor %u!\n", idx);
#endif
            return -EINVAL;
        }
        if (unlikely(segs->sg_len == 0)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] ERROR: Zero length for descriptor %u!\n", idx);
#endif
            return -EINVAL;
        }
        if (unlikely(segs->sg_len > 0xFFFFFFFF)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] ERROR: Length too large for descriptor %u: %u\n", idx, segs->sg_len);
#endif
            return -EINVAL;
        }
        
        vrq->vring.desc[idx].addr = (__u64)(uintptr_t)segs->sg_base;
        vrq->vring.desc[idx].len = (__u32)segs->sg_len;
        
        /* CRITICAL: Set the 'next' field to point to the next descriptor in our chain */
        /* QEMU uses this field to traverse the descriptor chain for this buffer */
        /* Only valid if NEXT flag is set - otherwise QEMU ignores it */
        if (i < total_desc - 1) {
            /* Set next to point to the next descriptor in our chain */
            /* Validate next_idx is valid before using it */
            if (unlikely(next_idx >= vrq->vring.num && next_idx != VIRTQUEUE_MAX_SIZE)) {
#ifdef ENABLE_LOGGING
                uk_pr_err("[VQ] ERROR: Cannot set next=%u for descriptor %u (invalid)\n", next_idx, idx);
#endif
                return -EINVAL;
            }
            vrq->vring.desc[idx].next = next_idx;
        } else {
            /* Last descriptor - NEXT flag is not set, so next field is ignored by QEMU */
            /* Clear it anyway to be safe and prevent QEMU from accidentally reading it */
            vrq->vring.desc[idx].next = 0;
        }
        
        /* CRITICAL: Verify descriptor was set correctly */
        if (unlikely(vrq->vring.desc[idx].addr == 0 || vrq->vring.desc[idx].len == 0)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] ERROR: Descriptor %u has zero addr or len after setup! addr=0x%llx, len=%u\n",
                      idx, (unsigned long long)vrq->vring.desc[idx].addr, vrq->vring.desc[idx].len);
#endif
            return -EINVAL;
        }
        
        /* Memory barrier before setting flags to ensure address/length/next are visible */
        asm volatile("mfence" ::: "memory");
        
        /* Set flags: WRITE for RX buffers (host writes to guest), NEXT for chaining */
        /* CRITICAL: Only set WRITE and NEXT flags - NEVER set INDIRECT */
        __u16 desc_flags = 0;
        if (i >= read_bufs)
            desc_flags |= VRING_DESC_F_WRITE;
        if (i < total_desc - 1)
            desc_flags |= VRING_DESC_F_NEXT;
        
        /* Verify INDIRECT flag is not accidentally set */
        if (unlikely(desc_flags & VRING_DESC_F_INDIRECT)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] ERROR - INDIRECT flag in desc_flags! This should never happen.\n");
#endif
            desc_flags &= ~VRING_DESC_F_INDIRECT;
        }
        
        /* Set flags atomically - includes NEXT flag if there's a next descriptor */
        vrq->vring.desc[idx].flags = desc_flags;
        
        /* Final memory barrier to ensure all fields are visible to QEMU */
        asm volatile("mfence" ::: "memory");
        
        /* Double-check flags after setting */
        if (unlikely(vrq->vring.desc[idx].flags & VRING_DESC_F_INDIRECT)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] ERROR - INDIRECT flag set after assignment! idx=%u, flags=0x%x\n",
                      idx, vrq->vring.desc[idx].flags);
#endif
            vrq->vring.desc[idx].flags &= ~VRING_DESC_F_INDIRECT;
            asm volatile("mfence" ::: "memory");
        }
        
        /* Debug: Log descriptor setup for first few descriptors */
        static __u32 desc_setup_count = 0;
        if (++desc_setup_count <= 10) {
#ifdef ENABLE_LOGGING
            uk_pr_info("[VQ] desc_setup: idx=%u, addr=0x%llx, len=%u, flags=0x%x, next=%u\n",
                       idx, (unsigned long long)vrq->vring.desc[idx].addr,
                       vrq->vring.desc[idx].len, vrq->vring.desc[idx].flags,
                       vrq->vring.desc[idx].next);
#endif
        }
        
        /* Move to next descriptor for next iteration */
        idx = next_idx;
    }
    
    /* Final memory barrier to ensure all descriptor writes are complete */
    /* In a VM environment, mfence should be sufficient for cache coherency */
    /* QEMU accesses guest memory through memory mappings, so barriers should work */
    asm volatile("mfence" ::: "memory");
    
    return idx;
}

int virtqueue_hasdata(struct virtqueue *vq)
{
    struct virtqueue_vring *vring;
    __u16 used_idx, last_idx;
    int has_data;

    UK_ASSERT(vq);
    vring = to_virtqueue_vring(vq);
    
    /* CRITICAL: Full memory barrier before reading used->idx (written by host/QEMU) */
    /* QEMU writes to the used ring from a different "CPU" context */
    /* We need to ensure we see QEMU's writes, not cached values */
    asm volatile("mfence" ::: "memory");
    
    /* Read both values with volatile pointers to prevent caching */
    /* Use volatile pointers to force fresh reads from memory each time */
    volatile __u16 *used_idx_ptr = (volatile __u16 *)&vring->vring.used->idx;
    volatile __u16 *last_idx_ptr = (volatile __u16 *)&vring->last_used_desc_idx;
    
    /* Force fresh reads from memory - QEMU may have just written to used->idx */
    /* Read multiple times to ensure we get the latest value */
    used_idx = *used_idx_ptr;
    /* Small delay to allow for memory propagation */
    asm volatile("" ::: "memory");
    used_idx = *used_idx_ptr; /* Read again to ensure we have latest */
    last_idx = *last_idx_ptr;
    
    /* Another barrier after reads to ensure they complete */
    asm volatile("mfence" ::: "memory");
    
    has_data = (last_idx != used_idx);
    
    /* Debug: Log when we detect data OR periodically to see the state */
    static __u32 check_count = 0;
    if (has_data || (++check_count % 1000 == 0)) {
#ifdef ENABLE_LOGGING
        /* Also check what's actually in the used ring for debugging */
        /* This helps us see if QEMU is writing entries before updating idx */
        __u16 ring_idx = last_idx & (vring->vring.num - 1);
        volatile struct vring_used_elem *check_elem = 
            (volatile struct vring_used_elem *)&vring->vring.used->ring[ring_idx];
        
        /* Read ring entry with volatile to see if QEMU wrote anything */
        __u32 check_id = check_elem->id;
        __u32 check_len = check_elem->len;
        
        uk_pr_info("[VQ] hasdata: queue_id=%u, used_idx=%u, last_idx=%u, has_data=%d, ring[%u].id=%u, ring[%u].len=%u\n",
                   vq->queue_id, used_idx, last_idx, has_data, ring_idx, check_id, check_len);
        
        /* If used_idx != last_idx but we think there's no data, check ring entry */
        if (used_idx != last_idx && !has_data) {
            uk_pr_warn("[VQ] hasdata: Index mismatch but has_data=false! used_idx=%u, last_idx=%u\n",
                       used_idx, last_idx);
        }
#endif
    }
    
    return has_data;
}

int virtqueue_buffer_dequeue(struct virtqueue *vq, void **cookie, __u32 *len)
{
    struct virtqueue_vring *vrq = NULL;
    __u16 used_idx, head_idx;
    struct vring_used_elem *elem;
    volatile __u16 *used_idx_ptr;

    UK_ASSERT(vq);
    UK_ASSERT(cookie);
    vrq = to_virtqueue_vring(vq);

    /* Full memory barrier before checking */
    asm volatile("mfence" ::: "memory");
    
    /* Force fresh read of used->idx with volatile pointer */
    used_idx_ptr = (volatile __u16 *)&vrq->vring.used->idx;
    __u16 current_used_idx = *used_idx_ptr;
    __u16 last_idx = vrq->last_used_desc_idx;
    
    /* CRITICAL DIAGNOSTIC: Log dequeue state */
#ifdef ENABLE_LOGGING
    console_printf("[VQ] dequeue: queue_id=%u, used_idx=%u, last_idx=%u, desc_avail=%u\n",
                   vq->queue_id, current_used_idx, last_idx, vrq->desc_avail);
#endif
    
    /* CRITICAL FIX: Handle wrap-around correctly */
    /* The used_idx can wrap around (it's a 16-bit counter that can exceed queue size) */
    /* We need to check if there are packets to process, accounting for wrap-around */
    /* If current_used_idx != last_idx, there are packets to process */
    /* But we also need to handle the case where used_idx wrapped but last_idx didn't */
    __u16 packets_available = 0;
    if (current_used_idx >= last_idx) {
        packets_available = current_used_idx - last_idx;
    } else {
        /* Wrap-around case: used_idx wrapped but last_idx didn't */
        /* This shouldn't happen in practice, but handle it */
        packets_available = (65536 - last_idx) + current_used_idx;
    }
    
#ifdef ENABLE_LOGGING
    console_printf("[VQ] dequeue: packets_available=%u (used_idx=%u, last_idx=%u)\n",
                   packets_available, current_used_idx, last_idx);
#endif
    
    /* Check if there's data - account for potential wrap-around */
    if (packets_available == 0) {
        /* No data according to index, but let's double-check the ring entries */
        /* Sometimes QEMU might update entries before idx, or idx might not flush */
        
        /* Try reading the next entry directly to see if it's valid */
        used_idx = last_idx & (vrq->vring.num - 1);
        elem = (struct vring_used_elem *)&vrq->vring.used->ring[used_idx];
        
        /* Read barrier before checking ring entry */
        asm volatile("mfence" ::: "memory");
        
        /* Check if this entry looks valid (has a non-zero id or len) */
        volatile __u32 *elem_id = (volatile __u32 *)&elem->id;
        volatile __u32 *elem_len = (volatile __u32 *)&elem->len;
        __u32 check_id = *elem_id;
        __u32 check_len = *elem_len;
        
        /* If entry looks valid but index hasn't updated, force a re-read */
        if (check_id != 0 || check_len != 0) {
            /* Force another read of idx in case it just updated */
            asm volatile("mfence" ::: "memory");
            current_used_idx = *used_idx_ptr;
            if (current_used_idx == last_idx) {
                /* Still no index update, but entry exists - this shouldn't happen normally */
                /* Return error to be safe */
                return -ENOMSG;
            }
        } else {
            /* No valid entry, definitely no data */
            return -ENOMSG;
        }
    }
    
    /* We have data - proceed with normal dequeue */
    /* CRITICAL: last_used_desc_idx is the index of the NEXT packet to dequeue */
    /* We use post-increment: used_idx = last_used_desc_idx, then last_used_desc_idx++ */
    used_idx = vrq->last_used_desc_idx & (vrq->vring.num - 1);
    elem = &vrq->vring.used->ring[used_idx];
    
    /* Read barrier before accessing ring data */
    asm volatile("mfence" ::: "memory");
    
    head_idx = elem->id;
    __u32 pkt_len = (len) ? elem->len : 0;
    
    /* CRITICAL: Check desc_avail before detach */
    __u16 desc_avail_before = vrq->desc_avail;
    __u16 desc_count_expected = vrq->vq_info[head_idx].desc_count;
    
    /* CRITICAL: Verify desc_count is valid */
    if (desc_count_expected == 0) {
#ifdef ENABLE_LOGGING
        console_printf("[VQ] ERROR: dequeue: head_idx=%u has desc_count=0! This descriptor was never properly enqueued!\n", head_idx);
#endif
        /* Try to recover by checking the descriptor chain manually */
        __u16 chain_len = 1;
        __u16 check_idx = head_idx;
        while (vrq->vring.desc[check_idx].flags & VRING_DESC_F_NEXT) {
            check_idx = vrq->vring.desc[check_idx].next;
            chain_len++;
            if (chain_len > 256) break; /* Prevent infinite loop */
        }
#ifdef ENABLE_LOGGING
        console_printf("[VQ] Recovered: Manual chain traversal found %u descriptors\n", chain_len);
#endif
        desc_count_expected = chain_len;
        /* Update vq_info so detach_desc can use it */
        vrq->vq_info[head_idx].desc_count = chain_len;
    }
    
    /* Debug: Log successful dequeue */
#ifdef ENABLE_LOGGING
    console_printf("[VQ] dequeue SUCCESS: queue_id=%u, used_idx=%u, head_idx=%u, len=%u, cookie=%p, desc_count=%u, desc_avail before=%u, last_idx before=%u\n",
                   vq->queue_id, used_idx, head_idx, pkt_len, vrq->vq_info[head_idx].cookie, desc_count_expected, desc_avail_before, vrq->last_used_desc_idx);
#endif
    
    if (len)
        *len = pkt_len;
    *cookie = vrq->vq_info[head_idx].cookie;
    
    /* CRITICAL: Increment last_used_desc_idx BEFORE detaching */
    /* This must happen before detach_desc to ensure we don't try to dequeue the same packet twice */
    vrq->last_used_desc_idx++;
    
    virtqueue_detach_desc(vrq, head_idx);
    vrq->vq_info[head_idx].cookie = NULL;
    
    /* CRITICAL: Verify desc_avail was incremented */
    __u16 desc_avail_after = vrq->desc_avail;
#ifdef ENABLE_LOGGING
    console_printf("[VQ] dequeue: After detach, desc_avail=%u (was %u, expected +%u), last_idx=%u\n",
                   desc_avail_after, desc_avail_before, desc_count_expected, vrq->last_used_desc_idx);
    
    if (desc_avail_after != desc_avail_before + desc_count_expected) {
        console_printf("[VQ] ERROR: desc_avail mismatch! Expected %u, got %u (before=%u, desc_count=%u)\n",
                       desc_avail_before + desc_count_expected, desc_avail_after, desc_avail_before, desc_count_expected);
    }
#endif
    
    return (vrq->vring.num - vrq->desc_avail);
}

int virtqueue_buffer_enqueue(struct virtqueue *vq, void *cookie,
                             struct uk_sglist *sg, __u16 read_bufs,
                             __u16 write_bufs)
{
    __u32 total_desc = 0;
    __u16 head_idx = 0, idx = 0;
    struct virtqueue_vring *vrq = NULL;

    UK_ASSERT(vq);
    vrq = to_virtqueue_vring(vq);
    total_desc = read_bufs + write_bufs;
    
    if (unlikely(total_desc < 1 || total_desc > vrq->vring.num)) {
#ifdef ENABLE_LOGGING
        uk_pr_err("%u invalid number of descriptor\n", total_desc);
#endif
        return -EINVAL;
    } else if (vrq->desc_avail < total_desc) {
        return -ENOSPC;
    }
    
    head_idx = vrq->head_free_desc;
    
    /* CRITICAL: Check if free list is empty (VIRTQUEUE_MAX_SIZE = 32768 = end marker) */
    if (unlikely(head_idx == VIRTQUEUE_MAX_SIZE)) {
        /* Free list is empty, but desc_avail might say otherwise - they're out of sync */
#ifdef ENABLE_LOGGING
        console_printf("[VQ] ERROR: Free descriptor list is empty (head_free_desc=%u), but desc_avail=%u\n",
                       head_idx, vrq->desc_avail);
#endif
        
        /* CRITICAL RECOVERY: If desc_avail > 0 but free list is empty, desc_avail is wrong */
        /* The free list is the source of truth - if it's empty, we have no free descriptors */
        /* Reset desc_avail to match reality (0) */
        if (vrq->desc_avail > 0) {
#ifdef ENABLE_LOGGING
            console_printf("[VQ] RECOVERY: Free list empty but desc_avail=%u, resetting desc_avail to 0\n",
                           vrq->desc_avail);
#endif
            vrq->desc_avail = 0;
        }
        
        /* No free descriptors available */
        return -ENOSPC;
    }
    
    /* CRITICAL: Validate head_idx before using it */
    /* If head_idx is invalid (but not the end marker), we have corruption */
    if (unlikely(head_idx >= vrq->vring.num)) {
#ifdef ENABLE_LOGGING
        uk_pr_err("virtqueue: Invalid head_free_desc %u (queue size %u)\n",
                  head_idx, vrq->vring.num);
#endif
        /* CRITICAL RECOVERY: Try to rebuild the free list by scanning for free descriptors */
#ifdef ENABLE_LOGGING
        console_printf("[VQ] RECOVERY: Attempting to rebuild free descriptor list...\n");
#endif
        /* Mark all descriptors as potentially free and rebuild the list */
        __u16 free_count = 0;
        __u16 prev_free = VIRTQUEUE_MAX_SIZE; /* End marker */
        for (__u16 scan_idx = 0; scan_idx < vrq->vring.num; scan_idx++) {
            /* A descriptor is free if it's not in use (we can't perfectly detect this, */
            /* but we can check if it's not part of an active chain by checking vq_info) */
            /* For now, just try to find descriptors that look free */
            struct vring_desc *scan_desc = &vrq->vring.desc[scan_idx];
            if (scan_desc->flags == 0 && scan_desc->addr == 0 && scan_desc->len == 0) {
                /* This descriptor looks free - add it to the free list */
                if (prev_free == VIRTQUEUE_MAX_SIZE) {
                    /* First free descriptor */
                    head_idx = scan_idx;
                    prev_free = scan_idx;
                } else {
                    /* Link to previous free descriptor */
                    vrq->vring.desc[prev_free].next = scan_idx;
                    prev_free = scan_idx;
                }
                free_count++;
            }
        }
        if (prev_free != VIRTQUEUE_MAX_SIZE) {
            vrq->vring.desc[prev_free].next = VIRTQUEUE_MAX_SIZE; /* End marker */
        }
        vrq->head_free_desc = (free_count > 0) ? head_idx : VIRTQUEUE_MAX_SIZE;
        vrq->desc_avail = free_count;
#ifdef ENABLE_LOGGING
        console_printf("[VQ] RECOVERY: Rebuilt free list with %u descriptors, head=%u\n",
                       free_count, vrq->head_free_desc);
#endif
        
        /* Validate again after recovery */
        if (unlikely(vrq->head_free_desc >= vrq->vring.num && vrq->head_free_desc != VIRTQUEUE_MAX_SIZE)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("virtqueue: Recovery failed, head_free_desc still invalid (%u)\n",
                      vrq->head_free_desc);
#endif
            return -EINVAL;
        }
        if (vrq->head_free_desc == VIRTQUEUE_MAX_SIZE) {
            return -ENOSPC; /* No free descriptors found */
        }
        head_idx = vrq->head_free_desc;
    }
    
    /* CRITICAL: Ensure descriptor is completely clean before using it */
    /* Even though it should have been cleared when returned to free list, */
    /* we need to ensure it's clean to prevent QEMU from seeing stale INDIRECT flags */
    /* Also validate that addr/len/next are reasonable values */
    {
        struct vring_desc *desc_check = &vrq->vring.desc[head_idx];
        
        /* Check for any corruption or stale data */
        if (unlikely(desc_check->flags & VRING_DESC_F_INDIRECT) ||
            desc_check->addr != 0 || desc_check->len != 0) {
#ifdef ENABLE_LOGGING
            console_printf("[VQ] WARNING: Descriptor %u from free list is not clean! flags=0x%x, addr=0x%llx, len=%u, next=%u\n",
                           head_idx, desc_check->flags, (unsigned long long)desc_check->addr,
                           desc_check->len, desc_check->next);
#endif
            /* Force clean the descriptor */
            desc_check->flags = 0;
            desc_check->addr = 0;
            desc_check->len = 0;
            /* Validate next field - should be either a valid index or VIRTQUEUE_MAX_SIZE */
            if (desc_check->next >= vrq->vring.num && desc_check->next != VIRTQUEUE_MAX_SIZE) {
#ifdef ENABLE_LOGGING
                console_printf("[VQ] ERROR: Descriptor %u has invalid next=%u, resetting to VIRTQUEUE_MAX_SIZE\n",
                               head_idx, desc_check->next);
#endif
                desc_check->next = VIRTQUEUE_MAX_SIZE;
            }
            asm volatile("mfence" ::: "memory");
        }
    }
    
    UK_ASSERT(cookie);
    vrq->vq_info[head_idx].cookie = cookie;
    vrq->vq_info[head_idx].desc_count = total_desc;

    idx = virtqueue_buffer_enqueue_segments(vrq, head_idx, sg,
            read_bufs, write_bufs);
    
    /* Validate idx after enqueue */
    if (unlikely(idx >= vrq->vring.num && idx != VIRTQUEUE_MAX_SIZE)) {
#ifdef ENABLE_LOGGING
        uk_pr_err("virtqueue: Invalid next descriptor index %u (queue size %u)\n",
                  idx, vrq->vring.num);
#endif
        return -EINVAL;
    }
    
    vrq->head_free_desc = idx;
    vrq->desc_avail -= total_desc;

    /* CRITICAL: Verify entire descriptor chain is properly set up before making it visible to QEMU */
    /* QEMU will read the entire chain, so all descriptors must be valid */
    __u16 check_idx = head_idx;
    __u16 chain_count = 0;
    int check_i;
    for (check_i = 0; check_i < total_desc && chain_count < total_desc; check_i++) {
        struct vring_desc *check_desc = &vrq->vring.desc[check_idx];
        
        /* Verify descriptor is valid */
        if (unlikely(check_desc->flags & VRING_DESC_F_INDIRECT)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] ERROR: Descriptor %u in chain has INDIRECT flag set! flags=0x%x\n",
                      check_idx, check_desc->flags);
#endif
            check_desc->flags &= ~VRING_DESC_F_INDIRECT;
            asm volatile("mfence" ::: "memory");
        }
        
        if (unlikely(check_desc->len == 0)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] ERROR: Descriptor %u in chain has zero length!\n", check_idx);
#endif
        }
        
        if (unlikely(check_desc->addr == 0)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] ERROR: Descriptor %u in chain has zero address!\n", check_idx);
#endif
        }
        
        chain_count++;
        if (check_desc->flags & VRING_DESC_F_NEXT) {
            check_idx = check_desc->next;
            if (unlikely(check_idx >= vrq->vring.num && check_idx != VIRTQUEUE_MAX_SIZE)) {
#ifdef ENABLE_LOGGING
                uk_pr_err("[VQ] ERROR: Invalid next index %u in descriptor chain!\n", check_idx);
#endif
                break;
            }
        } else {
            break; /* End of chain */
        }
    }
    
    if (unlikely(chain_count != total_desc)) {
#ifdef ENABLE_LOGGING
        uk_pr_err("[VQ] ERROR: Descriptor chain length mismatch! Expected %u, found %u\n",
                  total_desc, chain_count);
#endif
    }
    
    /* Memory barrier to ensure all descriptor writes are visible before updating available ring */
    /* In a VM environment, memory barriers should be sufficient for cache coherency */
    /* QEMU accesses guest memory through memory mappings that should respect barriers */
    asm volatile("mfence" ::: "memory");
    
    /* Debug: Dump actual descriptor values that QEMU will see */
    /* CRITICAL: Validate descriptors before dumping - if they're corrupted, QEMU will crash */
#ifdef ENABLE_LOGGING
    if (write_bufs > 0) {
        uk_pr_info("[VQ] Descriptor chain dump (QEMU will read these):\n");
        check_idx = head_idx;
        for (check_i = 0; check_i < chain_count && check_i < 5; check_i++) {
            struct vring_desc *check_desc = &vrq->vring.desc[check_idx];
            
            /* CRITICAL: Validate descriptor before dumping */
            if (unlikely(check_desc->addr == 0)) {
                uk_pr_err("[VQ] CRITICAL ERROR: desc[%u] has zero address! This will cause QEMU to crash!\n", check_idx);
            }
            if (unlikely(check_desc->len == 0)) {
                uk_pr_err("[VQ] CRITICAL ERROR: desc[%u] has zero length! This will cause QEMU to crash!\n", check_idx);
            }
            if (unlikely(check_desc->len > 0x1000000)) { /* 16MB max reasonable size */
                uk_pr_err("[VQ] CRITICAL ERROR: desc[%u] has invalid length %u! This will cause QEMU to crash!\n",
                          check_idx, check_desc->len);
            }
            if (unlikely(check_desc->flags & VRING_DESC_F_INDIRECT)) {
                uk_pr_err("[VQ] CRITICAL ERROR: desc[%u] has INDIRECT flag! This will cause QEMU to crash!\n", check_idx);
            }
            if (check_desc->flags & VRING_DESC_F_NEXT) {
                if (unlikely(check_desc->next >= vrq->vring.num && check_desc->next != VIRTQUEUE_MAX_SIZE)) {
                    uk_pr_err("[VQ] CRITICAL ERROR: desc[%u] has invalid next=%u (queue size %u)! This will cause QEMU to crash!\n",
                              check_idx, check_desc->next, vrq->vring.num);
                }
            }
            
            uk_pr_info("[VQ]   desc[%u]: addr=0x%llx, len=%u, flags=0x%x, next=%u\n",
                       check_idx, (unsigned long long)check_desc->addr,
                       check_desc->len, check_desc->flags, check_desc->next);
            if (check_desc->flags & VRING_DESC_F_NEXT) {
                check_idx = check_desc->next;
                if (check_idx >= vrq->vring.num && check_idx != VIRTQUEUE_MAX_SIZE) {
                    uk_pr_err("[VQ] ERROR: Invalid next index %u in dump, stopping\n", check_idx);
                    break;
                }
            } else {
                break;
            }
        }
    }
#endif
    
    /* CRITICAL: Final validation before making descriptors visible to QEMU */
    /* If descriptors are corrupted here, QEMU will crash */
    check_idx = head_idx;
    for (check_i = 0; check_i < total_desc; check_i++) {
        struct vring_desc *final_check = &vrq->vring.desc[check_idx];
        
        if (unlikely(final_check->addr == 0)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] CRITICAL: desc[%u] has zero addr before notify! Aborting enqueue.\n", check_idx);
#endif
            return -EINVAL;
        }
        if (unlikely(final_check->len == 0)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] CRITICAL: desc[%u] has zero len before notify! Aborting enqueue.\n", check_idx);
#endif
            return -EINVAL;
        }
        if (unlikely(final_check->len > 0x1000000)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] CRITICAL: desc[%u] has invalid len %u before notify! Aborting enqueue.\n",
                      check_idx, final_check->len);
#endif
            return -EINVAL;
        }
        if (unlikely(final_check->flags & VRING_DESC_F_INDIRECT)) {
#ifdef ENABLE_LOGGING
            uk_pr_err("[VQ] CRITICAL: desc[%u] has INDIRECT flag before notify! Aborting enqueue.\n", check_idx);
#endif
            return -EINVAL;
        }
        if (final_check->flags & VRING_DESC_F_NEXT) {
            if (unlikely(final_check->next >= vrq->vring.num && final_check->next != VIRTQUEUE_MAX_SIZE)) {
#ifdef ENABLE_LOGGING
                uk_pr_err("[VQ] CRITICAL: desc[%u] has invalid next=%u before notify! Aborting enqueue.\n",
                          check_idx, final_check->next);
#endif
                return -EINVAL;
            }
            check_idx = final_check->next;
        } else {
            break;
        }
    }
    
    /* Now update available ring - all descriptors in chain are fully set up and flushed */
    virtqueue_ring_update_avail(vrq, head_idx);
    
    /* Debug: Log buffer enqueue */
    static __u32 enqueue_count = 0;
    if (write_bufs > 0 || (++enqueue_count <= 20)) {
#ifdef ENABLE_LOGGING
        volatile __u16 *avail_idx_ptr = (volatile __u16 *)&vrq->vring.avail->idx;
        __u16 avail_idx = *avail_idx_ptr;
        uk_pr_info("[VQ] enqueue: queue_id=%u, head_idx=%u, write_bufs=%u, avail_idx=%u, desc_avail=%u, chain_len=%u\n",
                   vq->queue_id, head_idx, write_bufs, avail_idx, vrq->desc_avail, chain_count);
#endif
    }
    
    /* NOTE: For RX queues, we do NOT notify here during fillup */
    /* Notifications should be sent once after all buffers are filled */
    /* This prevents excessive notifications and ensures QEMU sees all buffers at once */
    /* The caller (virtio_netdev_rx_fillup) will handle notification after fillup */
    /* Per-buffer notifications during batch fillup can confuse QEMU */
    
    return vrq->desc_avail;
}

static void virtqueue_vring_init(struct virtqueue_vring *vrq, __u16 nr_desc,
                                 __u16 align)
{
    int i = 0;

    vring_init(&vrq->vring, nr_desc, vrq->vring_mem, align);

    vrq->desc_avail = vrq->vring.num;
    vrq->head_free_desc = 0;
    vrq->last_used_desc_idx = 0;
    
    /* CRITICAL: Initialize ALL descriptor fields to prevent QEMU from misinterpreting them */
    /* If flags are not cleared, QEMU might see VRING_DESC_F_INDIRECT and try to read indirect table */
    /* This causes "Invalid size for indirect buffer table" error */
    for (i = 0; i < nr_desc; i++) {
        vrq->vring.desc[i].addr = 0;
        vrq->vring.desc[i].len = 0;
        vrq->vring.desc[i].flags = 0;  /* CRITICAL: Clear flags to prevent INDIRECT flag */
        if (i < nr_desc - 1)
            vrq->vring.desc[i].next = i + 1;
        else
            vrq->vring.desc[i].next = VIRTQUEUE_MAX_SIZE;
    }
    
    /* CRITICAL: Initialize available ring index to 0 */
    /* QEMU reads this to know how many buffers are available */
    /* If this isn't initialized, QEMU won't see any buffers */
    if (vrq->vring.avail) {
        /* Clear the entire available ring structure to prevent QEMU from reading garbage */
        /* This is critical - QEMU might read from the ring array even if idx is 0 */
        memset((void *)vrq->vring.avail, 0, sizeof(__u16) * (3 + nr_desc));
        
        /* Explicitly set idx to 0 after clearing */
        vrq->vring.avail->idx = 0;
        vrq->vring.avail->flags = 0;
        
        /* Memory barrier to ensure initialization is visible */
        asm volatile("mfence" ::: "memory");
        
        /* Verify initialization */
        if (vrq->vring.avail->idx != 0) {
#ifdef ENABLE_LOGGING
            uk_pr_err("virtqueue: Failed to initialize available ring index (got %u)\n",
                      vrq->vring.avail->idx);
#endif
        }
    }
    
    /* CRITICAL: Initialize used ring index to 0 */
    /* This is where QEMU writes completed packet descriptors */
    /* We track this with last_used_desc_idx to detect new packets */
    if (vrq->vring.used) {
        /* Clear the entire used ring structure */
        /* QEMU will write here when packets arrive */
        memset((void *)vrq->vring.used, 0, 
               sizeof(__u16) * 3 + sizeof(struct vring_used_elem) * nr_desc);
        
        /* Explicitly set idx to 0 - QEMU will increment this when writing packets */
        vrq->vring.used->idx = 0;
        vrq->vring.used->flags = 0;
        
        /* Memory barrier to ensure initialization is visible */
        asm volatile("mfence" ::: "memory");
        
        /* Verify initialization */
        if (vrq->vring.used->idx != 0) {
#ifdef ENABLE_LOGGING
            uk_pr_err("virtqueue: Failed to initialize used ring index (got %u)\n",
                      vrq->vring.used->idx);
#endif
        }
    }
}

struct virtqueue *virtqueue_create(__u16 queue_id, __u16 nr_descs, __u16 align,
                                   virtqueue_callback_t callback,
                                   virtqueue_notify_host_t notify,
                                   struct virtio_dev *vdev, struct uk_alloc *a)
{
    struct virtqueue_vring *vrq;
    struct virtqueue *vq;
    int rc;
    __sz ring_size = 0;

    UK_ASSERT(a);

    vrq = kmalloc(sizeof(*vrq) + nr_descs * sizeof(struct virtqueue_desc_info));
    if (!vrq) {
#ifdef ENABLE_LOGGING
        uk_pr_err("Allocation of virtqueue failed\n");
#endif
        rc = -ENOMEM;
        goto err_exit;
    }

    ring_size = vring_size(nr_descs, align);
    ring_size = PAGE_ALIGN_UP(ring_size);

    /* CRITICAL: For legacy PCI mode, QEMU uses PFN (page frame number) to access descriptor table */
    /* The descriptor table MUST be page-aligned, or QEMU will read from the wrong address */
    /* QEMU calculates descriptor address as: PFN * 4096, so if descriptor isn't page-aligned, */
    /* QEMU will read from the wrong address and won't see the available ring correctly */
    extern void *kmalloc_aligned(size_t size, size_t alignment);
    vrq->vring_mem = kmalloc_aligned(ring_size, PAGE_SIZE);
    if (!vrq->vring_mem) {
        rc = -ENOMEM;
        goto err_freevq;
    }
    
    /* Verify alignment */
    if (((uintptr_t)vrq->vring_mem & (PAGE_SIZE - 1)) != 0) {
#ifdef ENABLE_LOGGING
        uk_pr_err("virtqueue: CRITICAL - vring_mem is not page-aligned! addr=0x%lx\n",
                  (unsigned long)vrq->vring_mem);
#endif
        kfree(vrq->vring_mem);
        rc = -EINVAL;
        goto err_freevq;
    }
    
    memset(vrq->vring_mem, 0, ring_size);
    
    /* Log alignment for debugging - this is critical for legacy PCI */
    /* Use console_puts_serial to ensure it appears in log */
    uintptr_t vring_addr = (uintptr_t)vrq->vring_mem;
    uint32_t pfn = (uint32_t)(vring_addr >> 12);
    int is_aligned = (vring_addr & (PAGE_SIZE - 1)) == 0;
    
#ifdef ENABLE_LOGGING
    console_puts_serial("[VQ] Allocated page-aligned vring memory: addr=0x");
#endif
    /* Convert address to hex - use proper 64-bit conversion */
    char hex_str[32];
    memset(hex_str, 0, sizeof(hex_str));
    uint64_t val = vring_addr;
    int pos = 0;
    /* Skip leading zeros, but show at least one digit */
    int started = 0;
    for (int i = 15; i >= 0; i--) {
        uint8_t nibble = (val >> (i * 4)) & 0xF;
        if (nibble != 0 || started || i == 0) {
            hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
            started = 1;
        }
    }
    if (pos == 0) {
        hex_str[pos++] = '0';
    }
    hex_str[pos] = '\0';
#ifdef ENABLE_LOGGING
    console_puts_serial(hex_str);
    console_puts_serial(", PFN=0x");
    /* Convert PFN to hex */
    if (pfn == 0) {
        console_puts_serial("0");
    } else {
        char pfn_hex[16];
        memset(pfn_hex, 0, sizeof(pfn_hex));
        val = pfn;
        pos = 0;
        started = 0;
        for (int i = 7; i >= 0; i--) {
            uint8_t nibble = (val >> (i * 4)) & 0xF;
            if (nibble != 0 || started || i == 0) {
                pfn_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                started = 1;
            }
        }
        if (pos == 0) {
            pfn_hex[pos++] = '0';
        }
        pfn_hex[pos] = '\0';
        console_puts_serial(pfn_hex);
    }
    console_puts_serial(", page_aligned=");
    console_puts_serial(is_aligned ? "YES" : "NO");
    console_puts_serial("\n");
    
    if ((vring_addr & (PAGE_SIZE - 1)) != 0) {
        console_puts_serial("[VQ] ERROR: vring_mem is NOT page-aligned! This will cause QEMU to read wrong address!\n");
    }
#endif
    
    /* CRITICAL: Initialize vq_info array to zero */
    /* This ensures desc_count and cookie start at known values */
    memset(vrq->vq_info, 0, nr_descs * sizeof(struct virtqueue_desc_info));
    
    virtqueue_vring_init(vrq, nr_descs, align);
    vrq->uses_event_idx = VIRTIO_FEATURE_HAS(vdev->features, VIRTIO_F_EVENT_IDX);
    vrq->last_notified_idx = 0;

    vq = &vrq->vq;
    vq->queue_id = queue_id;
    vq->vdev = vdev;
    vq->vq_callback = callback;
    vq->vq_notify_host = notify;
    
    /* CRITICAL: Ensure ALL descriptors are properly initialized before registering with QEMU */
    /* QEMU might read any descriptor in the table, so we must ensure they're all clean */
    /* Double-check all descriptors are clean and use mfence (not clflush - clflush doesn't work in VMs) */
    {
        int i;
        for (i = 0; i < nr_descs; i++) {
            /* CRITICAL: Force clear all fields to prevent QEMU from seeing INDIRECT flag */
            /* Even if vring_init cleared them, we must ensure they're truly zero */
            vrq->vring.desc[i].addr = 0;
            vrq->vring.desc[i].len = 0;
            vrq->vring.desc[i].flags = 0;  /* CRITICAL: Must be 0, not INDIRECT */
            /* Verify descriptor is clean */
            if (unlikely(vrq->vring.desc[i].flags & VRING_DESC_F_INDIRECT)) {
#ifdef ENABLE_LOGGING
                uk_pr_err("[VQ] ERROR: Descriptor %u STILL has INDIRECT flag after clearing! flags=0x%x\n", 
                         i, vrq->vring.desc[i].flags);
#endif
                vrq->vring.desc[i].flags = 0;
                asm volatile("mfence" ::: "memory");
            }
        }
    }
    /* CRITICAL: Full memory barrier to ensure all descriptor writes are visible to QEMU */
    /* In a VM, mfence is sufficient - clflush doesn't work correctly */
    asm volatile("mfence" ::: "memory");
    
    /* CRITICAL: For legacy PCI, DO NOT register queue here (before DRIVER_OK) */
    /* QEMU will ignore queue registration before DRIVER_OK for legacy PCI */
    /* Queue will be registered/enabled in virtio_net_start() after DRIVER_OK */
    /* For modern PCI/MMIO, registration can happen here as they handle it differently */
    extern int virtio_device_mode;
    if (virtio_device_mode != 1) {
        /* Modern PCI or MMIO mode - register queue now */
        extern void virtio_register_queue(struct virtio_dev *vdev, __u16 queue_id, 
                                          void *desc_addr, void *avail_addr, void *used_addr, __u16 queue_size);
        virtio_register_queue(vdev, queue_id, 
                              vrq->vring.desc, vrq->vring.avail, vrq->vring.used, nr_descs);
    } else {
        /* Legacy PCI mode - defer registration until after DRIVER_OK */
        /* Queue will be enabled in virtio_net_start() */
#ifdef ENABLE_LOGGING
        uk_pr_info("[VQ] Deferring queue %u registration for legacy PCI (will enable after DRIVER_OK)\n", queue_id);
#endif
    }
    
    return vq;

err_freevq:
#ifdef ENABLE_LOGGING
    uk_pr_err("Allocation of vring failed\n");
#endif
    kfree(vrq);
err_exit:
    return ERR2PTR(rc);
}

void virtqueue_destroy(struct virtqueue *vq, struct uk_alloc *a)
{
    struct virtqueue_vring *vrq;

    UK_ASSERT(vq);
    (void)a; /* Unused parameter */
    vrq = to_virtqueue_vring(vq);
    kfree(vrq->vring_mem);
    kfree(vrq);
}

int virtqueue_is_full(struct virtqueue *vq)
{
    struct virtqueue_vring *vrq;

    UK_ASSERT(vq);
    vrq = to_virtqueue_vring(vq);
    return (vrq->desc_avail == 0);
}

int virtqueue_intr_disable(struct virtqueue *vq)
{
    struct virtqueue_vring *vrq;

    UK_ASSERT(vq);
    vrq = to_virtqueue_vring(vq);

    if (vrq->uses_event_idx) {
        vring_used_event(&vrq->vring) =
            vrq->last_used_desc_idx - vrq->vring.num - 1;
        return 0;
    }
    vrq->vring.avail->flags |= (VRING_AVAIL_F_NO_INTERRUPT);
    return 0;
}

int virtqueue_intr_enable(struct virtqueue *vq)
{
    struct virtqueue_vring *vrq;
    int rc = 0;

    UK_ASSERT(vq);
    vrq = to_virtqueue_vring(vq);
    
    if (!virtqueue_hasdata(vq)) {
        if (vrq->uses_event_idx) {
            vring_used_event(&vrq->vring) = vrq->last_used_desc_idx + 0;
        } else {
            vrq->vring.avail->flags &= (~VRING_AVAIL_F_NO_INTERRUPT);
        }

        /* Memory barrier */
        asm volatile("" ::: "memory");
        
        if (virtqueue_hasdata(vq)) {
            virtqueue_intr_disable(vq);
            rc = 1;
        }
    } else {
        rc = 1;
    }
    return rc;
}

/* Virtio bus notification - implemented in virtio_bus.c */
extern uint32_t virtio_mmio_base;
extern uint32_t virtio_pci_legacy_base;
extern int virtio_device_mode;
extern int virtio_bar_is_io_space;
extern uint8_t virtio_pci_bus;
extern uint8_t virtio_pci_device;
extern uint8_t virtio_pci_function;
extern uint32_t pci_read_bar(uint8_t bus, uint8_t device, uint8_t function, uint8_t bar);

/* I/O port access functions for legacy PCI I/O space */
static inline uint16_t io_inw(uint16_t port) {
    uint16_t value;
    asm volatile("inw %1, %0" : "=a"(value) : "Nd"(port));
    return value;
}

static inline void io_outw(uint16_t port, uint16_t value) {
    asm volatile("outw %0, %1" : : "a"(value), "Nd"(port));
}

/* Proper notify function - notifies QEMU that buffers are available */
/* This is CRITICAL - QEMU will not forward packets without this notification */
static void notify_host(struct virtio_dev *vdev, __u16 queue_id) {
    (void)vdev; /* Unused parameter */
    extern uint32_t virtio_mmio_base;
    
    /* DIAGNOSTIC: Always log when notify_host is called */
    static __u32 notify_count = 0;
    notify_count++;
#ifdef ENABLE_LOGGING
    console_puts_serial("[VQ] notify_host ENTRY: queue_id=");
#endif
    /* Simple itoa for queue_id */
#ifdef ENABLE_LOGGING
    if (queue_id == 0) {
        console_puts_serial("0");
    } else {
        char qid_str[16];
        char tmp[16];
        memset(qid_str, 0, sizeof(qid_str));
        uint32_t qid_val = queue_id;
        int pos = 0;
        int j = 0;
        while (qid_val > 0) {
            tmp[j++] = '0' + (qid_val % 10);
            qid_val /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            qid_str[pos++] = tmp[k];
        }
        qid_str[pos] = '\0';
        console_puts_serial(qid_str);
    }
    console_puts_serial(", notify_count=");
    /* Convert notify_count */
    if (notify_count == 0) {
        console_puts_serial("0");
    } else {
        char cnt_str[16];
        char tmp[16];
        memset(cnt_str, 0, sizeof(cnt_str));
        uint32_t cnt_val = notify_count;
        int pos = 0;
        int j = 0;
        while (cnt_val > 0) {
            tmp[j++] = '0' + (cnt_val % 10);
            cnt_val /= 10;
        }
        for (int k = j - 1; k >= 0; k--) {
            cnt_str[pos++] = tmp[k];
        }
        cnt_str[pos] = '\0';
        console_puts_serial(cnt_str);
    }
    console_puts_serial("\n");
    
    /* Check device mode and use appropriate notification mechanism */
    console_puts_serial("[VQ] notify_host: device_mode=");
    if (virtio_device_mode == 0) {
        console_puts_serial("0 (unknown)");
    } else if (virtio_device_mode == 1) {
        console_puts_serial("1 (legacy PCI)");
    } else if (virtio_device_mode == 2) {
        console_puts_serial("2 (MMIO)");
    } else if (virtio_device_mode == 3) {
        console_puts_serial("3 (modern PCI)");
    } else {
        console_puts_serial("? (invalid)");
    }
    console_puts_serial(", mmio_base=0x");
    /* Convert virtio_mmio_base to hex string */
    if (virtio_mmio_base == 0) {
        console_puts_serial("0");
    } else {
        char hex_str[16];
        uint32_t val = virtio_mmio_base;
        int pos = 0;
        for (int i = 7; i >= 0; i--) {
            uint8_t nibble = (val >> (i * 4)) & 0xF;
            hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
        }
        hex_str[pos] = '\0';
        console_puts_serial(hex_str);
    }
    console_puts_serial(", legacy_base=0x");
    /* Convert virtio_pci_legacy_base to hex string */
    if (virtio_pci_legacy_base == 0) {
        console_puts_serial("0");
    } else {
        char hex_str[16];
        uint32_t val = virtio_pci_legacy_base;
        int pos = 0;
        for (int i = 7; i >= 0; i--) {
            uint8_t nibble = (val >> (i * 4)) & 0xF;
            hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
        }
        hex_str[pos] = '\0';
        console_puts_serial(hex_str);
    }
    console_puts_serial("\n");
#endif
    
    if (virtio_device_mode == 1) {
        /* Legacy PCI mode - use I/O ports or memory-mapped legacy registers */
        if (virtio_pci_legacy_base == 0) {
            /* Base is 0 - try to re-read BAR0 to get the correct address */
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] WARNING: Legacy PCI base is 0, attempting to re-read BAR0...\n");
#endif
            
            /* Re-read BAR0 from PCI config space */
            uint32_t bar0 = pci_read_bar(virtio_pci_bus, virtio_pci_device, virtio_pci_function, 0);
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] Re-read BAR0 = 0x");
            /* Convert bar0 to hex */
            if (bar0 == 0) {
                console_puts_serial("0");
            } else {
                char hex_str[16];
                uint32_t val = bar0;
                int pos = 0;
                for (int i = 7; i >= 0; i--) {
                    uint8_t nibble = (val >> (i * 4)) & 0xF;
                    hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                }
                hex_str[pos] = '\0';
                console_puts_serial(hex_str);
            }
            console_puts_serial("\n");
#endif
            
            if (bar0 != 0 && bar0 != 0xFFFFFFFF) {
                if ((bar0 & 0x1) == 0) {
                    /* Memory space */
                    virtio_pci_legacy_base = bar0 & ~0xF;
                    virtio_bar_is_io_space = 0;
#ifdef ENABLE_LOGGING
                    console_puts_serial("[VQ] Set legacy PCI base (memory) = 0x");
#endif
                } else {
                    /* I/O space */
                    virtio_pci_legacy_base = bar0 & ~0x3;
                    virtio_bar_is_io_space = 1;
#ifdef ENABLE_LOGGING
                    console_puts_serial("[VQ] Set legacy PCI base (I/O) = 0x");
#endif
                }
                /* Convert base to hex */
#ifdef ENABLE_LOGGING
                if (virtio_pci_legacy_base == 0) {
                    console_puts_serial("0");
                } else {
                    char hex_str[16];
                    uint32_t val = virtio_pci_legacy_base;
                    int pos = 0;
                    for (int i = 7; i >= 0; i--) {
                        uint8_t nibble = (val >> (i * 4)) & 0xF;
                        hex_str[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
                    }
                    hex_str[pos] = '\0';
                    console_puts_serial(hex_str);
                }
                console_puts_serial("\n");
#endif
            } else {
#ifdef ENABLE_LOGGING
                console_puts_serial("[VQ] ERROR: Invalid BAR0, cannot determine base address!\n");
                uk_pr_err("[VQ] notify_host: virtio_pci_legacy_base is 0 and BAR0 is invalid, cannot notify!\n");
#endif
                return;
            }
        }
        
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] notify_host: Using legacy PCI notification\n");
#endif
        
        /* Legacy PCI: Select queue first (offset 0x0E = VIRTIO_PCI_QUEUE_SEL) */
        if (virtio_bar_is_io_space) {
            uint16_t port = (uint16_t)(virtio_pci_legacy_base + 0x0E);
            io_outw(port, queue_id);
        } else {
            volatile uint16_t *queue_sel_reg = (volatile uint16_t *)(virtio_pci_legacy_base + 0x0E);
            *queue_sel_reg = queue_id;
        }
        asm volatile("mfence" ::: "memory");
        
        /* CRITICAL: For legacy PCI, verify queue is enabled (PFN != 0) before notifying */
        /* QEMU will ignore notifications if the queue isn't enabled */
        /* Use virtio_pci_legacy_read32 which handles both I/O space and memory space */
        uint32_t pfn_check = virtio_pci_legacy_read32(VIRTIO_PCI_QUEUE_PFN);
        if (pfn_check == 0) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] ERROR: Queue ");
#endif
#ifdef ENABLE_LOGGING
            if (queue_id == 0) {
                console_puts_serial("0");
            } else {
                char qid_str[16];
                char tmp[16];
                memset(qid_str, 0, sizeof(qid_str));
                uint32_t qid_val = queue_id;
                int pos = 0;
                int j = 0;
                while (qid_val > 0) {
                    tmp[j++] = '0' + (qid_val % 10);
                    qid_val /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    qid_str[pos++] = tmp[k];
                }
                qid_str[pos] = '\0';
                console_puts_serial(qid_str);
            }
            console_puts_serial(" PFN is 0 before notification! Queue not enabled!\n");
            uk_pr_warn("[VQ] notify_host: Queue %u PFN is 0, queue is not enabled. QEMU will ignore notification!\n",
                       queue_id);
#endif
            
            /* CRITICAL: Try to re-register the queue if PFN is 0 */
            /* This can happen if QEMU cleared the PFN or if registration failed */
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] Attempting to re-register queue ");
            if (queue_id == 0) {
                console_puts_serial("0");
            } else {
                char qid_str[16];
                char tmp[16];
                memset(qid_str, 0, sizeof(qid_str));
                uint32_t qid_val = queue_id;
                int pos = 0;
                int j = 0;
                while (qid_val > 0) {
                    tmp[j++] = '0' + (qid_val % 10);
                    qid_val /= 10;
                }
                for (int k = j - 1; k >= 0; k--) {
                    qid_str[pos++] = tmp[k];
                }
                qid_str[pos] = '\0';
                console_puts_serial(qid_str);
            }
            console_puts_serial("...\n");
#endif
            
            /* Get the virtqueue structure to find the descriptor addresses */
            /* This is a bit of a hack - we need to get the vq from somewhere */
            /* For now, just return - the caller should handle queue registration */
            /* TODO: Store queue registration info so we can re-register here */
            return;
        }
        
        /* Log PFN value for debugging */
        if (queue_id == 0 && notify_count <= 5) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] Queue 0 PFN check before notify: 0x");
            char pfn_hex[16];
            memset(pfn_hex, 0, sizeof(pfn_hex));
            uint32_t val = pfn_check;
            int pos = 0;
            for (int i = 7; i >= 0; i--) {
                uint8_t nibble = (val >> (i * 4)) & 0xF;
                pfn_hex[pos++] = (nibble < 10) ? ('0' + nibble) : ('a' + nibble - 10);
            }
            pfn_hex[pos] = '\0';
            console_puts_serial(pfn_hex);
            console_puts_serial(" (queue is enabled)\n");
#endif
        }
        
        /* Legacy PCI: Write queue_id to QUEUE_NOTIFY (offset 0x10 = VIRTIO_PCI_QUEUE_NOTIFY) */
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] notify_host: Writing to legacy PCI notification register...\n");
#endif
        if (virtio_bar_is_io_space) {
            uint16_t port = (uint16_t)(virtio_pci_legacy_base + 0x10);
            io_outw(port, queue_id);
        } else {
            volatile uint16_t *notify_reg = (volatile uint16_t *)(virtio_pci_legacy_base + 0x10);
            *notify_reg = queue_id;
            /* Memory barrier after write to ensure notification is visible */
            asm volatile("mfence" ::: "memory");
            /* For memory-mapped I/O, read back to ensure write completed */
            volatile __u16 verify_notify = *notify_reg;
            if (verify_notify != queue_id) {
#ifdef ENABLE_LOGGING
                console_puts_serial("[VQ] WARNING: Notification register read back mismatch! wrote=");
                /* Convert queue_id */
                if (queue_id == 0) {
                    console_puts_serial("0");
                } else {
                    char qid_str[16];
                    char tmp[16];
                    memset(qid_str, 0, sizeof(qid_str));
                    uint32_t qid_val = queue_id;
                    int pos = 0;
                    int j = 0;
                    while (qid_val > 0) {
                        tmp[j++] = '0' + (qid_val % 10);
                        qid_val /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        qid_str[pos++] = tmp[k];
                    }
                    qid_str[pos] = '\0';
                    console_puts_serial(qid_str);
                }
                console_puts_serial(", read=");
                /* Convert verify_notify */
                if (verify_notify == 0) {
                    console_puts_serial("0");
                } else {
                    char val_str[16];
                    char tmp[16];
                    memset(val_str, 0, sizeof(val_str));
                    uint32_t val_val = verify_notify;
                    int pos = 0;
                    int j = 0;
                    while (val_val > 0) {
                        tmp[j++] = '0' + (val_val % 10);
                        val_val /= 10;
                    }
                    for (int k = j - 1; k >= 0; k--) {
                        val_str[pos++] = tmp[k];
                    }
                    val_str[pos] = '\0';
                    console_puts_serial(val_str);
                }
                console_puts_serial("\n");
#endif
            }
        }
        asm volatile("mfence" ::: "memory");
        
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] notify_host: Legacy PCI notification written successfully\n");
#endif
        
    } else if (virtio_device_mode == 3) {
        /* Modern PCI mode - use Notify capability */
        extern uint8_t virtio_pci_notify_cap;
        extern uint32_t virtio_pci_notify_offset_multiplier;
        extern void virtio_pci_modern_write16(uint8_t cap_offset, uint8_t offset, uint16_t value);
        
        if (virtio_pci_notify_cap == 0) {
#ifdef ENABLE_LOGGING
            uk_pr_warn("[VQ] notify_host: Modern PCI Notify capability not found!\n");
#endif
            return;
        }
        
        /* Modern PCI notification: write queue_id to notify offset */
        /* Notify offset = queue_id * notify_offset_multiplier */
        uint32_t notify_offset = queue_id * virtio_pci_notify_offset_multiplier;
        
        virtio_pci_modern_write16(virtio_pci_notify_cap, (uint8_t)notify_offset, queue_id);
        asm volatile("mfence" ::: "memory");
        
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] notify_host: Modern PCI notification written (queue_id=");
        if (queue_id == 0) {
            console_puts_serial("0");
        } else {
            char qid_str[16];
            char tmp[16];
            memset(qid_str, 0, sizeof(qid_str));
            uint32_t qid_val = queue_id;
            int pos = 0;
            int j = 0;
            while (qid_val > 0) {
                tmp[j++] = '0' + (qid_val % 10);
                qid_val /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                qid_str[pos++] = tmp[k];
            }
            qid_str[pos] = '\0';
            console_puts_serial(qid_str);
        }
        console_puts_serial(", offset=");
        if (notify_offset == 0) {
            console_puts_serial("0");
        } else {
            char offset_str[16];
            char tmp[16];
            memset(offset_str, 0, sizeof(offset_str));
            uint32_t offset_val = notify_offset;
            int pos = 0;
            int j = 0;
            while (offset_val > 0) {
                tmp[j++] = '0' + (offset_val % 10);
                offset_val /= 10;
            }
            for (int k = j - 1; k >= 0; k--) {
                offset_str[pos++] = tmp[k];
            }
            offset_str[pos] = '\0';
            console_puts_serial(offset_str);
        }
        console_puts_serial(")\n");
#endif
        
    } else if (virtio_device_mode == 2) {
        /* Modern MMIO mode - use MMIO registers */
        if (virtio_mmio_base == 0) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] ERROR: MMIO base is 0, cannot notify!\n");
            uk_pr_err("[VQ] notify_host: virtio_mmio_base is 0, cannot notify!\n");
#endif
            return;
        }
        
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] notify_host: Using MMIO notification\n");
#endif
        
        /* According to virtio spec, we need to select the queue first, then notify */
        /* Select the queue (offset 0x030 = VIRTIO_MMIO_QUEUE_SEL) */
        volatile uint32_t *queue_sel_reg = (volatile uint32_t *)(virtio_mmio_base + 0x030);
        *queue_sel_reg = queue_id;
        /* Memory barrier to ensure queue selection is visible */
        asm volatile("mfence" ::: "memory");
        
        /* CRITICAL: Verify queue is ready before notifying (offset 0x044 = VIRTIO_MMIO_QUEUE_READY) */
        /* According to virtio spec, QEMU will ignore notifications if queue isn't ready */
        /* We MUST check this before notifying */
        volatile uint32_t *queue_ready_reg = (volatile uint32_t *)(virtio_mmio_base + 0x044);
        uint32_t queue_ready = *queue_ready_reg;
        
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] notify_host: queue_ready=");
        console_puts_serial(queue_ready == 1 ? "1" : "0");
        console_puts_serial("\n");
        
        /* CRITICAL: Only notify if queue is ready */
        /* If queue isn't ready, QEMU will ignore the notification */
        if (queue_ready != 1) {
#ifdef ENABLE_LOGGING
            console_puts_serial("[VQ] ERROR: Queue not ready! Skipping notification!\n");
            uk_pr_warn("[VQ] notify_host: Queue %u not ready (ready=%u), skipping notification\n",
                       queue_id, queue_ready);
            uk_pr_warn("[VQ] notify_host: This is a CRITICAL error - QEMU will not process buffers!\n");
#endif
            return;
        }
#endif
        
        /* Write queue_id to QUEUE_NOTIFY register (offset 0x050) */
        /* According to virtio spec 4.2.4: "The driver notifies the device by writing
         * the virtqueue index to this register." */
        volatile uint32_t *notify_reg = (volatile uint32_t *)(virtio_mmio_base + 0x050);
        
        /* Memory barrier before notification write to ensure all previous writes are visible */
        /* This includes available ring updates, descriptor updates, etc. */
        asm volatile("mfence" ::: "memory");
        
        /* Write notification - this triggers QEMU to check the available ring */
        /* According to virtio spec, writing to this register causes QEMU to process the queue */
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] notify_host: Writing to MMIO notification register...\n");
#endif
        *notify_reg = queue_id;
        
        /* Memory barrier after notification to ensure write is visible to QEMU */
        /* QEMU should now see the notification and check the available ring */
        asm volatile("mfence" ::: "memory");
        
        /* Read back to verify write completed (helps ensure write is flushed) */
        /* Note: The notification register might be write-only, so this might always read 0 */
        /* But reading it helps ensure the write is flushed from cache */
        volatile uint32_t verify_notify = *notify_reg;
        (void)verify_notify; /* Use the value to prevent optimization */
        
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] notify_host: MMIO notification written successfully\n");
#endif
        
        if (notify_count <= 10) {
#ifdef ENABLE_LOGGING
            uk_pr_info("[VQ] notify_host: ===== Notification Details (MMIO) =====\n");
            uk_pr_info("[VQ] notify_host: Queue ID: %u\n", queue_id);
            uk_pr_info("[VQ] notify_host: MMIO Base: 0x%x\n", virtio_mmio_base);
            uk_pr_info("[VQ] notify_host: Queue Ready: %u (must be 1)\n", queue_ready);
            uk_pr_info("[VQ] notify_host: Notification Register: 0x%x (wrote %u)\n",
                       virtio_mmio_base + 0x050, queue_id);
            uk_pr_info("[VQ] notify_host: Register Read Back: %u (may be 0 if write-only)\n",
                       verify_notify);
            uk_pr_info("[VQ] notify_host: Notification Count: %u\n", notify_count);
            uk_pr_info("[VQ] notify_host: QEMU should now check available ring for queue %u\n",
                       queue_id);
            uk_pr_info("[VQ] notify_host: ===== End Notification Details =====\n");
#endif
        }
        
    } else {
        /* Unknown device mode - cannot notify */
#ifdef ENABLE_LOGGING
        console_puts_serial("[VQ] ERROR: Unknown device mode, cannot notify!\n");
        uk_pr_err("[VQ] notify_host: Unknown device mode %d, cannot notify!\n", virtio_device_mode);
#endif
        return;
    }
    
    if (notify_count <= 10 && virtio_device_mode == 1) {
        /* Additional logging for legacy PCI mode */
#ifdef ENABLE_LOGGING
        uk_pr_info("[VQ] notify_host: ===== Notification Details (Legacy PCI) =====\n");
        uk_pr_info("[VQ] notify_host: Queue ID: %u\n", queue_id);
        uk_pr_info("[VQ] notify_host: Legacy PCI Base: 0x%x\n", virtio_pci_legacy_base);
        uk_pr_info("[VQ] notify_host: I/O Space: %d\n", virtio_bar_is_io_space);
        uk_pr_info("[VQ] notify_host: Notification Count: %u\n", notify_count);
        uk_pr_info("[VQ] notify_host: QEMU should now check available ring for queue %u\n",
                   queue_id);
        uk_pr_info("[VQ] notify_host: ===== End Notification Details =====\n");
#endif
    }
}

/* Wrapper for virtio_vqueue_setup */
struct virtqueue *virtio_vqueue_setup(struct virtio_dev *vdev, __u16 queue_id,
                                      __u16 nb_desc, virtqueue_callback_t callback,
                                      struct uk_alloc *a)
{
    return virtqueue_create(queue_id, nb_desc, 4096, callback, notify_host, vdev, a);
}

'''


# Map of original relative path -> embedded source string.
MINIKRAFT_SOURCES = {
    'src/app/app.c': SRC_APP_APP_C,
    'src/app/pong.c': SRC_APP_PONG_C,
    'src/boot/boot.S': SRC_BOOT_BOOT_S,
    'src/boot/pvh.S': SRC_BOOT_PVH_S,
    'src/drivers/virtio-net/virtio_net.c': SRC_DRIVERS_VIRTIO_NET_VIRTIO_NET_C,
    'src/include/pci.h': SRC_INCLUDE_PCI_H,
    'src/include/sys/socket.h': SRC_INCLUDE_SYS_SOCKET_H,
    'src/include/uk/arch/limits.h': SRC_INCLUDE_UK_ARCH_LIMITS_H,
    'src/include/uk/arch/types.h': SRC_INCLUDE_UK_ARCH_TYPES_H,
    'src/include/uk/assert.h': SRC_INCLUDE_UK_ASSERT_H,
    'src/include/uk/bitops.h': SRC_INCLUDE_UK_BITOPS_H,
    'src/include/uk/errno.h': SRC_INCLUDE_UK_ERRNO_H,
    'src/include/uk/errptr.h': SRC_INCLUDE_UK_ERRPTR_H,
    'src/include/uk/essentials.h': SRC_INCLUDE_UK_ESSENTIALS_H,
    'src/include/uk/file/iovutil.h': SRC_INCLUDE_UK_FILE_IOVUTIL_H,
    'src/include/uk/mbox.h': SRC_INCLUDE_UK_MBOX_H,
    'src/include/uk/netbuf.h': SRC_INCLUDE_UK_NETBUF_H,
    'src/include/uk/netdev.h': SRC_INCLUDE_UK_NETDEV_H,
    'src/include/uk/netdev_core.h': SRC_INCLUDE_UK_NETDEV_CORE_H,
    'src/include/uk/netdev_driver.h': SRC_INCLUDE_UK_NETDEV_DRIVER_H,
    'src/include/uk/netlink/driver.h': SRC_INCLUDE_UK_NETLINK_DRIVER_H,
    'src/include/uk/print.h': SRC_INCLUDE_UK_PRINT_H,
    'src/include/uk/sglist.h': SRC_INCLUDE_UK_SGLIST_H,
    'src/include/uk/socket_driver.h': SRC_INCLUDE_UK_SOCKET_DRIVER_H,
    'src/include/uk/streambuf.h': SRC_INCLUDE_UK_STREAMBUF_H,
    'src/include/virtio/virtio_bus.h': SRC_INCLUDE_VIRTIO_VIRTIO_BUS_H,
    'src/include/virtio/virtio_net.h': SRC_INCLUDE_VIRTIO_VIRTIO_NET_H,
    'src/include/virtio/virtio_ring.h': SRC_INCLUDE_VIRTIO_VIRTIO_RING_H,
    'src/include/virtio/virtqueue.h': SRC_INCLUDE_VIRTIO_VIRTQUEUE_H,
    'src/kernel/console.c': SRC_KERNEL_CONSOLE_C,
    'src/kernel/console.h': SRC_KERNEL_CONSOLE_H,
    'src/kernel/idt.c': SRC_KERNEL_IDT_C,
    'src/kernel/idt.h': SRC_KERNEL_IDT_H,
    'src/kernel/idt_asm.S': SRC_KERNEL_IDT_ASM_S,
    'src/kernel/interrupts.c': SRC_KERNEL_INTERRUPTS_C,
    'src/kernel/interrupts.h': SRC_KERNEL_INTERRUPTS_H,
    'src/kernel/io.h': SRC_KERNEL_IO_H,
    'src/kernel/kernel.c': SRC_KERNEL_KERNEL_C,
    'src/kernel/kernel.h': SRC_KERNEL_KERNEL_H,
    'src/kernel/keyboard.c': SRC_KERNEL_KEYBOARD_C,
    'src/kernel/keyboard.h': SRC_KERNEL_KEYBOARD_H,
    'src/kernel/linker.ld': SRC_KERNEL_LINKER_LD,
    'src/kernel/memory.c': SRC_KERNEL_MEMORY_C,
    'src/kernel/memory.h': SRC_KERNEL_MEMORY_H,
    'src/kernel/mouse.c': SRC_KERNEL_MOUSE_C,
    'src/kernel/mouse.h': SRC_KERNEL_MOUSE_H,
    'src/kernel/pic.c': SRC_KERNEL_PIC_C,
    'src/kernel/pic.h': SRC_KERNEL_PIC_H,
    'src/kernel/printf.c': SRC_KERNEL_PRINTF_C,
    'src/kernel/string.c': SRC_KERNEL_STRING_C,
    'src/kernel/string.h': SRC_KERNEL_STRING_H,
    'src/kernel/thread.c': SRC_KERNEL_THREAD_C,
    'src/kernel/thread.h': SRC_KERNEL_THREAD_H,
    'src/kernel/vga.c': SRC_KERNEL_VGA_C,
    'src/kernel/vga.h': SRC_KERNEL_VGA_H,
    'src/lib/mbox.c': SRC_LIB_MBOX_C,
    'src/lib/netbuf.c': SRC_LIB_NETBUF_C,
    'src/lib/netdev.c': SRC_LIB_NETDEV_C,
    'src/lib/netdev_core.c': SRC_LIB_NETDEV_CORE_C,
    'src/lib/netlink_socket.c': SRC_LIB_NETLINK_SOCKET_C,
    'src/lib/pci.c': SRC_LIB_PCI_C,
    'src/lib/socket_driver.c': SRC_LIB_SOCKET_DRIVER_C,
    'src/lib/streambuf.c': SRC_LIB_STREAMBUF_C,
    'src/lib/virtio_bus.c': SRC_LIB_VIRTIO_BUS_C,
    'src/lib/virtio_stub.c': SRC_LIB_VIRTIO_STUB_C,
    'src/lib/virtqueue.c': SRC_LIB_VIRTQUEUE_C,
}


# ---------------------------------------------------------------------------
# Build metadata (mirrored from minikraft/build.py)
# ---------------------------------------------------------------------------

# Compile flags for C, identical to build.py
CFLAGS = [
    "-Ofast",
    "-m32",
    "-ffreestanding",
    "-fno-stack-protector",
    "-fno-pic",
    "-mno-red-zone",
    "-Wall",
    "-Wextra",
    "-std=c11",
]

# Assembly (.S) flags, identical to build.py
ASFLAGS = [
    "-Ofast",
    "-m32",
    "-ffreestanding",
    "-fno-stack-protector",
    "-fno-pic",
]

DEFS = ["-Dasm=__asm__"]
BARE_METAL_DEFS = ["-Dasm=__asm__", "-DBARE_METAL=1"]

# build.py excludes virtio_stub.c because virtio_bus.c has the real symbols.
EXCLUDE_FROM_BUILD = {"virtio_stub.c"}

INCLUDE_DIR = "src/include"
LINKER_SCRIPT = "src/kernel/linker.ld"


def write_sources(outdir, paths=None):
    """Reconstruct the minikraft source tree under ``outdir``.

    The directory layout is preserved so relative includes such as
    ``#include "console.h"`` resolve correctly. Pass ``paths`` to write only a
    subset (useful when assembling just the parts an application needs).
    """
    if paths is None:
        paths = list(MINIKRAFT_SOURCES)
    written = []
    for rel in paths:
        dest = os.path.join(outdir, rel)
        os.makedirs(os.path.dirname(dest), exist_ok=True)
        with open(dest, "w", encoding="utf-8", errors="surrogateescape") as fh:
            fh.write(MINIKRAFT_SOURCES[rel])
        written.append(dest)
    return written


def _gcc():
    for prefix in ("x86_64-linux-gnu-", "x86_64-elf-", ""):
        if shutil.which(prefix + "gcc"):
            return prefix + "gcc"
    raise RuntimeError("No suitable gcc toolchain found")


def _ld():
    for prefix in ("x86_64-linux-gnu-", "x86_64-elf-", ""):
        if shutil.which(prefix + "ld"):
            return prefix + "ld"
    raise RuntimeError("No suitable ld found")


def build(outdir, bare_metal=True, echo=False, enable_logging=False):
    """Write the sources, compile every translation unit with gcc and link a
    freestanding ``kernel.bin``. Returns the path to the kernel binary.

    This reproduces the compile/link pipeline of minikraft/build.py without the
    QEMU-runner machinery, so it can be used purely as a compile self-test.
    """
    write_sources(outdir)
    gcc = _gcc()
    builddir = os.path.join(outdir, "build")
    os.makedirs(builddir, exist_ok=True)

    defs = list(BARE_METAL_DEFS if bare_metal else DEFS)
    if echo:
        defs += ["-DRUN_ECHO_SERVER=1"]
    if enable_logging:
        defs += ["-DENABLE_LOGGING"]
    incdir = os.path.join(outdir, INCLUDE_DIR)

    objects = []
    for rel in MINIKRAFT_SOURCES:
        if not rel.endswith(".c"):
            continue
        if os.path.basename(rel) in EXCLUDE_FROM_BUILD:
            continue
        src = os.path.join(outdir, rel)
        obj = os.path.join(builddir, os.path.splitext(os.path.basename(rel))[0] + ".o")
        cmd = [gcc] + CFLAGS + ["-I", incdir, "-c", src, "-o", obj] + defs
        subprocess.run(cmd, check=True)
        if not os.path.exists(obj):
            raise RuntimeError("compilation produced no object for " + rel)
        objects.append(obj)

    for rel in MINIKRAFT_SOURCES:
        if not rel.endswith(".S"):
            continue
        src = os.path.join(outdir, rel)
        obj = os.path.join(builddir, os.path.splitext(os.path.basename(rel))[0] + ".o")
        cmd = [gcc] + ASFLAGS + ["-c", src, "-o", obj] + DEFS
        subprocess.run(cmd, check=True)
        objects.append(obj)

    kernel_bin = os.path.join(builddir, "kernel.bin")
    linker = os.path.join(outdir, LINKER_SCRIPT)
    cmd = [_ld(), "-m", "elf_i386", "-T", linker, "-o", kernel_bin] + objects
    subprocess.run(cmd, check=True)
    if not os.path.exists(kernel_bin):
        raise RuntimeError("link failed: no kernel.bin produced")
    return kernel_bin


if __name__ == "__main__":
    import argparse

    ap = argparse.ArgumentParser(description="minikraft embedded source / builder")
    ap.add_argument("--emit", metavar="DIR", help="write the source tree to DIR")
    ap.add_argument("--build", metavar="DIR", help="write + gcc-compile + link in DIR")
    ap.add_argument("--list", action="store_true", help="list embedded files")
    args = ap.parse_args()

    if args.list:
        for p in MINIKRAFT_SOURCES:
            print(p)
    if args.emit:
        for p in write_sources(args.emit):
            print("wrote", p)
    if args.build:
        kb = build(args.build)
        print("built", kb, os.path.getsize(kb), "bytes")
