
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F3)
	S6= LIMMEXT.Out=>B_EX.In                                    Premise(F4)
	S7= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F5)
	S8= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F6)
	S9= FU.Bub_IF=>CU_IF.Bub                                    Premise(F7)
	S10= FU.Halt_IF=>CU_IF.Halt                                 Premise(F8)
	S11= ICache.Hit=>CU_IF.ICacheHit                            Premise(F9)
	S12= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F10)
	S13= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F11)
	S14= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F12)
	S15= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F14)
	S17= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S19= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F17)
	S20= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F18)
	S21= ICache.Hit=>FU.ICacheHit                               Premise(F19)
	S22= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F20)
	S23= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F21)
	S24= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F22)
	S25= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F23)
	S26= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F24)
	S27= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F25)
	S28= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F26)
	S29= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F27)
	S30= IR_WB.Out20_16=>GPR.WReg                               Premise(F28)
	S31= IMMU.Addr=>IAddrReg.In                                 Premise(F29)
	S32= PC.Out=>ICache.IEA                                     Premise(F30)
	S33= ICache.IEA=addr                                        Path(S4,S32)
	S34= ICache.Hit=ICacheHit(addr)                             ICache-Search(S33)
	S35= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S34,S11)
	S36= FU.ICacheHit=ICacheHit(addr)                           Path(S34,S21)
	S37= PC.Out=>ICache.IEA                                     Premise(F31)
	S38= IMem.MEM8WordOut=>ICache.WData                         Premise(F32)
	S39= ICache.Out=>ICacheReg.In                               Premise(F33)
	S40= PC.Out=>IMMU.IEA                                       Premise(F34)
	S41= IMMU.IEA=addr                                          Path(S4,S40)
	S42= CP0.ASID=>IMMU.PID                                     Premise(F35)
	S43= IMMU.PID=pid                                           Path(S3,S42)
	S44= IMMU.Addr={pid,addr}                                   IMMU-Search(S43,S41)
	S45= IAddrReg.In={pid,addr}                                 Path(S44,S31)
	S46= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S43,S41)
	S47= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S46,S12)
	S48= IAddrReg.Out=>IMem.RAddr                               Premise(F36)
	S49= ICacheReg.Out=>IRMux.CacheData                         Premise(F37)
	S50= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F38)
	S51= IMem.Out=>IRMux.MemData                                Premise(F39)
	S52= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F40)
	S53= ICache.Out=>IR_ID.In                                   Premise(F41)
	S54= IRMux.Out=>IR_ID.In                                    Premise(F42)
	S55= ICache.Out=>IR_IMMU.In                                 Premise(F43)
	S56= IR_DMMU2.Out=>IR_WB.In                                 Premise(F44)
	S57= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F45)
	S58= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F46)
	S59= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F47)
	S60= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F48)
	S61= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F49)
	S62= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F50)
	S63= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F51)
	S64= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F52)
	S65= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F53)
	S66= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F54)
	S67= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F55)
	S68= IR_EX.Out31_26=>CU_EX.Op                               Premise(F56)
	S69= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F57)
	S70= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F58)
	S71= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F59)
	S72= IR_ID.Out31_26=>CU_ID.Op                               Premise(F60)
	S73= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F61)
	S74= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F62)
	S75= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F63)
	S76= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F64)
	S77= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F65)
	S78= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F66)
	S79= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F67)
	S80= IR_WB.Out31_26=>CU_WB.Op                               Premise(F68)
	S81= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F69)
	S82= CtrlA_EX=0                                             Premise(F70)
	S83= CtrlB_EX=0                                             Premise(F71)
	S84= CtrlALUOut_MEM=0                                       Premise(F72)
	S85= CtrlALUOut_DMMU1=0                                     Premise(F73)
	S86= CtrlALUOut_DMMU2=0                                     Premise(F74)
	S87= CtrlALUOut_WB=0                                        Premise(F75)
	S88= CtrlA_MEM=0                                            Premise(F76)
	S89= CtrlA_WB=0                                             Premise(F77)
	S90= CtrlB_MEM=0                                            Premise(F78)
	S91= CtrlB_WB=0                                             Premise(F79)
	S92= CtrlICache=0                                           Premise(F80)
	S93= CtrlIMMU=0                                             Premise(F81)
	S94= CtrlIR_DMMU1=0                                         Premise(F82)
	S95= CtrlIR_DMMU2=0                                         Premise(F83)
	S96= CtrlIR_EX=0                                            Premise(F84)
	S97= CtrlIR_ID=0                                            Premise(F85)
	S98= CtrlIR_IMMU=1                                          Premise(F86)
	S99= CtrlIR_MEM=0                                           Premise(F87)
	S100= CtrlIR_WB=0                                           Premise(F88)
	S101= CtrlGPR=0                                             Premise(F89)
	S102= CtrlIAddrReg=1                                        Premise(F90)
	S103= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S45,S102)
	S104= CtrlPC=0                                              Premise(F91)
	S105= CtrlPCInc=0                                           Premise(F92)
	S106= PC[Out]=addr                                          PC-Hold(S1,S104,S105)
	S107= CtrlIMem=0                                            Premise(F93)
	S108= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S107)
	S109= CtrlICacheReg=1                                       Premise(F94)
	S110= CtrlASIDIn=0                                          Premise(F95)
	S111= CtrlCP0=0                                             Premise(F96)
	S112= CP0[ASID]=pid                                         CP0-Hold(S0,S111)
	S113= CtrlEPCIn=0                                           Premise(F97)
	S114= CtrlExCodeIn=0                                        Premise(F98)
	S115= CtrlIRMux=0                                           Premise(F99)
	S116= GPR[rS]=a                                             Premise(F100)

IMMU	S117= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S103)
	S118= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S103)
	S119= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S103)
	S120= PC.Out=addr                                           PC-Out(S106)
	S121= CP0.ASID=pid                                          CP0-Read-ASID(S112)
	S122= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F101)
	S123= LIMMEXT.Out=>B_EX.In                                  Premise(F102)
	S124= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F103)
	S125= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F104)
	S126= FU.Bub_IF=>CU_IF.Bub                                  Premise(F105)
	S127= FU.Halt_IF=>CU_IF.Halt                                Premise(F106)
	S128= ICache.Hit=>CU_IF.ICacheHit                           Premise(F107)
	S129= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F108)
	S130= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F109)
	S131= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F110)
	S132= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F111)
	S133= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F112)
	S134= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F113)
	S135= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F114)
	S136= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F115)
	S137= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F116)
	S138= ICache.Hit=>FU.ICacheHit                              Premise(F117)
	S139= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F118)
	S140= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F119)
	S141= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F120)
	S142= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F121)
	S143= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F122)
	S144= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F123)
	S145= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F124)
	S146= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F125)
	S147= IR_WB.Out20_16=>GPR.WReg                              Premise(F126)
	S148= IMMU.Addr=>IAddrReg.In                                Premise(F127)
	S149= PC.Out=>ICache.IEA                                    Premise(F128)
	S150= ICache.IEA=addr                                       Path(S120,S149)
	S151= ICache.Hit=ICacheHit(addr)                            ICache-Search(S150)
	S152= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S151,S128)
	S153= FU.ICacheHit=ICacheHit(addr)                          Path(S151,S138)
	S154= PC.Out=>ICache.IEA                                    Premise(F129)
	S155= IMem.MEM8WordOut=>ICache.WData                        Premise(F130)
	S156= ICache.Out=>ICacheReg.In                              Premise(F131)
	S157= PC.Out=>IMMU.IEA                                      Premise(F132)
	S158= IMMU.IEA=addr                                         Path(S120,S157)
	S159= CP0.ASID=>IMMU.PID                                    Premise(F133)
	S160= IMMU.PID=pid                                          Path(S121,S159)
	S161= IMMU.Addr={pid,addr}                                  IMMU-Search(S160,S158)
	S162= IAddrReg.In={pid,addr}                                Path(S161,S148)
	S163= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S160,S158)
	S164= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S163,S129)
	S165= IAddrReg.Out=>IMem.RAddr                              Premise(F134)
	S166= IMem.RAddr={pid,addr}                                 Path(S117,S165)
	S167= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S166,S108)
	S168= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S166,S108)
	S169= ICache.WData=IMemGet8Word({pid,addr})                 Path(S168,S155)
	S170= ICacheReg.Out=>IRMux.CacheData                        Premise(F135)
	S171= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F136)
	S172= IMem.Out=>IRMux.MemData                               Premise(F137)
	S173= IRMux.MemData={12,rS,rD,UIMM}                         Path(S167,S172)
	S174= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S173)
	S175= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F138)
	S176= ICache.Out=>IR_ID.In                                  Premise(F139)
	S177= IRMux.Out=>IR_ID.In                                   Premise(F140)
	S178= IR_ID.In={12,rS,rD,UIMM}                              Path(S174,S177)
	S179= ICache.Out=>IR_IMMU.In                                Premise(F141)
	S180= IR_DMMU2.Out=>IR_WB.In                                Premise(F142)
	S181= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F143)
	S182= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F144)
	S183= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F145)
	S184= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F146)
	S185= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F147)
	S186= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F148)
	S187= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F149)
	S188= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F150)
	S189= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F151)
	S190= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F152)
	S191= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F153)
	S192= IR_EX.Out31_26=>CU_EX.Op                              Premise(F154)
	S193= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F155)
	S194= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F156)
	S195= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F157)
	S196= IR_ID.Out31_26=>CU_ID.Op                              Premise(F158)
	S197= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F159)
	S198= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F160)
	S199= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F161)
	S200= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F162)
	S201= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F163)
	S202= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F164)
	S203= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F165)
	S204= IR_WB.Out31_26=>CU_WB.Op                              Premise(F166)
	S205= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F167)
	S206= CtrlA_EX=0                                            Premise(F168)
	S207= CtrlB_EX=0                                            Premise(F169)
	S208= CtrlALUOut_MEM=0                                      Premise(F170)
	S209= CtrlALUOut_DMMU1=0                                    Premise(F171)
	S210= CtrlALUOut_DMMU2=0                                    Premise(F172)
	S211= CtrlALUOut_WB=0                                       Premise(F173)
	S212= CtrlA_MEM=0                                           Premise(F174)
	S213= CtrlA_WB=0                                            Premise(F175)
	S214= CtrlB_MEM=0                                           Premise(F176)
	S215= CtrlB_WB=0                                            Premise(F177)
	S216= CtrlICache=1                                          Premise(F178)
	S217= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S150,S169,S216)
	S218= CtrlIMMU=0                                            Premise(F179)
	S219= CtrlIR_DMMU1=0                                        Premise(F180)
	S220= CtrlIR_DMMU2=0                                        Premise(F181)
	S221= CtrlIR_EX=0                                           Premise(F182)
	S222= CtrlIR_ID=1                                           Premise(F183)
	S223= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S178,S222)
	S224= CtrlIR_IMMU=0                                         Premise(F184)
	S225= CtrlIR_MEM=0                                          Premise(F185)
	S226= CtrlIR_WB=0                                           Premise(F186)
	S227= CtrlGPR=0                                             Premise(F187)
	S228= GPR[rS]=a                                             GPR-Hold(S116,S227)
	S229= CtrlIAddrReg=0                                        Premise(F188)
	S230= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S103,S229)
	S231= CtrlPC=0                                              Premise(F189)
	S232= CtrlPCInc=1                                           Premise(F190)
	S233= PC[Out]=addr+4                                        PC-Inc(S106,S231,S232)
	S234= PC[CIA]=addr                                          PC-Inc(S106,S231,S232)
	S235= CtrlIMem=0                                            Premise(F191)
	S236= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S108,S235)
	S237= CtrlICacheReg=0                                       Premise(F192)
	S238= CtrlASIDIn=0                                          Premise(F193)
	S239= CtrlCP0=0                                             Premise(F194)
	S240= CP0[ASID]=pid                                         CP0-Hold(S112,S239)
	S241= CtrlEPCIn=0                                           Premise(F195)
	S242= CtrlExCodeIn=0                                        Premise(F196)
	S243= CtrlIRMux=0                                           Premise(F197)

ID	S244= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S223)
	S245= IR_ID.Out31_26=12                                     IR-Out(S223)
	S246= IR_ID.Out25_21=rS                                     IR-Out(S223)
	S247= IR_ID.Out20_16=rD                                     IR-Out(S223)
	S248= IR_ID.Out15_0=UIMM                                    IR-Out(S223)
	S249= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S230)
	S250= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S230)
	S251= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S230)
	S252= PC.Out=addr+4                                         PC-Out(S233)
	S253= PC.CIA=addr                                           PC-Out(S234)
	S254= PC.CIA31_28=addr[31:28]                               PC-Out(S234)
	S255= CP0.ASID=pid                                          CP0-Read-ASID(S240)
	S256= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F198)
	S257= LIMMEXT.Out=>B_EX.In                                  Premise(F199)
	S258= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F200)
	S259= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F201)
	S260= FU.Bub_IF=>CU_IF.Bub                                  Premise(F202)
	S261= FU.Halt_IF=>CU_IF.Halt                                Premise(F203)
	S262= ICache.Hit=>CU_IF.ICacheHit                           Premise(F204)
	S263= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F205)
	S264= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F206)
	S265= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F207)
	S266= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F208)
	S267= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F209)
	S268= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F210)
	S269= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F211)
	S270= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F212)
	S271= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F213)
	S272= ICache.Hit=>FU.ICacheHit                              Premise(F214)
	S273= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F215)
	S274= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F216)
	S275= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F217)
	S276= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F218)
	S277= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F219)
	S278= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F220)
	S279= FU.InID2_RReg=5'b00000                                Premise(F221)
	S280= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F222)
	S281= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F223)
	S282= IR_WB.Out20_16=>GPR.WReg                              Premise(F224)
	S283= IMMU.Addr=>IAddrReg.In                                Premise(F225)
	S284= PC.Out=>ICache.IEA                                    Premise(F226)
	S285= ICache.IEA=addr+4                                     Path(S252,S284)
	S286= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S285)
	S287= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S286,S262)
	S288= FU.ICacheHit=ICacheHit(addr+4)                        Path(S286,S272)
	S289= PC.Out=>ICache.IEA                                    Premise(F227)
	S290= IMem.MEM8WordOut=>ICache.WData                        Premise(F228)
	S291= ICache.Out=>ICacheReg.In                              Premise(F229)
	S292= PC.Out=>IMMU.IEA                                      Premise(F230)
	S293= IMMU.IEA=addr+4                                       Path(S252,S292)
	S294= CP0.ASID=>IMMU.PID                                    Premise(F231)
	S295= IMMU.PID=pid                                          Path(S255,S294)
	S296= IMMU.Addr={pid,addr+4}                                IMMU-Search(S295,S293)
	S297= IAddrReg.In={pid,addr+4}                              Path(S296,S283)
	S298= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S295,S293)
	S299= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S298,S263)
	S300= IAddrReg.Out=>IMem.RAddr                              Premise(F232)
	S301= IMem.RAddr={pid,addr}                                 Path(S249,S300)
	S302= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S301,S236)
	S303= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S301,S236)
	S304= ICache.WData=IMemGet8Word({pid,addr})                 Path(S303,S290)
	S305= ICacheReg.Out=>IRMux.CacheData                        Premise(F233)
	S306= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F234)
	S307= IMem.Out=>IRMux.MemData                               Premise(F235)
	S308= IRMux.MemData={12,rS,rD,UIMM}                         Path(S302,S307)
	S309= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S308)
	S310= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F236)
	S311= ICache.Out=>IR_ID.In                                  Premise(F237)
	S312= IRMux.Out=>IR_ID.In                                   Premise(F238)
	S313= IR_ID.In={12,rS,rD,UIMM}                              Path(S309,S312)
	S314= ICache.Out=>IR_IMMU.In                                Premise(F239)
	S315= IR_DMMU2.Out=>IR_WB.In                                Premise(F240)
	S316= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F241)
	S317= LIMMEXT.In=UIMM                                       Path(S248,S316)
	S318= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S317)
	S319= B_EX.In={16{0},UIMM}                                  Path(S318,S257)
	S320= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F242)
	S321= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F243)
	S322= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F244)
	S323= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F245)
	S324= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F246)
	S325= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F247)
	S326= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F248)
	S327= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F249)
	S328= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F250)
	S329= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F251)
	S330= IR_EX.Out31_26=>CU_EX.Op                              Premise(F252)
	S331= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F253)
	S332= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F254)
	S333= CU_ID.IRFunc1=rD                                      Path(S247,S332)
	S334= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F255)
	S335= CU_ID.IRFunc2=rS                                      Path(S246,S334)
	S336= IR_ID.Out31_26=>CU_ID.Op                              Premise(F256)
	S337= CU_ID.Op=12                                           Path(S245,S336)
	S338= CU_ID.Func=alu_add                                    CU_ID(S337)
	S339= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F257)
	S340= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F258)
	S341= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F259)
	S342= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F260)
	S343= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F261)
	S344= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F262)
	S345= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F263)
	S346= IR_WB.Out31_26=>CU_WB.Op                              Premise(F264)
	S347= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F265)
	S348= CtrlA_EX=1                                            Premise(F266)
	S349= CtrlB_EX=1                                            Premise(F267)
	S350= [B_EX]={16{0},UIMM}                                   B_EX-Write(S319,S349)
	S351= CtrlALUOut_MEM=0                                      Premise(F268)
	S352= CtrlALUOut_DMMU1=0                                    Premise(F269)
	S353= CtrlALUOut_DMMU2=0                                    Premise(F270)
	S354= CtrlALUOut_WB=0                                       Premise(F271)
	S355= CtrlA_MEM=0                                           Premise(F272)
	S356= CtrlA_WB=0                                            Premise(F273)
	S357= CtrlB_MEM=0                                           Premise(F274)
	S358= CtrlB_WB=0                                            Premise(F275)
	S359= CtrlICache=0                                          Premise(F276)
	S360= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S217,S359)
	S361= CtrlIMMU=0                                            Premise(F277)
	S362= CtrlIR_DMMU1=0                                        Premise(F278)
	S363= CtrlIR_DMMU2=0                                        Premise(F279)
	S364= CtrlIR_EX=1                                           Premise(F280)
	S365= CtrlIR_ID=0                                           Premise(F281)
	S366= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S223,S365)
	S367= CtrlIR_IMMU=0                                         Premise(F282)
	S368= CtrlIR_MEM=0                                          Premise(F283)
	S369= CtrlIR_WB=0                                           Premise(F284)
	S370= CtrlGPR=0                                             Premise(F285)
	S371= GPR[rS]=a                                             GPR-Hold(S228,S370)
	S372= CtrlIAddrReg=0                                        Premise(F286)
	S373= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S230,S372)
	S374= CtrlPC=0                                              Premise(F287)
	S375= CtrlPCInc=0                                           Premise(F288)
	S376= PC[CIA]=addr                                          PC-Hold(S234,S375)
	S377= PC[Out]=addr+4                                        PC-Hold(S233,S374,S375)
	S378= CtrlIMem=0                                            Premise(F289)
	S379= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S236,S378)
	S380= CtrlICacheReg=0                                       Premise(F290)
	S381= CtrlASIDIn=0                                          Premise(F291)
	S382= CtrlCP0=0                                             Premise(F292)
	S383= CP0[ASID]=pid                                         CP0-Hold(S240,S382)
	S384= CtrlEPCIn=0                                           Premise(F293)
	S385= CtrlExCodeIn=0                                        Premise(F294)
	S386= CtrlIRMux=0                                           Premise(F295)

EX	S387= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S350)
	S388= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S350)
	S389= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S350)
	S390= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S366)
	S391= IR_ID.Out31_26=12                                     IR-Out(S366)
	S392= IR_ID.Out25_21=rS                                     IR-Out(S366)
	S393= IR_ID.Out20_16=rD                                     IR-Out(S366)
	S394= IR_ID.Out15_0=UIMM                                    IR-Out(S366)
	S395= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S373)
	S396= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S373)
	S397= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S373)
	S398= PC.CIA=addr                                           PC-Out(S376)
	S399= PC.CIA31_28=addr[31:28]                               PC-Out(S376)
	S400= PC.Out=addr+4                                         PC-Out(S377)
	S401= CP0.ASID=pid                                          CP0-Read-ASID(S383)
	S402= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F296)
	S403= LIMMEXT.Out=>B_EX.In                                  Premise(F297)
	S404= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F298)
	S405= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F299)
	S406= FU.Bub_IF=>CU_IF.Bub                                  Premise(F300)
	S407= FU.Halt_IF=>CU_IF.Halt                                Premise(F301)
	S408= ICache.Hit=>CU_IF.ICacheHit                           Premise(F302)
	S409= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F303)
	S410= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F304)
	S411= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F305)
	S412= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F306)
	S413= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F307)
	S414= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F308)
	S415= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F309)
	S416= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F310)
	S417= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F311)
	S418= ICache.Hit=>FU.ICacheHit                              Premise(F312)
	S419= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F313)
	S420= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F314)
	S421= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F315)
	S422= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F316)
	S423= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F317)
	S424= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F318)
	S425= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F319)
	S426= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F320)
	S427= IR_WB.Out20_16=>GPR.WReg                              Premise(F321)
	S428= IMMU.Addr=>IAddrReg.In                                Premise(F322)
	S429= PC.Out=>ICache.IEA                                    Premise(F323)
	S430= ICache.IEA=addr+4                                     Path(S400,S429)
	S431= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S430)
	S432= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S431,S408)
	S433= FU.ICacheHit=ICacheHit(addr+4)                        Path(S431,S418)
	S434= PC.Out=>ICache.IEA                                    Premise(F324)
	S435= IMem.MEM8WordOut=>ICache.WData                        Premise(F325)
	S436= ICache.Out=>ICacheReg.In                              Premise(F326)
	S437= PC.Out=>IMMU.IEA                                      Premise(F327)
	S438= IMMU.IEA=addr+4                                       Path(S400,S437)
	S439= CP0.ASID=>IMMU.PID                                    Premise(F328)
	S440= IMMU.PID=pid                                          Path(S401,S439)
	S441= IMMU.Addr={pid,addr+4}                                IMMU-Search(S440,S438)
	S442= IAddrReg.In={pid,addr+4}                              Path(S441,S428)
	S443= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S440,S438)
	S444= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S443,S409)
	S445= IAddrReg.Out=>IMem.RAddr                              Premise(F329)
	S446= IMem.RAddr={pid,addr}                                 Path(S395,S445)
	S447= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S446,S379)
	S448= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S446,S379)
	S449= ICache.WData=IMemGet8Word({pid,addr})                 Path(S448,S435)
	S450= ICacheReg.Out=>IRMux.CacheData                        Premise(F330)
	S451= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F331)
	S452= IMem.Out=>IRMux.MemData                               Premise(F332)
	S453= IRMux.MemData={12,rS,rD,UIMM}                         Path(S447,S452)
	S454= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S453)
	S455= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F333)
	S456= ICache.Out=>IR_ID.In                                  Premise(F334)
	S457= IRMux.Out=>IR_ID.In                                   Premise(F335)
	S458= IR_ID.In={12,rS,rD,UIMM}                              Path(S454,S457)
	S459= ICache.Out=>IR_IMMU.In                                Premise(F336)
	S460= IR_DMMU2.Out=>IR_WB.In                                Premise(F337)
	S461= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F338)
	S462= LIMMEXT.In=UIMM                                       Path(S394,S461)
	S463= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S462)
	S464= B_EX.In={16{0},UIMM}                                  Path(S463,S403)
	S465= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F339)
	S466= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F340)
	S467= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F341)
	S468= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F342)
	S469= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F343)
	S470= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F344)
	S471= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F345)
	S472= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F346)
	S473= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F347)
	S474= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F348)
	S475= IR_EX.Out31_26=>CU_EX.Op                              Premise(F349)
	S476= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F350)
	S477= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F351)
	S478= CU_ID.IRFunc1=rD                                      Path(S393,S477)
	S479= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F352)
	S480= CU_ID.IRFunc2=rS                                      Path(S392,S479)
	S481= IR_ID.Out31_26=>CU_ID.Op                              Premise(F353)
	S482= CU_ID.Op=12                                           Path(S391,S481)
	S483= CU_ID.Func=alu_add                                    CU_ID(S482)
	S484= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F354)
	S485= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F355)
	S486= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F356)
	S487= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F357)
	S488= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F358)
	S489= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F359)
	S490= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F360)
	S491= IR_WB.Out31_26=>CU_WB.Op                              Premise(F361)
	S492= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F362)
	S493= CtrlA_EX=0                                            Premise(F363)
	S494= CtrlB_EX=0                                            Premise(F364)
	S495= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S350,S494)
	S496= CtrlALUOut_MEM=1                                      Premise(F365)
	S497= CtrlALUOut_DMMU1=0                                    Premise(F366)
	S498= CtrlALUOut_DMMU2=0                                    Premise(F367)
	S499= CtrlALUOut_WB=0                                       Premise(F368)
	S500= CtrlA_MEM=0                                           Premise(F369)
	S501= CtrlA_WB=0                                            Premise(F370)
	S502= CtrlB_MEM=0                                           Premise(F371)
	S503= CtrlB_WB=0                                            Premise(F372)
	S504= CtrlICache=0                                          Premise(F373)
	S505= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S360,S504)
	S506= CtrlIMMU=0                                            Premise(F374)
	S507= CtrlIR_DMMU1=0                                        Premise(F375)
	S508= CtrlIR_DMMU2=0                                        Premise(F376)
	S509= CtrlIR_EX=0                                           Premise(F377)
	S510= CtrlIR_ID=0                                           Premise(F378)
	S511= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S366,S510)
	S512= CtrlIR_IMMU=0                                         Premise(F379)
	S513= CtrlIR_MEM=1                                          Premise(F380)
	S514= CtrlIR_WB=0                                           Premise(F381)
	S515= CtrlGPR=0                                             Premise(F382)
	S516= GPR[rS]=a                                             GPR-Hold(S371,S515)
	S517= CtrlIAddrReg=0                                        Premise(F383)
	S518= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S373,S517)
	S519= CtrlPC=0                                              Premise(F384)
	S520= CtrlPCInc=0                                           Premise(F385)
	S521= PC[CIA]=addr                                          PC-Hold(S376,S520)
	S522= PC[Out]=addr+4                                        PC-Hold(S377,S519,S520)
	S523= CtrlIMem=0                                            Premise(F386)
	S524= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S379,S523)
	S525= CtrlICacheReg=0                                       Premise(F387)
	S526= CtrlASIDIn=0                                          Premise(F388)
	S527= CtrlCP0=0                                             Premise(F389)
	S528= CP0[ASID]=pid                                         CP0-Hold(S383,S527)
	S529= CtrlEPCIn=0                                           Premise(F390)
	S530= CtrlExCodeIn=0                                        Premise(F391)
	S531= CtrlIRMux=0                                           Premise(F392)

MEM	S532= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S495)
	S533= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S495)
	S534= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S495)
	S535= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S511)
	S536= IR_ID.Out31_26=12                                     IR-Out(S511)
	S537= IR_ID.Out25_21=rS                                     IR-Out(S511)
	S538= IR_ID.Out20_16=rD                                     IR-Out(S511)
	S539= IR_ID.Out15_0=UIMM                                    IR-Out(S511)
	S540= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S518)
	S541= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S518)
	S542= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S518)
	S543= PC.CIA=addr                                           PC-Out(S521)
	S544= PC.CIA31_28=addr[31:28]                               PC-Out(S521)
	S545= PC.Out=addr+4                                         PC-Out(S522)
	S546= CP0.ASID=pid                                          CP0-Read-ASID(S528)
	S547= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F393)
	S548= LIMMEXT.Out=>B_EX.In                                  Premise(F394)
	S549= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F395)
	S550= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F396)
	S551= FU.Bub_IF=>CU_IF.Bub                                  Premise(F397)
	S552= FU.Halt_IF=>CU_IF.Halt                                Premise(F398)
	S553= ICache.Hit=>CU_IF.ICacheHit                           Premise(F399)
	S554= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F400)
	S555= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F401)
	S556= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F402)
	S557= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F403)
	S558= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F404)
	S559= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F405)
	S560= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F406)
	S561= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F407)
	S562= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F408)
	S563= ICache.Hit=>FU.ICacheHit                              Premise(F409)
	S564= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F410)
	S565= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F411)
	S566= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F412)
	S567= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F413)
	S568= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F414)
	S569= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F415)
	S570= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F416)
	S571= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F417)
	S572= IR_WB.Out20_16=>GPR.WReg                              Premise(F418)
	S573= IMMU.Addr=>IAddrReg.In                                Premise(F419)
	S574= PC.Out=>ICache.IEA                                    Premise(F420)
	S575= ICache.IEA=addr+4                                     Path(S545,S574)
	S576= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S575)
	S577= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S576,S553)
	S578= FU.ICacheHit=ICacheHit(addr+4)                        Path(S576,S563)
	S579= PC.Out=>ICache.IEA                                    Premise(F421)
	S580= IMem.MEM8WordOut=>ICache.WData                        Premise(F422)
	S581= ICache.Out=>ICacheReg.In                              Premise(F423)
	S582= PC.Out=>IMMU.IEA                                      Premise(F424)
	S583= IMMU.IEA=addr+4                                       Path(S545,S582)
	S584= CP0.ASID=>IMMU.PID                                    Premise(F425)
	S585= IMMU.PID=pid                                          Path(S546,S584)
	S586= IMMU.Addr={pid,addr+4}                                IMMU-Search(S585,S583)
	S587= IAddrReg.In={pid,addr+4}                              Path(S586,S573)
	S588= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S585,S583)
	S589= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S588,S554)
	S590= IAddrReg.Out=>IMem.RAddr                              Premise(F426)
	S591= IMem.RAddr={pid,addr}                                 Path(S540,S590)
	S592= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S591,S524)
	S593= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S591,S524)
	S594= ICache.WData=IMemGet8Word({pid,addr})                 Path(S593,S580)
	S595= ICacheReg.Out=>IRMux.CacheData                        Premise(F427)
	S596= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F428)
	S597= IMem.Out=>IRMux.MemData                               Premise(F429)
	S598= IRMux.MemData={12,rS,rD,UIMM}                         Path(S592,S597)
	S599= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S598)
	S600= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F430)
	S601= ICache.Out=>IR_ID.In                                  Premise(F431)
	S602= IRMux.Out=>IR_ID.In                                   Premise(F432)
	S603= IR_ID.In={12,rS,rD,UIMM}                              Path(S599,S602)
	S604= ICache.Out=>IR_IMMU.In                                Premise(F433)
	S605= IR_DMMU2.Out=>IR_WB.In                                Premise(F434)
	S606= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F435)
	S607= LIMMEXT.In=UIMM                                       Path(S539,S606)
	S608= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S607)
	S609= B_EX.In={16{0},UIMM}                                  Path(S608,S548)
	S610= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F436)
	S611= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F437)
	S612= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F438)
	S613= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F439)
	S614= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F440)
	S615= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F441)
	S616= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F442)
	S617= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F443)
	S618= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F444)
	S619= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F445)
	S620= IR_EX.Out31_26=>CU_EX.Op                              Premise(F446)
	S621= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F447)
	S622= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F448)
	S623= CU_ID.IRFunc1=rD                                      Path(S538,S622)
	S624= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F449)
	S625= CU_ID.IRFunc2=rS                                      Path(S537,S624)
	S626= IR_ID.Out31_26=>CU_ID.Op                              Premise(F450)
	S627= CU_ID.Op=12                                           Path(S536,S626)
	S628= CU_ID.Func=alu_add                                    CU_ID(S627)
	S629= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F451)
	S630= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F452)
	S631= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F453)
	S632= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F454)
	S633= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F455)
	S634= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F456)
	S635= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F457)
	S636= IR_WB.Out31_26=>CU_WB.Op                              Premise(F458)
	S637= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F459)
	S638= CtrlA_EX=0                                            Premise(F460)
	S639= CtrlB_EX=0                                            Premise(F461)
	S640= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S495,S639)
	S641= CtrlALUOut_MEM=0                                      Premise(F462)
	S642= CtrlALUOut_DMMU1=1                                    Premise(F463)
	S643= CtrlALUOut_DMMU2=0                                    Premise(F464)
	S644= CtrlALUOut_WB=1                                       Premise(F465)
	S645= CtrlA_MEM=0                                           Premise(F466)
	S646= CtrlA_WB=1                                            Premise(F467)
	S647= CtrlB_MEM=0                                           Premise(F468)
	S648= CtrlB_WB=1                                            Premise(F469)
	S649= CtrlICache=0                                          Premise(F470)
	S650= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S505,S649)
	S651= CtrlIMMU=0                                            Premise(F471)
	S652= CtrlIR_DMMU1=1                                        Premise(F472)
	S653= CtrlIR_DMMU2=0                                        Premise(F473)
	S654= CtrlIR_EX=0                                           Premise(F474)
	S655= CtrlIR_ID=0                                           Premise(F475)
	S656= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S511,S655)
	S657= CtrlIR_IMMU=0                                         Premise(F476)
	S658= CtrlIR_MEM=0                                          Premise(F477)
	S659= CtrlIR_WB=1                                           Premise(F478)
	S660= CtrlGPR=0                                             Premise(F479)
	S661= GPR[rS]=a                                             GPR-Hold(S516,S660)
	S662= CtrlIAddrReg=0                                        Premise(F480)
	S663= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S518,S662)
	S664= CtrlPC=0                                              Premise(F481)
	S665= CtrlPCInc=0                                           Premise(F482)
	S666= PC[CIA]=addr                                          PC-Hold(S521,S665)
	S667= PC[Out]=addr+4                                        PC-Hold(S522,S664,S665)
	S668= CtrlIMem=0                                            Premise(F483)
	S669= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S524,S668)
	S670= CtrlICacheReg=0                                       Premise(F484)
	S671= CtrlASIDIn=0                                          Premise(F485)
	S672= CtrlCP0=0                                             Premise(F486)
	S673= CP0[ASID]=pid                                         CP0-Hold(S528,S672)
	S674= CtrlEPCIn=0                                           Premise(F487)
	S675= CtrlExCodeIn=0                                        Premise(F488)
	S676= CtrlIRMux=0                                           Premise(F489)

WB	S677= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S640)
	S678= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S640)
	S679= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S640)
	S680= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S656)
	S681= IR_ID.Out31_26=12                                     IR-Out(S656)
	S682= IR_ID.Out25_21=rS                                     IR-Out(S656)
	S683= IR_ID.Out20_16=rD                                     IR-Out(S656)
	S684= IR_ID.Out15_0=UIMM                                    IR-Out(S656)
	S685= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S663)
	S686= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S663)
	S687= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S663)
	S688= PC.CIA=addr                                           PC-Out(S666)
	S689= PC.CIA31_28=addr[31:28]                               PC-Out(S666)
	S690= PC.Out=addr+4                                         PC-Out(S667)
	S691= CP0.ASID=pid                                          CP0-Read-ASID(S673)
	S692= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F684)
	S693= LIMMEXT.Out=>B_EX.In                                  Premise(F685)
	S694= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F686)
	S695= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F687)
	S696= FU.Bub_IF=>CU_IF.Bub                                  Premise(F688)
	S697= FU.Halt_IF=>CU_IF.Halt                                Premise(F689)
	S698= ICache.Hit=>CU_IF.ICacheHit                           Premise(F690)
	S699= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F691)
	S700= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F692)
	S701= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F693)
	S702= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F694)
	S703= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F695)
	S704= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F696)
	S705= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F697)
	S706= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F698)
	S707= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F699)
	S708= ICache.Hit=>FU.ICacheHit                              Premise(F700)
	S709= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F701)
	S710= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F702)
	S711= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F703)
	S712= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F704)
	S713= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F705)
	S714= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F706)
	S715= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F707)
	S716= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F708)
	S717= IR_WB.Out20_16=>GPR.WReg                              Premise(F709)
	S718= IMMU.Addr=>IAddrReg.In                                Premise(F710)
	S719= PC.Out=>ICache.IEA                                    Premise(F711)
	S720= ICache.IEA=addr+4                                     Path(S690,S719)
	S721= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S720)
	S722= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S721,S698)
	S723= FU.ICacheHit=ICacheHit(addr+4)                        Path(S721,S708)
	S724= PC.Out=>ICache.IEA                                    Premise(F712)
	S725= IMem.MEM8WordOut=>ICache.WData                        Premise(F713)
	S726= ICache.Out=>ICacheReg.In                              Premise(F714)
	S727= PC.Out=>IMMU.IEA                                      Premise(F715)
	S728= IMMU.IEA=addr+4                                       Path(S690,S727)
	S729= CP0.ASID=>IMMU.PID                                    Premise(F716)
	S730= IMMU.PID=pid                                          Path(S691,S729)
	S731= IMMU.Addr={pid,addr+4}                                IMMU-Search(S730,S728)
	S732= IAddrReg.In={pid,addr+4}                              Path(S731,S718)
	S733= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S730,S728)
	S734= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S733,S699)
	S735= IAddrReg.Out=>IMem.RAddr                              Premise(F717)
	S736= IMem.RAddr={pid,addr}                                 Path(S685,S735)
	S737= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S736,S669)
	S738= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S736,S669)
	S739= ICache.WData=IMemGet8Word({pid,addr})                 Path(S738,S725)
	S740= ICacheReg.Out=>IRMux.CacheData                        Premise(F718)
	S741= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F719)
	S742= IMem.Out=>IRMux.MemData                               Premise(F720)
	S743= IRMux.MemData={12,rS,rD,UIMM}                         Path(S737,S742)
	S744= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S743)
	S745= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F721)
	S746= ICache.Out=>IR_ID.In                                  Premise(F722)
	S747= IRMux.Out=>IR_ID.In                                   Premise(F723)
	S748= IR_ID.In={12,rS,rD,UIMM}                              Path(S744,S747)
	S749= ICache.Out=>IR_IMMU.In                                Premise(F724)
	S750= IR_DMMU2.Out=>IR_WB.In                                Premise(F725)
	S751= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F726)
	S752= LIMMEXT.In=UIMM                                       Path(S684,S751)
	S753= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S752)
	S754= B_EX.In={16{0},UIMM}                                  Path(S753,S693)
	S755= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F727)
	S756= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F728)
	S757= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F729)
	S758= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F730)
	S759= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F731)
	S760= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F732)
	S761= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F733)
	S762= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F734)
	S763= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F735)
	S764= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F736)
	S765= IR_EX.Out31_26=>CU_EX.Op                              Premise(F737)
	S766= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F738)
	S767= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F739)
	S768= CU_ID.IRFunc1=rD                                      Path(S683,S767)
	S769= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F740)
	S770= CU_ID.IRFunc2=rS                                      Path(S682,S769)
	S771= IR_ID.Out31_26=>CU_ID.Op                              Premise(F741)
	S772= CU_ID.Op=12                                           Path(S681,S771)
	S773= CU_ID.Func=alu_add                                    CU_ID(S772)
	S774= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F742)
	S775= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F743)
	S776= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F744)
	S777= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F745)
	S778= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F746)
	S779= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F747)
	S780= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F748)
	S781= IR_WB.Out31_26=>CU_WB.Op                              Premise(F749)
	S782= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F750)
	S783= CtrlA_EX=0                                            Premise(F751)
	S784= CtrlB_EX=0                                            Premise(F752)
	S785= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S640,S784)
	S786= CtrlALUOut_MEM=0                                      Premise(F753)
	S787= CtrlALUOut_DMMU1=0                                    Premise(F754)
	S788= CtrlALUOut_DMMU2=0                                    Premise(F755)
	S789= CtrlALUOut_WB=0                                       Premise(F756)
	S790= CtrlA_MEM=0                                           Premise(F757)
	S791= CtrlA_WB=0                                            Premise(F758)
	S792= CtrlB_MEM=0                                           Premise(F759)
	S793= CtrlB_WB=0                                            Premise(F760)
	S794= CtrlICache=0                                          Premise(F761)
	S795= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S650,S794)
	S796= CtrlIMMU=0                                            Premise(F762)
	S797= CtrlIR_DMMU1=0                                        Premise(F763)
	S798= CtrlIR_DMMU2=0                                        Premise(F764)
	S799= CtrlIR_EX=0                                           Premise(F765)
	S800= CtrlIR_ID=0                                           Premise(F766)
	S801= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S656,S800)
	S802= CtrlIR_IMMU=0                                         Premise(F767)
	S803= CtrlIR_MEM=0                                          Premise(F768)
	S804= CtrlIR_WB=0                                           Premise(F769)
	S805= CtrlGPR=1                                             Premise(F770)
	S806= CtrlIAddrReg=0                                        Premise(F771)
	S807= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S663,S806)
	S808= CtrlPC=0                                              Premise(F772)
	S809= CtrlPCInc=0                                           Premise(F773)
	S810= PC[CIA]=addr                                          PC-Hold(S666,S809)
	S811= PC[Out]=addr+4                                        PC-Hold(S667,S808,S809)
	S812= CtrlIMem=0                                            Premise(F774)
	S813= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S669,S812)
	S814= CtrlICacheReg=0                                       Premise(F775)
	S815= CtrlASIDIn=0                                          Premise(F776)
	S816= CtrlCP0=0                                             Premise(F777)
	S817= CP0[ASID]=pid                                         CP0-Hold(S673,S816)
	S818= CtrlEPCIn=0                                           Premise(F778)
	S819= CtrlExCodeIn=0                                        Premise(F779)
	S820= CtrlIRMux=0                                           Premise(F780)

POST	S785= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S640,S784)
	S795= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S650,S794)
	S801= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S656,S800)
	S807= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S663,S806)
	S810= PC[CIA]=addr                                          PC-Hold(S666,S809)
	S811= PC[Out]=addr+4                                        PC-Hold(S667,S808,S809)
	S813= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S669,S812)
	S817= CP0[ASID]=pid                                         CP0-Hold(S673,S816)

