$date
	Sun Oct 23 01:35:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#909357
b1100 !
1"
#909358
b1100 &
b1100 %
1$
#909359
0"
#909362
b110 &
b110 %
#909366
b11 &
b11 %
#909370
b1010 &
b1010 %
#909374
b101 &
b101 %
#909378
b10000 &
b10000 %
#909382
b1000 &
b1000 %
#909386
b100 &
b100 %
#909390
b10 &
b10 %
#909394
b1 &
b1 %
1#
#909398
b0 &
0#
b0 %
0$
#1900427
b1 !
1"
#1900430
b1 &
b1 %
1$
#1900431
0"
#1900434
1#
#1900438
b0 &
0#
b0 %
0$
#2911610
b10110 &
b10110 %
1$
b10110 !
1"
#2911611
0"
#2911614
b1011 &
b1011 %
#2911618
b100010 &
b100010 %
#2911622
b10001 &
b10001 %
#2911626
b110100 &
b110100 %
#2911630
b11010 &
b11010 %
#2911634
b1101 &
b1101 %
#2911638
b101000 &
b101000 %
#2911642
b10100 &
b10100 %
#2911646
b1010 &
b1010 %
#2911650
b101 &
b101 %
#2911654
b10000 &
b10000 %
#2911658
b1000 &
b1000 %
#2911662
b100 &
b100 %
#2911666
b10 &
b10 %
#2911670
b1 &
1#
b1 %
#2911674
b0 &
b0 %
0#
0$
#4500012
