INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_D.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_H
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_axon_addr_inputdata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_axon_addr_inputdata
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_axon_addr_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_axon_addr_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_input
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_output
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_top_lvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/dmux_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmux_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/filter_microsequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_microsequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_microsequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/mux_between_channels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_between_channels
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onedconv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onedconv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/output_microsequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_microsequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/reg_en_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_en_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_input
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/simple_dual_two_clocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_two_clocks
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/systolic_out_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_out_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lvl_io_control
INFO: [VRFC 10-311] analyzing module top_lvl_with_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sim_1/new/onedconv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onedconv_tb
