Time resolution is 1 ps
$finish called at time : 240 ns : File "C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen240/Lab6_ALU_and_Multiplexers/SystemVerilog/Lab6_ALU/Lab6_ALU.sim/sim_1/behav/xsim/Lab6_ALU_tb.v" Line 132
