Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 10 21:53:00 2025
| Host         : YanX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   446 |
|    Minimum number of control sets                        |   446 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2856 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   446 |
| >= 0 to < 4        |   439 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             476 |          266 |
| No           | Yes                   | No                     |             218 |          149 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |             120 |           87 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                      Enable Signal                      |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  student_top_inst/seg_driver/count_reg[4]_0             |                                                         | student_top_inst/seg_driver/count_reg[4]_1             |                1 |              1 |         1.00 |
|  student_top_inst/seg_driver/count_reg[4]_1             |                                                         | student_top_inst/seg_driver/count_reg[4]_0             |                1 |              1 |         1.00 |
|  controller_inst/ro_user_tx_data_reg[4]_LDC_i_1_n_0     |                                                         | controller_inst/ro_user_tx_data_reg[4]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  controller_inst/ro_user_tx_data_reg[3]_LDC_i_1_n_0     |                                                         | controller_inst/ro_user_tx_data_reg[3]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  controller_inst/ro_user_tx_data_reg[1]_LDC_i_1_n_0     |                                                         | controller_inst/ro_user_tx_data_reg[1]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  controller_inst/ro_user_tx_data_reg[2]_LDC_i_1_n_0     |                                                         | controller_inst/ro_user_tx_data_reg[2]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  controller_inst/ro_user_tx_data_reg[0]_LDC_i_1_n_0     |                                                         | controller_inst/ro_user_tx_data_reg[0]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  controller_inst/ro_user_tx_data_reg[5]_LDC_i_1_n_0     |                                                         | controller_inst/ro_user_tx_data_reg[5]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  controller_inst/ro_user_tx_data_reg[7]_LDC_i_1_n_0     |                                                         | controller_inst/ro_user_tx_data_reg[7]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  controller_inst/ro_user_tx_data_reg[6]_LDC_i_1_n_0     |                                                         | controller_inst/ro_user_tx_data_reg[6]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[7]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[6]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[116]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[10]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[0]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[115]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[122]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[119]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[116]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[112]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[113]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[117]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[120]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[11]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[114]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[121]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[118]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[125]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[126]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[123]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[124]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[127]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[128]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[129]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[130]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[12]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[131]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[132]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[133]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[136]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[134]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[141]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[142]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[13]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[139]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[137]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[143]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[15]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[135]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[138]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[140]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[14]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[26]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[27]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[2]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[138]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[138]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[22]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[23]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[17]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[21]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[25]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[30]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[16]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[1]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[24]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[20]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[36]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[37]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[34]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[35]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[33]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[3]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[31]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[32]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[5]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[4]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[7]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/r_every_component_reg[6]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[10]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[0]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[122]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[118]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  controller_inst/Q[0]                                   |                                                         | student_top_inst/SPIC_Pipeline_u/AR[0]                 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[10]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[10]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[0]_LDC_i_1_n_0   |                                                         | controller_inst/r_every_component_reg[0]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[122]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[122]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[118]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[118]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[115]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[115]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[120]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[120]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[117]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[117]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[113]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[113]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[116]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[116]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[114]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[114]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[121]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[121]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[11]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[11]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[112]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[112]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[119]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[119]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[134]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[134]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[123]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[123]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[128]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[128]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[129]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[129]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[12]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[12]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[130]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[130]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[125]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[125]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[127]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[127]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[131]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[131]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[124]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[124]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[126]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[126]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[132]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[132]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[133]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[133]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[115]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[14]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[14]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[136]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[136]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[13]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[13]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[135]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[135]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[15]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[15]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[141]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[141]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[140]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[140]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[143]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[143]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[142]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[142]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[139]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[139]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[137]_LDC_i_1_n_0 |                                                         | controller_inst/r_every_component_reg[137]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[25]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[25]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[30]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[30]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[2]_LDC_i_1_n_0   |                                                         | controller_inst/r_every_component_reg[2]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[1]_LDC_i_1_n_0   |                                                         | controller_inst/r_every_component_reg[1]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[22]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[22]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[27]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[27]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[17]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[17]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[21]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[21]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[23]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[23]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[24]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[24]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[26]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[26]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[20]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[20]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[16]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[16]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[36]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[36]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[37]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[37]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[3]_LDC_i_1_n_0   |                                                         | controller_inst/r_every_component_reg[3]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[35]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[35]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[33]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[33]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[32]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[32]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[31]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[31]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[34]_LDC_i_1_n_0  |                                                         | controller_inst/r_every_component_reg[34]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[5]_LDC_i_1_n_0   |                                                         | controller_inst/r_every_component_reg[5]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[4]_LDC_i_1_n_0   |                                                         | controller_inst/r_every_component_reg[4]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[7]_LDC_i_1_n_0   |                                                         | controller_inst/r_every_component_reg[7]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  controller_inst/r_every_component_reg[6]_LDC_i_1_n_0   |                                                         | controller_inst/r_every_component_reg[6]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        |                                                         |                                                        |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[120]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        |                                                         | controller_inst/ro_user_tx_data_reg[4]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        |                                                         | controller_inst/ro_user_tx_data_reg[2]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        |                                                         | controller_inst/ro_user_tx_data_reg[1]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        |                                                         | controller_inst/ro_user_tx_data_reg[3]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        |                                                         | controller_inst/ro_user_tx_data_reg[0]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        |                                                         | controller_inst/ro_user_tx_data_reg[5]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        |                                                         | controller_inst/ro_user_tx_data_reg[6]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        |                                                         | controller_inst/ro_user_tx_data_reg[7]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[117]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        | controller_inst/ro_user_tx_data[7]_P_i_1_n_0            | controller_inst/ro_user_tx_data_reg[4]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        | controller_inst/ro_user_tx_data[7]_P_i_1_n_0            | controller_inst/ro_user_tx_data_reg[3]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        | controller_inst/ro_user_tx_data[7]_P_i_1_n_0            | controller_inst/ro_user_tx_data_reg[1]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        | controller_inst/ro_user_tx_data[7]_P_i_1_n_0            | controller_inst/ro_user_tx_data_reg[2]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        | controller_inst/ro_user_tx_data[7]_P_i_1_n_0            | controller_inst/ro_user_tx_data_reg[0]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        | controller_inst/ro_user_tx_data[7]_P_i_1_n_0            | controller_inst/ro_user_tx_data_reg[5]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        | controller_inst/ro_user_tx_data[7]_P_i_1_n_0            | controller_inst/ro_user_tx_data_reg[7]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  w_user_clk_BUFG                                        | controller_inst/ro_user_tx_data[7]_P_i_1_n_0            | controller_inst/ro_user_tx_data_reg[6]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[113]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[114]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[121]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[11]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         |                                                        |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[112]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[119]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[134]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[123]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[128]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[129]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[12]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[130]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[125]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[127]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[131]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[124]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[126]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[132]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[133]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[138]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[14]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[136]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[13]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[135]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[15]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[141]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[140]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[143]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[142]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[139]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[137]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[25]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[30]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[2]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[1]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[22]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[27]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[17]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[21]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[23]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[24]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[26]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[20]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[16]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[36]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[37]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[3]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[35]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[33]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[32]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[31]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[34]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[5]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  PLL_inst/inst/clk_out1                                 | controller_inst/r_every_component                       | controller_inst/r_every_component_reg[4]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  controller_inst/ro_virtual_key_reg[2]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_key_reg[2]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_key_reg[3]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_key_reg[3]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_key_reg[4]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_key_reg[4]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_key_reg[1]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_key_reg[1]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_key_reg[5]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_key_reg[5]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_key_reg[8]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_key_reg[8]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[17]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[17]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[10]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[10]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_key_reg[7]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_key_reg[7]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[12]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[12]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[13]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[13]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[15]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[15]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[14]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[14]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[16]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[16]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_key_reg[6]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_key_reg[6]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[11]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[11]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[26]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[26]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[22]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[22]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[18]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[18]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[24]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[24]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[1]_LDC_i_1_n_0       |                                                         | controller_inst/ro_virtual_sw_reg[1]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[20]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[20]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[19]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[19]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[23]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[23]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[25]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[25]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[21]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[21]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[27]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[27]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[2]_LDC_i_1_n_0       |                                                         | controller_inst/ro_virtual_sw_reg[2]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[33]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[33]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[30]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[30]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[34]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[34]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[31]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[31]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[35]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[35]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[28]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[28]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[36]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[36]_LDC_i_2_n_0      |                2 |              2 |         1.00 |
|  controller_inst/ro_virtual_sw_reg[29]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[29]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[32]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[32]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[46]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[46]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[44]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[44]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[38]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[38]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[40]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[40]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[42]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[42]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[41]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[41]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[3]_LDC_i_1_n_0       |                                                         | controller_inst/ro_virtual_sw_reg[3]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[39]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[39]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[45]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[45]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[37]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[37]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[49]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[49]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[50]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[50]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[51]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[51]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[52]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[52]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[47]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[47]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[48]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[48]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[53]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[53]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[55]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[55]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[54]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[54]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[4]_LDC_i_1_n_0       |                                                         | controller_inst/ro_virtual_sw_reg[4]_LDC_i_2_n_0       |                2 |              2 |         1.00 |
|  controller_inst/ro_virtual_sw_reg[57]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[57]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[6]_LDC_i_1_n_0       |                                                         | controller_inst/ro_virtual_sw_reg[6]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[60]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[60]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[56]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[56]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[5]_LDC_i_1_n_0       |                                                         | controller_inst/ro_virtual_sw_reg[5]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[58]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[58]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[61]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[61]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[59]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[59]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[63]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[63]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[62]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[62]_LDC_i_2_n_0      |                2 |              2 |         1.00 |
|  controller_inst/ro_virtual_sw_reg[64]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[64]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[9]_LDC_i_1_n_0       |                                                         | controller_inst/ro_virtual_sw_reg[9]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[7]_LDC_i_1_n_0       |                                                         | controller_inst/ro_virtual_sw_reg[7]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[8]_LDC_i_1_n_0       |                                                         | controller_inst/ro_virtual_sw_reg[8]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  controller_inst/ro_virtual_sw_reg[43]_LDC_i_1_n_0      |                                                         | controller_inst/ro_virtual_sw_reg[43]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[44]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[44]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[38]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[38]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[25]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[37]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[40]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | student_top_inst/seg_driver/count_reg[4]_0             |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | student_top_inst/seg_driver/count_reg[4]_1             |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[2]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[3]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[4]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[4]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[1]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[3]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[2]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[1]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[5]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[5]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[14]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[8]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[17]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[17]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[7]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[6]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[10]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[7]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[12]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[13]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[12]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[10]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[11]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[15]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[15]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[13]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[14]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[16]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[16]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[6]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[11]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_key_reg[8]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[26]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[19]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[22]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[22]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[18]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[23]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[20]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[24]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[24]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[1]_LDC_i_1_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[25]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[18]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[20]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[19]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[21]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[1]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[23]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[40]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[42]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[43]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[41]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[3]_LDC_i_1_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[41]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[39]_LDC_i_2_n_0      |                2 |              2 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[39]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[42]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[43]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[45]_LDC_i_1_n_0      |                2 |              2 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[37]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[54]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[49]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[46]_LDC_i_2_n_0      |                2 |              2 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[48]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[50]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[50]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[49]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[51]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[52]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[47]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[4]_LDC_i_2_n_0       |                2 |              2 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[47]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[48]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[51]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[53]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[53]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[55]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[54]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[55]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[4]_LDC_i_1_n_0       |                2 |              2 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[64]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[57]_LDC_i_1_n_0      |                2 |              2 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[6]_LDC_i_1_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[6]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[60]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[60]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[52]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[56]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[5]_LDC_i_1_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[59]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[61]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[58]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[57]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[56]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[5]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[61]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[59]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[62]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[58]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[63]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[62]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[63]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[64]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[9]_LDC_i_1_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[7]_LDC_i_1_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[8]_LDC_i_1_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[8]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[9]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[7]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[26]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[21]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[28]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[36]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[27]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[2]_LDC_i_1_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[32]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[33]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[29]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[30]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[34]_LDC_i_1_n_0      |                2 |              2 |         1.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[34]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[30]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[31]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[35]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[2]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[27]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[28]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[31]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[33]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[35]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[36]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[29]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[32]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[45]_LDC_i_2_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[46]_LDC_i_1_n_0      |                1 |              2 |         2.00 |
|  PLL_inst/inst/clk_out1                                 |                                                         | controller_inst/ro_virtual_sw_reg[3]_LDC_i_2_n_0       |                1 |              2 |         2.00 |
|  w_user_clk_BUFG                                        | uart_drive_inst/rst_gen_module_inst/r_cnt[7]_i_1__1_n_0 |                                                        |                2 |              8 |         4.00 |
|  w_user_clk_BUFG                                        | controller_inst/E[0]                                    | uart_drive_inst/rst_gen_module_inst/AS[0]              |                2 |              8 |         4.00 |
|  w_user_clk_BUFG                                        | controller_inst/r_cnt                                   | uart_drive_inst/rst_gen_module_inst/AS[0]              |                3 |              8 |         2.67 |
|  w_user_clk_BUFG                                        |                                                         | uart_drive_inst/rst_gen_module_inst/AS[0]              |                7 |             15 |         2.14 |
|  w_user_clk_BUFG                                        | uart_drive_inst/uart_tx_inst/r_cnt                      | uart_drive_inst/rst_gen_module_inst/AS[0]              |                4 |             16 |         4.00 |
|  w_user_clk_BUFG                                        | uart_drive_inst/uart_rx_inst/r_cnt                      | uart_drive_inst/rst_gen_module_inst/AS[0]              |                6 |             16 |         2.67 |
|  PLL_inst/inst/clk_out1                                 |                                                         | student_top_inst/SPIC_Pipeline_u/AR[0]                 |               33 |             96 |         2.91 |
+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


