
*** Running vivado
    with args -log ebaz4205_DivideBy4_25MHz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_DivideBy4_25MHz_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ebaz4205_DivideBy4_25MHz_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1393.234 ; gain = 0.023 ; free physical = 235 ; free virtual = 5849
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_DivideBy4_25MHz_0
Command: synth_design -top ebaz4205_DivideBy4_25MHz_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 917876

*** Running vivado
    with args -log ebaz4205_DivideBy4_25MHz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_DivideBy4_25MHz_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ebaz4205_DivideBy4_25MHz_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1395.359 ; gain = 0.023 ; free physical = 18536 ; free virtual = 23235
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_DivideBy4_25MHz_0
Command: synth_design -top ebaz4205_DivideBy4_25MHz_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7926
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2045.496 ; gain = 371.770 ; free physical = 7408 ; free virtual = 12123
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.436; parent = 1117.708; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3026.664; parent = 2049.469; children = 977.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ebaz4205_DivideBy4_25MHz_0' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_DivideBy4_25MHz_0/synth/ebaz4205_DivideBy4_25MHz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DivideBy2N' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DivideBy2N' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ebaz4205_DivideBy4_25MHz_0' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_DivideBy4_25MHz_0/synth/ebaz4205_DivideBy4_25MHz_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2115.434 ; gain = 441.707 ; free physical = 7025 ; free virtual = 11746
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.436; parent = 1117.708; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3092.633; parent = 2115.438; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2133.246 ; gain = 459.520 ; free physical = 7185 ; free virtual = 11906
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.436; parent = 1117.708; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.445; parent = 2133.250; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2133.246 ; gain = 459.520 ; free physical = 7172 ; free virtual = 11895
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.436; parent = 1117.708; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.445; parent = 2133.250; children = 977.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.246 ; gain = 0.000 ; free physical = 7145 ; free virtual = 11869
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.996 ; gain = 0.000 ; free physical = 7253 ; free virtual = 11991
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2236.996 ; gain = 0.000 ; free physical = 7248 ; free virtual = 11986
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7326 ; free virtual = 12077
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.436; parent = 1117.708; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7344 ; free virtual = 12095
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.436; parent = 1117.708; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7372 ; free virtual = 12125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.436; parent = 1117.708; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7498 ; free virtual = 12268
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.436; parent = 1117.708; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7465 ; free virtual = 12263
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.436; parent = 1117.708; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 6588 ; free virtual = 11403
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.038; parent = 1189.433; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 6583 ; free virtual = 11397
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.075; parent = 1189.470; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 6565 ; free virtual = 11380
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.145; parent = 1189.539; children = 123.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7230 ; free virtual = 12040
Synthesis current peak Physical Memory [PSS] (MB): peak = 1317.164; parent = 1191.631; children = 125.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7245 ; free virtual = 12055
Synthesis current peak Physical Memory [PSS] (MB): peak = 1317.164; parent = 1191.633; children = 125.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7319 ; free virtual = 12129
Synthesis current peak Physical Memory [PSS] (MB): peak = 1317.164; parent = 1191.636; children = 125.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7402 ; free virtual = 12208
Synthesis current peak Physical Memory [PSS] (MB): peak = 1317.164; parent = 1191.636; children = 125.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7454 ; free virtual = 12260
Synthesis current peak Physical Memory [PSS] (MB): peak = 1317.164; parent = 1191.636; children = 125.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7444 ; free virtual = 12251
Synthesis current peak Physical Memory [PSS] (MB): peak = 1317.164; parent = 1191.636; children = 125.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |FDCE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7430 ; free virtual = 12236
Synthesis current peak Physical Memory [PSS] (MB): peak = 1318.175; parent = 1192.113; children = 126.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.180; parent = 2204.984; children = 977.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2236.996 ; gain = 459.520 ; free physical = 7559 ; free virtual = 12365
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2236.996 ; gain = 563.270 ; free physical = 7546 ; free virtual = 12353
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.996 ; gain = 0.000 ; free physical = 7606 ; free virtual = 12413
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.996 ; gain = 0.000 ; free physical = 7860 ; free virtual = 12667
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 44959bea
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2236.996 ; gain = 841.637 ; free physical = 8066 ; free virtual = 12873
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy4_25MHz_0_synth_1/ebaz4205_DivideBy4_25MHz_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebaz4205_DivideBy4_25MHz_0, cache-ID = d8b83962a1b41fa4
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy4_25MHz_0_synth_1/ebaz4205_DivideBy4_25MHz_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_DivideBy4_25MHz_0_utilization_synth.rpt -pb ebaz4205_DivideBy4_25MHz_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 12:01:36 2023...
