<component id="system.pcie" name="pcie">
  <!-- On chip PCIe controller, including Phy-->
  <!-- For a minimum PCIe packet size of 84B at 8Gb/s per lane (PCIe 3.0), a new packet arrives every 84ns.
       the low bound of clock rate of a PCIe per lane logic is 120Mhz -->
  <param name="type" value="0"/> <!-- 1: low power; 0 high performance -->
  <param name="withPHY" value="1"/>
  <param name="clockrate" value="350"/>
  <param name="vdd" value="0"/><!-- 0 means using ITRS default vdd -->
  <param name="number_units" value="0"/>
  <param name="num_channels" value="8"/> <!-- 2 ,4 ,8 ,16 ,32 -->
  <stat name="duty_cycle" value="1.0"/> <!-- achievable max load <= 1.0 -->
  <stat name="total_load_perc" value="0.7"/> <!-- Percentage of total achieved load to total achieve-able bandwidth  -->
  <!-- McPAT does not track individual pcie controllers, instead, it takes the total accesses and calculate
       the average power per pcie controller or per channel. This is sufficient for most application. -->
</component>
