Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Oct 30 09:14:26 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  4531 |       |     23040 | 19.67 |
|   SLR1 -> SLR2                   |  2349 |       |           | 10.20 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   529 |     1 |           |       |
|   SLR2 -> SLR1                   |  2182 |       |           |  9.47 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   681 |     0 |           |       |
| SLR1 <-> SLR0                    | 10604 |       |     23040 | 46.02 |
|   SLR0 -> SLR1                   |  4726 |       |           | 20.51 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   583 |    55 |           |       |
|   SLR1 -> SLR0                   |  5878 |       |           | 25.51 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   741 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 15135 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2047 |  135 |
| SLR1      | 2246 |    0 | 5743 |
| SLR0      |  103 | 4623 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  50677 |  31039 |  7896 |  92.21 |  57.48 |  14.62 |
|   CLBL                     |  26830 |  16303 |  4071 |  91.63 |  55.68 |  13.90 |
|   CLBM                     |  23847 |  14736 |  3825 |  92.86 |  59.61 |  15.47 |
| CLB LUTs                   | 238557 | 144171 | 33954 |  54.26 |  33.37 |   7.86 |
|   LUT as Logic             | 204577 | 133549 | 31104 |  46.53 |  30.91 |   7.20 |
|     using O5 output only   |   2685 |    505 |   931 |   0.61 |   0.12 |   0.22 |
|     using O6 output only   | 136269 |  96704 | 18991 |  30.99 |  22.39 |   4.40 |
|     using O5 and O6        |  65623 |  36340 | 11182 |  14.93 |   8.41 |   2.59 |
|   LUT as Memory            |  33980 |  10622 |  2850 |  16.54 |   5.37 |   1.44 |
|     LUT as Distributed RAM |  20056 |   3837 |   936 |   9.76 |   1.94 |   0.47 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     84 |    215 |    80 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  19972 |   3622 |   856 |   9.72 |   1.83 |   0.43 |
|     LUT as Shift Register  |  13924 |   6785 |  1914 |   6.78 |   3.43 |   0.97 |
|       using O5 output only |      0 |      1 |     0 |   0.00 |  <0.01 |   0.00 |
|       using O6 output only |  10018 |   4960 |  1784 |   4.88 |   2.51 |   0.90 |
|       using O5 and O6      |   3906 |   1824 |   130 |   1.90 |   0.92 |   0.07 |
| CLB Registers              | 394572 | 199028 | 60682 |  44.87 |  23.04 |   7.02 |
| CARRY8                     |  14633 |   8808 |   299 |  26.62 |  16.31 |   0.55 |
| F7 Muxes                   |   2512 |   1725 |  1316 |   1.14 |   0.80 |   0.61 |
| F8 Muxes                   |     16 |    141 |    47 |   0.01 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  180.5 |  177.5 |    94 |  26.86 |  26.41 |  13.99 |
|   RAMB36/FIFO              |    174 |    174 |    92 |  25.89 |  25.89 |  13.69 |
|     RAMB36E2 only          |    174 |    174 |    92 |  25.89 |  25.89 |  13.69 |
|   RAMB18                   |     13 |      7 |     4 |   0.97 |   0.52 |   0.30 |
|     RAMB18E2 only          |     13 |      7 |     4 |   0.97 |   0.52 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     20 |     12 |     4 |   0.69 |   0.39 |   0.13 |
| Unique Control Sets        |   6578 |   2878 |  2621 |   5.98 |   2.66 |   2.43 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


