{"file":{"path":"D:\\TorrentDir\\Embedded Design Books Collection\\ASIC and FPGA Verification - A Guide To Component Modeling.pdf","name":"ASIC and FPGA Verification - A Guide To Component Modeling.pdf","ext":".pdf","length":3291356,"dir":"D:\\TorrentDir\\Embedded Design Books Collection","creation":"2021-11-30T23:28:44","lastaccess":"2021-12-01T20:37:59","lastwrite":"2021-11-30T23:45:26"},"hash":{"md5":"4916296A713539E80803559C324BE3A9","sha1":"DA3A145E70C0890FC132845D1B3146B96E563B14"},"tika":{"content-type":"application/pdf","creation-date":"2004-12-03T22:31:36","last-modified":"2005-12-04T18:30:51Z","last-save-date":"2005-12-04T18:30:51Z","x-parsed-by":["org.apache.tika.parser.DefaultParser","org.apache.tika.parser.pdf.PDFParser"],"access_permission.assemble_document":true,"access_permission.can_modify":true,"access_permission.can_print":true,"access_permission.can_print_degraded":true,"access_permission.extract_content":true,"access_permission.extract_for_accessibility":true,"access_permission.fill_in_form":true,"access_permission.modify_annotations":true,"created":"2004-12-03T22:31:36","date":"2005-12-04T18:30:51Z","dc.format":"application/pdf; version=1.5","dcterms.created":"2004-12-03T22:31:36Z","dcterms.modified":"2005-12-04T18:30:51Z","meta.creation-date":"2004-12-03T22:31:36Z","meta.save-date":"2005-12-04T18:30:51Z","modified":"2005-12-04T18:30:51Z","pdf.pdfversion":"1.5","pdf.charsperpage":["0","57","608","257","1408","2188","35","503","803","742","876","858","886","1023","296","2099","2844","2979","3140","2896","2225","1009","35","1847","2805","1984","2898","2671","1883","1882","2932","1252","1558","989","1991","2246","2361","2176","2237","2718","3470","1872","2343","3694","2108","2404","4644","2405","3501","3605","2897","2703","595","1948","35","2024","2175","2206","1741","2622","2135","2216","2387","2398","1348","1719","35","2191","1413","865","1949","2112","2340","2046","1194","1734","1215","1456","502","2089","2308","1310","1510","2741","394","1589","2056","2079","1885","1937","2284","757","35","1868","1644","1869","2343","2874","2062","2135","1039","2421","978","1793","2913","2277","2515","1474","2513","2680","2741","1911","1822","2409","553","2566","1777","1811","1789","2335","2408","2245","2469","1904","1877","1730","889","1901","2499","1877","2594","2583","1779","2494","1688","2238","2550","1470","1698","2513","2389","1862","893","1363","35","1913","1049","2161","2848","2571","2205","2137","1699","1847","2112","1951","1046","1712","1298","1819","2005","1806","1695","1018","1374","2555","2122","1217","1487","1558","1889","911","1585","1300","1448","1617","1194","2121","1687","1985","2682","2441","1777","3247","2777","2755","2482","2160","4252","2732","2598","2423","2155","2240","2029","1371","1761","2059","804","1533","2253","2070","2121","2486","2975","1264","1341","1353","35","2010","35","2335","2100","843","2212","1500","1633","1799","1498","1080","2093","910","881","983","1376","1225","1734","1992","1237","1903","2429","2033","1690","1787","1119","1717","1890","1768","1301","1714","1241","1682","1922","2291","1509","2522","2182","1955","1694","1230","1230","2013","1960","1486","1152","2090","2108","1658","2344","1343","1221","1200","2268","1515","2181","1355","530","1380","1360","1394","35","1918","2575","2637","2763","1559","2079","1318","2357","2228","2053","2383","2204","2015","398","871","1324","617","35","1967","2538","2212","3212","2708","2467","2554","2950","2616","3137","1814","2726","2305","2636","2273","2124","2111","1186","1242","2009","2772","2492","2544","2501","1572","1156","1767","2633","1726","2291","1888","2132","1267","1568","1686","956","909","712","1124","1042","2202","3389","2885","3233","3413","2953","3276","2216"],"pdf.docinfo.created":"2004-12-03T22:31:36Z","pdf.docinfo.modified":"2005-12-04T18:30:51Z","pdf.encrypted":false,"pdf.hasmarkedcontent":false,"pdf.hasxfa":false,"pdf.hasxmp":true,"pdf.unmappedunicodecharsperpage":["0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","6","0","0","0","0","0","2","0","4","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","8","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","8","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0"],"xmp.about":"uuid:a503552e-e989-4a3a-9b21-bb0552d21b95","xmp.createdate":"2004-12-04T01:31:36Z","xmp.metadatadate":"2005-12-04T11:30:51Z","xmp.modifydate":"2005-12-04T11:30:51Z","xmpmm.documentid":"uuid:85809c76-95d7-4156-bc1b-86d259d5781e"},"pdf":{"info":{"creationdate_error":"D:20041204013136+03'00'","moddate":"D:20051204113051-07'00'"},"pdfversion":"5","metadata":{"x__x":["3.1-701"],"about":["uuid:a503552e-e989-4a3a-9b21-bb0552d21b95"],"modifydate":["12/4/2005 10:30:51 PM"],"createdate":["12/4/2004 2:31:36 AM"],"metadatadate":["12/4/2005 10:30:51 PM"],"documentid":["uuid:85809c76-95d7-4156-bc1b-86d259d5781e"],"instanceid":["uuid:b3b0cafe-bd5b-488f-ab14-f484c7334d82"],"format":["application/pdf"],"seq":["RICHARD MUNDEN"],"text":["ASIC AND FPGA VERIFICATION: A GUIDE TO COMPONENT MODELING"]},"tampered":false,"appendable":false,"cryptomode":-1},"sha256":"67975A1C0530BBF3BEBE4D354E22BED2FED561F94D08EA8C8CCF152459865556","clean.language":"en","clean.title":"asic and fpga verification: a guide to component modeling","clean.pageCount":"337","clean.author":"richard munden","clean.creator":"richard munden"}