<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SHF: Small: Research on Standard Cell Layout to Facilitate the VLSI Technology Scaling</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>10/01/2021</AwardEffectiveDate>
<AwardExpirationDate>09/30/2024</AwardExpirationDate>
<AwardTotalIntnAmount>547894.00</AwardTotalIntnAmount>
<AwardAmount>547894</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
<PO_EMAI>sabasu@nsf.gov</PO_EMAI>
<PO_PHON>7032927843</PO_PHON>
</ProgramOfficer>
<AbstractNarration>Physical layout plays an essential role in the scaling of VLSI technology nodes. As the whole VLSI industry tries to sustain technology scaling, the paradigm is shifting from geometric scaling to design technology co-optimization, and soon to system technology co-optimization. The paradigm shifts require the advancement of physical-layout techniques to tackle the new problems related to sustaining the scaling of the technology. The project works on the advancement of standard cell layout in terms of analysis, synthesis, and optimization to embrace the demand of the design technology and system technology co-optimization. The objectives are to facilitate the scaling of VLSI technology nodes. The approach is to perform system and design co-optimization in the domain of physical layout. The outcome would benefit the whole VLSI ecosystem including consumers, markets, and research and development. The project is facilitating the advising of a diverse group of graduate and undergraduate students including minority, female students, and students under adverse circumstances.&lt;br/&gt;&lt;br/&gt;The research of technology scaling is focusing on four thrusts. (1) Routing analysis and unrouteable case diagnosis: The study analyzes the VLSI routeability and diagnoses the cause of the unrouteable cases to embrace the increasing complexity of the conditional design rules. (2) Library cell layout synthesis: The research automates the library standard cell layout to facilitate the technology scaling. (3) Design and system technology co-optimization with pitch scaling: The research facilitates design and system technology co-optimization with pitch scaling. (4) Extension of CMOS technologies and beyond: The exploration studies 3D devices, new materials, and novel architectures. The project outcomes include advanced methodology, theory, and algorithms for VLSI physical layout, and software packages for a suite of layout tools. The results are being disseminated for VLSI production via collaboration with research laboratories and technology companies.&lt;br/&gt;&lt;br/&gt;This award reflects NSF's statutory mission and has been deemed worthy of support through evaluation using the Foundation's intellectual merit and broader impacts review criteria.</AbstractNarration>
<MinAmdLetterDate>07/09/2021</MinAmdLetterDate>
<MaxAmdLetterDate>07/09/2021</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>1</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>2110419</AwardID>
<Investigator>
<FirstName>Chung-Kuan</FirstName>
<LastName>Cheng</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Chung-Kuan Cheng</PI_FULL_NAME>
<EmailAddress>ckcheng@ucsd.edu</EmailAddress>
<PI_PHON>8585346184</PI_PHON>
<NSF_ID>000443034</NSF_ID>
<StartDate>07/09/2021</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of California-San Diego</Name>
<CityName>La Jolla</CityName>
<ZipCode>920930934</ZipCode>
<PhoneNumber>8585344896</PhoneNumber>
<StreetAddress>Office of Contract &amp; Grant Admin</StreetAddress>
<StreetAddress2><![CDATA[9500 Gilman Drive, 0934]]></StreetAddress2>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
<CONGRESSDISTRICT>49</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>CA49</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>804355790</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>UNIVERSITY OF CALIFORNIA, SAN DIEGO</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>071549000</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[UC San Diego]]></Name>
<CityName>La Jolla</CityName>
<StateCode>CA</StateCode>
<ZipCode>920930934</ZipCode>
<StreetAddress><![CDATA[Cse Dept, Uc San Diego, Mail Cod]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>49</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>CA49</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<ProgramElement>
<Code>7798</Code>
<Text>Software &amp; Hardware Foundation</Text>
</ProgramElement>
<ProgramReference>
<Code>7923</Code>
<Text>SMALL PROJECT</Text>
</ProgramReference>
<ProgramReference>
<Code>7945</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYST</Text>
</ProgramReference>
<Appropriation>
<Code>0121</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2021~547894</FUND_OBLG>
</Award>
</rootTag>
