

================================================================
== Vitis HLS Report for 'color_convert'
================================================================
* Date:           Fri Sep  6 14:45:08 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        color_convert
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.520 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  42.000 ns|  42.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V" [color_convert/color_convert.cpp:24]   --->   Operation 8 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%curr_pixel_data_1 = extractvalue i32 %empty" [color_convert/color_convert.cpp:24]   --->   Operation 9 'extractvalue' 'curr_pixel_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%curr_pixel_keep = extractvalue i32 %empty" [color_convert/color_convert.cpp:24]   --->   Operation 10 'extractvalue' 'curr_pixel_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%curr_pixel_strb = extractvalue i32 %empty" [color_convert/color_convert.cpp:24]   --->   Operation 11 'extractvalue' 'curr_pixel_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%curr_pixel_user = extractvalue i32 %empty" [color_convert/color_convert.cpp:24]   --->   Operation 12 'extractvalue' 'curr_pixel_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%curr_pixel_last = extractvalue i32 %empty" [color_convert/color_convert.cpp:24]   --->   Operation 13 'extractvalue' 'curr_pixel_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_p1 = trunc i24 %curr_pixel_data_1" [color_convert/color_convert.hpp:21->color_convert/color_convert.cpp:25]   --->   Operation 14 'trunc' 'v_p1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_p2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %curr_pixel_data_1, i32 8, i32 15" [color_convert/color_convert.hpp:21->color_convert/color_convert.cpp:25]   --->   Operation 15 'partselect' 'v_p2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v_p3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %curr_pixel_data_1, i32 16, i32 23" [color_convert/color_convert.hpp:21->color_convert/color_convert.cpp:25]   --->   Operation 16 'partselect' 'v_p3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%c1_c1_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c1_c1" [color_convert/color_convert.cpp:32]   --->   Operation 17 'read' 'c1_c1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%c1_c2_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c1_c2" [color_convert/color_convert.cpp:32]   --->   Operation 18 'read' 'c1_c2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%c1_c3_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c1_c3" [color_convert/color_convert.cpp:32]   --->   Operation 19 'read' 'c1_c3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%bias_c1_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %bias_c1" [color_convert/color_convert.cpp:32]   --->   Operation 20 'read' 'bias_c1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln32_5 = trunc i10 %bias_c1_read" [color_convert/color_convert.cpp:32]   --->   Operation 21 'trunc' 'trunc_ln32_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%c2_c1_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c2_c1" [color_convert/color_convert.cpp:33]   --->   Operation 22 'read' 'c2_c1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%c2_c2_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c2_c2" [color_convert/color_convert.cpp:33]   --->   Operation 23 'read' 'c2_c2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%c2_c3_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c2_c3" [color_convert/color_convert.cpp:33]   --->   Operation 24 'read' 'c2_c3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%bias_c2_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %bias_c2" [color_convert/color_convert.cpp:33]   --->   Operation 25 'read' 'bias_c2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln33_5 = trunc i10 %bias_c2_read" [color_convert/color_convert.cpp:33]   --->   Operation 26 'trunc' 'trunc_ln33_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%c3_c1_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c3_c1" [color_convert/color_convert.cpp:34]   --->   Operation 27 'read' 'c3_c1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%c3_c2_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c3_c2" [color_convert/color_convert.cpp:34]   --->   Operation 28 'read' 'c3_c2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%c3_c3_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c3_c3" [color_convert/color_convert.cpp:34]   --->   Operation 29 'read' 'c3_c3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%bias_c3_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %bias_c3" [color_convert/color_convert.cpp:34]   --->   Operation 30 'read' 'bias_c3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i10 %bias_c3_read" [color_convert/color_convert.cpp:34]   --->   Operation 31 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %v_p1" [color_convert/color_convert.cpp:32]   --->   Operation 32 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i10 %c1_c1_read" [color_convert/color_convert.cpp:32]   --->   Operation 33 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (4.52ns)   --->   "%mul_ln32 = mul i18 %sext_ln32, i18 %zext_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 34 'mul' 'mul_ln32' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i18 %mul_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 35 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i8 %v_p2" [color_convert/color_convert.cpp:32]   --->   Operation 36 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i10 %c1_c2_read" [color_convert/color_convert.cpp:32]   --->   Operation 37 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (4.52ns)   --->   "%mul_ln32_1 = mul i18 %sext_ln32_1, i18 %zext_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 38 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i18 %mul_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 39 'trunc' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i10 %c2_c1_read" [color_convert/color_convert.cpp:33]   --->   Operation 40 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (4.52ns)   --->   "%mul_ln33 = mul i18 %sext_ln33, i18 %zext_ln32" [color_convert/color_convert.cpp:33]   --->   Operation 41 'mul' 'mul_ln33' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i18 %mul_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 42 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i10 %c2_c2_read" [color_convert/color_convert.cpp:33]   --->   Operation 43 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (4.52ns)   --->   "%mul_ln33_1 = mul i18 %sext_ln33_1, i18 %zext_ln32_1" [color_convert/color_convert.cpp:33]   --->   Operation 44 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i18 %mul_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 45 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i10 %c3_c1_read" [color_convert/color_convert.cpp:34]   --->   Operation 46 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (4.52ns)   --->   "%mul_ln34 = mul i18 %sext_ln34, i18 %zext_ln32" [color_convert/color_convert.cpp:34]   --->   Operation 47 'mul' 'mul_ln34' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i18 %mul_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 48 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i10 %c3_c2_read" [color_convert/color_convert.cpp:34]   --->   Operation 49 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (4.52ns)   --->   "%mul_ln34_1 = mul i18 %sext_ln34_1, i18 %zext_ln32_1" [color_convert/color_convert.cpp:34]   --->   Operation 50 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i18 %mul_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 51 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i18 %mul_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 52 'sext' 'sext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i18 %mul_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 53 'sext' 'sext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.07ns)   --->   "%add_ln32_8 = add i16 %trunc_ln32_1, i16 %trunc_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 54 'add' 'add_ln32_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (2.13ns)   --->   "%add_ln32 = add i19 %sext_ln32_3, i19 %sext_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 55 'add' 'add_ln32' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i8 %v_p3" [color_convert/color_convert.cpp:32]   --->   Operation 56 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln32_4 = sext i10 %c1_c3_read" [color_convert/color_convert.cpp:32]   --->   Operation 57 'sext' 'sext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (4.52ns)   --->   "%mul_ln32_2 = mul i18 %sext_ln32_4, i18 %zext_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 58 'mul' 'mul_ln32_2' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i18 %mul_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 59 'trunc' 'trunc_ln32_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln32_3 = trunc i16 %add_ln32_8" [color_convert/color_convert.cpp:32]   --->   Operation 60 'trunc' 'trunc_ln32_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln32_4 = trunc i18 %mul_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 61 'trunc' 'trunc_ln32_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln33_2 = sext i18 %mul_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 62 'sext' 'sext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln33_3 = sext i18 %mul_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 63 'sext' 'sext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.07ns)   --->   "%add_ln33_8 = add i16 %trunc_ln33_1, i16 %trunc_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 64 'add' 'add_ln33_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (2.13ns)   --->   "%add_ln33 = add i19 %sext_ln33_3, i19 %sext_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 65 'add' 'add_ln33' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln33_4 = sext i10 %c2_c3_read" [color_convert/color_convert.cpp:33]   --->   Operation 66 'sext' 'sext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (4.52ns)   --->   "%mul_ln33_2 = mul i18 %sext_ln33_4, i18 %zext_ln32_2" [color_convert/color_convert.cpp:33]   --->   Operation 67 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i18 %mul_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 68 'trunc' 'trunc_ln33_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = trunc i16 %add_ln33_8" [color_convert/color_convert.cpp:33]   --->   Operation 69 'trunc' 'trunc_ln33_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln33_4 = trunc i18 %mul_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 70 'trunc' 'trunc_ln33_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i18 %mul_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 71 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i18 %mul_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 72 'sext' 'sext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.07ns)   --->   "%add_ln34_8 = add i16 %trunc_ln34_1, i16 %trunc_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 73 'add' 'add_ln34_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (2.13ns)   --->   "%add_ln34 = add i19 %sext_ln34_3, i19 %sext_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 74 'add' 'add_ln34' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i10 %c3_c3_read" [color_convert/color_convert.cpp:34]   --->   Operation 75 'sext' 'sext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (4.52ns)   --->   "%mul_ln34_2 = mul i18 %sext_ln34_4, i18 %zext_ln32_2" [color_convert/color_convert.cpp:34]   --->   Operation 76 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i18 %mul_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 77 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i16 %add_ln34_8" [color_convert/color_convert.cpp:34]   --->   Operation 78 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i18 %mul_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 79 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.02>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln32_5 = sext i19 %add_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 80 'sext' 'sext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln32_6 = sext i18 %mul_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 81 'sext' 'sext_ln32_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_1 = add i20 %sext_ln32_5, i20 %sext_ln32_6" [color_convert/color_convert.cpp:32]   --->   Operation 82 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %bias_c1_read, i8 0" [color_convert/color_convert.cpp:32]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln32_7 = sext i18 %shl_ln" [color_convert/color_convert.cpp:32]   --->   Operation 84 'sext' 'sext_ln32_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_4 = add i16 %add_ln32_8, i16 %trunc_ln32_4" [color_convert/color_convert.cpp:32]   --->   Operation 85 'add' 'add_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln32_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln32_5, i8 0" [color_convert/color_convert.cpp:32]   --->   Operation 86 'bitconcatenate' 'trunc_ln32_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln32_2 = add i20 %sext_ln32_7, i20 %add_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 87 'add' 'add_ln32_2' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (1.91ns)   --->   "%add_ln32_5 = add i8 %trunc_ln32_3, i8 %trunc_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 88 'add' 'add_ln32_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln32_6 = add i16 %trunc_ln32_6, i16 %add_ln32_4" [color_convert/color_convert.cpp:32]   --->   Operation 89 'add' 'add_ln32_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %add_ln32_2, i32 19" [color_convert/color_convert.cpp:32]   --->   Operation 90 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln32_6, i32 8, i32 15" [color_convert/color_convert.cpp:32]   --->   Operation 91 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln32_6, i32 15" [color_convert/color_convert.cpp:32]   --->   Operation 92 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln32_5, i32 7" [color_convert/color_convert.cpp:32]   --->   Operation 93 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln32_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln32_6, i32 8, i32 14" [color_convert/color_convert.cpp:32]   --->   Operation 94 'partselect' 'trunc_ln32_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %add_ln32_2, i32 16, i32 19" [color_convert/color_convert.cpp:32]   --->   Operation 95 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln33_5 = sext i19 %add_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 96 'sext' 'sext_ln33_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln33_6 = sext i18 %mul_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 97 'sext' 'sext_ln33_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_1 = add i20 %sext_ln33_5, i20 %sext_ln33_6" [color_convert/color_convert.cpp:33]   --->   Operation 98 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %bias_c2_read, i8 0" [color_convert/color_convert.cpp:33]   --->   Operation 99 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln33_7 = sext i18 %shl_ln1" [color_convert/color_convert.cpp:33]   --->   Operation 100 'sext' 'sext_ln33_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_4 = add i16 %add_ln33_8, i16 %trunc_ln33_4" [color_convert/color_convert.cpp:33]   --->   Operation 101 'add' 'add_ln33_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln33_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln33_5, i8 0" [color_convert/color_convert.cpp:33]   --->   Operation 102 'bitconcatenate' 'trunc_ln33_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln33_2 = add i20 %sext_ln33_7, i20 %add_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 103 'add' 'add_ln33_2' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (1.91ns)   --->   "%add_ln33_5 = add i8 %trunc_ln33_3, i8 %trunc_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 104 'add' 'add_ln33_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln33_6 = add i16 %trunc_ln33_6, i16 %add_ln33_4" [color_convert/color_convert.cpp:33]   --->   Operation 105 'add' 'add_ln33_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %add_ln33_2, i32 19" [color_convert/color_convert.cpp:33]   --->   Operation 106 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln33_6, i32 8, i32 15" [color_convert/color_convert.cpp:33]   --->   Operation 107 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln33_6, i32 15" [color_convert/color_convert.cpp:33]   --->   Operation 108 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln33_5, i32 7" [color_convert/color_convert.cpp:33]   --->   Operation 109 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln33_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln33_6, i32 8, i32 14" [color_convert/color_convert.cpp:33]   --->   Operation 110 'partselect' 'trunc_ln33_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %add_ln33_2, i32 16, i32 19" [color_convert/color_convert.cpp:33]   --->   Operation 111 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln34_5 = sext i19 %add_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 112 'sext' 'sext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln34_6 = sext i18 %mul_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 113 'sext' 'sext_ln34_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_1 = add i20 %sext_ln34_5, i20 %sext_ln34_6" [color_convert/color_convert.cpp:34]   --->   Operation 114 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %bias_c3_read, i8 0" [color_convert/color_convert.cpp:34]   --->   Operation 115 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln34_7 = sext i18 %shl_ln2" [color_convert/color_convert.cpp:34]   --->   Operation 116 'sext' 'sext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_4 = add i16 %add_ln34_8, i16 %trunc_ln34_4" [color_convert/color_convert.cpp:34]   --->   Operation 117 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln34_5, i8 0" [color_convert/color_convert.cpp:34]   --->   Operation 118 'bitconcatenate' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln34_2 = add i20 %sext_ln34_7, i20 %add_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 119 'add' 'add_ln34_2' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln34_5 = add i8 %trunc_ln34_3, i8 %trunc_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 120 'add' 'add_ln34_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln34_6 = add i16 %trunc_ln34_6, i16 %add_ln34_4" [color_convert/color_convert.cpp:34]   --->   Operation 121 'add' 'add_ln34_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %add_ln34_2, i32 19" [color_convert/color_convert.cpp:34]   --->   Operation 122 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln34_6, i32 8, i32 15" [color_convert/color_convert.cpp:34]   --->   Operation 123 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln34_6, i32 15" [color_convert/color_convert.cpp:34]   --->   Operation 124 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln34_5, i32 7" [color_convert/color_convert.cpp:34]   --->   Operation 125 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln34_6, i32 8, i32 14" [color_convert/color_convert.cpp:34]   --->   Operation 126 'partselect' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %add_ln34_2, i32 16, i32 19" [color_convert/color_convert.cpp:34]   --->   Operation 127 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.90>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i1 %tmp_5" [color_convert/color_convert.cpp:32]   --->   Operation 128 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i1 %tmp_5" [color_convert/color_convert.cpp:32]   --->   Operation 129 'zext' 'zext_ln32_4' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (1.91ns)   --->   "%add_ln32_3 = add i8 %zext_ln32_3, i8 %trunc_ln" [color_convert/color_convert.cpp:32]   --->   Operation 130 'add' 'add_ln32_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.87ns)   --->   "%add_ln32_7 = add i7 %zext_ln32_4, i7 %trunc_ln32_7" [color_convert/color_convert.cpp:32]   --->   Operation 131 'add' 'add_ln32_7' <Predicate = (tmp_3)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.73ns)   --->   "%icmp_ln32 = icmp_eq  i4 %tmp, i4 15" [color_convert/color_convert.cpp:32]   --->   Operation 132 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.73ns)   --->   "%icmp_ln32_1 = icmp_eq  i4 %tmp, i4 0" [color_convert/color_convert.cpp:32]   --->   Operation 133 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln32_3, i32 7" [color_convert/color_convert.cpp:32]   --->   Operation 134 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%xor_ln32_2 = xor i1 %tmp_6, i1 1" [color_convert/color_convert.cpp:32]   --->   Operation 135 'xor' 'xor_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln32)   --->   "%select_ln32 = select i1 %tmp_6, i1 %icmp_ln32_1, i1 %icmp_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 136 'select' 'select_ln32' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln32)   --->   "%select_ln32_3 = select i1 %tmp_4, i1 %select_ln32, i1 %icmp_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 137 'select' 'select_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln32 = or i1 %select_ln32_3, i1 %tmp_3" [color_convert/color_convert.cpp:32]   --->   Operation 138 'or' 'or_ln32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%and_ln32 = and i1 %icmp_ln32, i1 %xor_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 139 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32_1 = and i1 %and_ln32, i1 %tmp_4" [color_convert/color_convert.cpp:32]   --->   Operation 140 'and' 'and_ln32_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i1 %tmp_9" [color_convert/color_convert.cpp:33]   --->   Operation 141 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i1 %tmp_9" [color_convert/color_convert.cpp:33]   --->   Operation 142 'zext' 'zext_ln33_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (1.91ns)   --->   "%add_ln33_3 = add i8 %zext_ln33, i8 %trunc_ln1" [color_convert/color_convert.cpp:33]   --->   Operation 143 'add' 'add_ln33_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.87ns)   --->   "%add_ln33_7 = add i7 %zext_ln33_1, i7 %trunc_ln33_7" [color_convert/color_convert.cpp:33]   --->   Operation 144 'add' 'add_ln33_7' <Predicate = (tmp_7)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.73ns)   --->   "%icmp_ln33 = icmp_eq  i4 %tmp_1, i4 15" [color_convert/color_convert.cpp:33]   --->   Operation 145 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.73ns)   --->   "%icmp_ln33_1 = icmp_eq  i4 %tmp_1, i4 0" [color_convert/color_convert.cpp:33]   --->   Operation 146 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln33_3, i32 7" [color_convert/color_convert.cpp:33]   --->   Operation 147 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln33_1)   --->   "%xor_ln33_2 = xor i1 %tmp_10, i1 1" [color_convert/color_convert.cpp:33]   --->   Operation 148 'xor' 'xor_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln33)   --->   "%select_ln33 = select i1 %tmp_10, i1 %icmp_ln33_1, i1 %icmp_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 149 'select' 'select_ln33' <Predicate = (tmp_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln33)   --->   "%select_ln33_3 = select i1 %tmp_8, i1 %select_ln33, i1 %icmp_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 150 'select' 'select_ln33_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln33 = or i1 %select_ln33_3, i1 %tmp_7" [color_convert/color_convert.cpp:33]   --->   Operation 151 'or' 'or_ln33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln33_1)   --->   "%and_ln33 = and i1 %icmp_ln33, i1 %xor_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 152 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln33_1 = and i1 %and_ln33, i1 %tmp_8" [color_convert/color_convert.cpp:33]   --->   Operation 153 'and' 'and_ln33_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i1 %tmp_13" [color_convert/color_convert.cpp:34]   --->   Operation 154 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i1 %tmp_13" [color_convert/color_convert.cpp:34]   --->   Operation 155 'zext' 'zext_ln34_1' <Predicate = (tmp_11)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (1.91ns)   --->   "%add_ln34_3 = add i8 %zext_ln34, i8 %trunc_ln2" [color_convert/color_convert.cpp:34]   --->   Operation 156 'add' 'add_ln34_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.87ns)   --->   "%add_ln34_7 = add i7 %zext_ln34_1, i7 %trunc_ln34_7" [color_convert/color_convert.cpp:34]   --->   Operation 157 'add' 'add_ln34_7' <Predicate = (tmp_11)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (1.73ns)   --->   "%icmp_ln34 = icmp_eq  i4 %tmp_2, i4 15" [color_convert/color_convert.cpp:34]   --->   Operation 158 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (1.73ns)   --->   "%icmp_ln34_1 = icmp_eq  i4 %tmp_2, i4 0" [color_convert/color_convert.cpp:34]   --->   Operation 159 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln34_3, i32 7" [color_convert/color_convert.cpp:34]   --->   Operation 160 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_1)   --->   "%xor_ln34_2 = xor i1 %tmp_14, i1 1" [color_convert/color_convert.cpp:34]   --->   Operation 161 'xor' 'xor_ln34_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln34)   --->   "%select_ln34 = select i1 %tmp_14, i1 %icmp_ln34_1, i1 %icmp_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 162 'select' 'select_ln34' <Predicate = (tmp_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln34)   --->   "%select_ln34_3 = select i1 %tmp_12, i1 %select_ln34, i1 %icmp_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 163 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln34 = or i1 %select_ln34_3, i1 %tmp_11" [color_convert/color_convert.cpp:34]   --->   Operation 164 'or' 'or_ln34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_1)   --->   "%and_ln34 = and i1 %icmp_ln34, i1 %xor_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 165 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34_1 = and i1 %and_ln34, i1 %tmp_12" [color_convert/color_convert.cpp:34]   --->   Operation 166 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.49>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node out1)   --->   "%xor_ln32 = xor i1 %or_ln32, i1 1" [color_convert/color_convert.cpp:32]   --->   Operation 167 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node out1)   --->   "%xor_ln32_1 = xor i1 %and_ln32_1, i1 1" [color_convert/color_convert.cpp:32]   --->   Operation 168 'xor' 'xor_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_2)   --->   "%select_ln32_1 = select i1 %and_ln32_1, i7 %add_ln32_7, i7 0" [color_convert/color_convert.cpp:32]   --->   Operation 169 'select' 'select_ln32_1' <Predicate = (tmp_3 & or_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_2)   --->   "%zext_ln32_5 = zext i7 %select_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 170 'zext' 'zext_ln32_5' <Predicate = (tmp_3 & or_ln32)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node out1)   --->   "%and_ln32_2 = and i1 %tmp_3, i1 %xor_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 171 'and' 'and_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node out1)   --->   "%or_ln32_1 = or i1 %and_ln32_2, i1 %xor_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 172 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_2)   --->   "%select_ln32_4 = select i1 %tmp_3, i8 %zext_ln32_5, i8 %add_ln32_3" [color_convert/color_convert.cpp:32]   --->   Operation 173 'select' 'select_ln32_4' <Predicate = (or_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln32_2 = select i1 %or_ln32, i8 %select_ln32_4, i8 255" [color_convert/color_convert.cpp:32]   --->   Operation 174 'select' 'select_ln32_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (1.24ns) (out node of the LUT)   --->   "%out1 = select i1 %or_ln32_1, i8 %select_ln32_2, i8 %add_ln32_3" [color_convert/color_convert.cpp:32]   --->   Operation 175 'select' 'out1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node out2)   --->   "%xor_ln33 = xor i1 %or_ln33, i1 1" [color_convert/color_convert.cpp:33]   --->   Operation 176 'xor' 'xor_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node out2)   --->   "%xor_ln33_1 = xor i1 %and_ln33_1, i1 1" [color_convert/color_convert.cpp:33]   --->   Operation 177 'xor' 'xor_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%select_ln33_1 = select i1 %and_ln33_1, i7 %add_ln33_7, i7 0" [color_convert/color_convert.cpp:33]   --->   Operation 178 'select' 'select_ln33_1' <Predicate = (tmp_7 & or_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%zext_ln33_2 = zext i7 %select_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 179 'zext' 'zext_ln33_2' <Predicate = (tmp_7 & or_ln33)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node out2)   --->   "%and_ln33_2 = and i1 %tmp_7, i1 %xor_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 180 'and' 'and_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node out2)   --->   "%or_ln33_1 = or i1 %and_ln33_2, i1 %xor_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 181 'or' 'or_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%select_ln33_4 = select i1 %tmp_7, i8 %zext_ln33_2, i8 %add_ln33_3" [color_convert/color_convert.cpp:33]   --->   Operation 182 'select' 'select_ln33_4' <Predicate = (or_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln33_2 = select i1 %or_ln33, i8 %select_ln33_4, i8 255" [color_convert/color_convert.cpp:33]   --->   Operation 183 'select' 'select_ln33_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (1.24ns) (out node of the LUT)   --->   "%out2 = select i1 %or_ln33_1, i8 %select_ln33_2, i8 %add_ln33_3" [color_convert/color_convert.cpp:33]   --->   Operation 184 'select' 'out2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node out3)   --->   "%xor_ln34 = xor i1 %or_ln34, i1 1" [color_convert/color_convert.cpp:34]   --->   Operation 185 'xor' 'xor_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node out3)   --->   "%xor_ln34_1 = xor i1 %and_ln34_1, i1 1" [color_convert/color_convert.cpp:34]   --->   Operation 186 'xor' 'xor_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%select_ln34_1 = select i1 %and_ln34_1, i7 %add_ln34_7, i7 0" [color_convert/color_convert.cpp:34]   --->   Operation 187 'select' 'select_ln34_1' <Predicate = (tmp_11 & or_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%zext_ln34_2 = zext i7 %select_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 188 'zext' 'zext_ln34_2' <Predicate = (tmp_11 & or_ln34)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node out3)   --->   "%and_ln34_2 = and i1 %tmp_11, i1 %xor_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 189 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node out3)   --->   "%or_ln34_1 = or i1 %and_ln34_2, i1 %xor_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 190 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%select_ln34_4 = select i1 %tmp_11, i8 %zext_ln34_2, i8 %add_ln34_3" [color_convert/color_convert.cpp:34]   --->   Operation 191 'select' 'select_ln34_4' <Predicate = (or_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %or_ln34, i8 %select_ln34_4, i8 255" [color_convert/color_convert.cpp:34]   --->   Operation 192 'select' 'select_ln34_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (1.24ns) (out node of the LUT)   --->   "%out3 = select i1 %or_ln34_1, i8 %select_ln34_2, i8 %add_ln34_3" [color_convert/color_convert.cpp:34]   --->   Operation 193 'select' 'out3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%curr_pixel_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %out3, i8 %out2, i8 %out1" [color_convert/color_convert.cpp:36]   --->   Operation 194 'bitconcatenate' 'curr_pixel_data' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %curr_pixel_data, i3 %curr_pixel_keep, i3 %curr_pixel_strb, i1 %curr_pixel_user, i1 %curr_pixel_last" [color_convert/color_convert.cpp:38]   --->   Operation 195 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [color_convert/color_convert.cpp:21]   --->   Operation 196 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [color_convert/color_convert.cpp:7]   --->   Operation 197 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0" [color_convert/color_convert.cpp:7]   --->   Operation 198 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, void @empty_8, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %stream_in_24_V_data_V"   --->   Operation 200 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_in_24_V_keep_V"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_in_24_V_strb_V"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_24_V_user_V"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_24_V_last_V"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, void @empty_8, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %stream_out_24_V_data_V"   --->   Operation 206 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_out_24_V_keep_V"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_out_24_V_strb_V"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_24_V_user_V"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_24_V_last_V"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c1_c1"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_2, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c1, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c1_c2"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_13, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c2, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c1_c3"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_5, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c3, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c2_c1"   --->   Operation 220 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c1, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c2_c2"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c2, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c2_c3"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_18, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c3, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c3_c1"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_19, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c1, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c3_c2"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_20, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c2, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c3_c3"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c3, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %bias_c1"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_11, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c1, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %bias_c2"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c2, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %bias_c3"   --->   Operation 244 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c3, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln32 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i1 0, i1 0, void @empty_3" [color_convert/color_convert.cpp:32]   --->   Operation 247 'specaxissidechannel' 'specaxissidechannel_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln32 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, i1 0, i1 0, void @empty_15" [color_convert/color_convert.cpp:32]   --->   Operation 248 'specaxissidechannel' 'specaxissidechannel_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %curr_pixel_data, i3 %curr_pixel_keep, i3 %curr_pixel_strb, i1 %curr_pixel_user, i1 %curr_pixel_last" [color_convert/color_convert.cpp:38]   --->   Operation 249 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [color_convert/color_convert.cpp:40]   --->   Operation 250 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 1.890ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('c1_c1_read', color_convert/color_convert.cpp:32) on port 'c1_c1' (color_convert/color_convert.cpp:32) [83]  (1.000 ns)

 <State 2>: 4.520ns
The critical path consists of the following:
	'mul' operation ('mul_ln32', color_convert/color_convert.cpp:32) [86]  (4.520 ns)

 <State 3>: 4.520ns
The critical path consists of the following:
	'mul' operation ('mul_ln32_2', color_convert/color_convert.cpp:32) [100]  (4.520 ns)

 <State 4>: 4.020ns
The critical path consists of the following:
	'add' operation ('add_ln32_1', color_convert/color_convert.cpp:32) [106]  (0.000 ns)
	'add' operation ('add_ln32_2', color_convert/color_convert.cpp:32) [113]  (4.020 ns)

 <State 5>: 2.908ns
The critical path consists of the following:
	'add' operation ('add_ln32_3', color_convert/color_convert.cpp:32) [123]  (1.915 ns)
	'select' operation ('select_ln32', color_convert/color_convert.cpp:32) [132]  (0.000 ns)
	'select' operation ('select_ln32_3', color_convert/color_convert.cpp:32) [133]  (0.000 ns)
	'or' operation ('or_ln32', color_convert/color_convert.cpp:32) [134]  (0.993 ns)

 <State 6>: 2.496ns
The critical path consists of the following:
	'select' operation ('select_ln32_1', color_convert/color_convert.cpp:32) [139]  (0.000 ns)
	'select' operation ('select_ln32_4', color_convert/color_convert.cpp:32) [143]  (0.000 ns)
	'select' operation ('select_ln32_2', color_convert/color_convert.cpp:32) [144]  (1.248 ns)
	'select' operation ('out1', color_convert/color_convert.cpp:32) [145]  (1.248 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
