Info: Starting: Create simulation model
Info: qsys-generate D:\fmuri\Documents\TEC\XI\Embebidos\systema.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\fmuri\Documents\TEC\XI\Embebidos\systema\simulation --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading Embebidos/systema.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding REG [altera_avalon_pio 18.1]
Progress: Parameterizing module REG
Progress: Adding REG_INPUT [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_INPUT
Progress: Adding UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: systema.REG_INPUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: systema.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: systema.REG_INPUT: REG_INPUT.external_connection must be exported, or connected to a matching conduit.
Info: systema: Generating systema "systema" for SIM_VERILOG
Info: CPU: "systema" instantiated altera_nios2_gen2 "CPU"
Info: RAM: Starting RTL generation for module 'systema_RAM'
Info: RAM:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systema_RAM --dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0053_RAM_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0053_RAM_gen//systema_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0053_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'systema_RAM'
Info: RAM: "systema" instantiated altera_avalon_onchip_memory2 "RAM"
Info: REG: Starting RTL generation for module 'systema_REG'
Info: REG:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=systema_REG --dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0054_REG_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0054_REG_gen//systema_REG_component_configuration.pl  --do_build_sim=1    --sim_dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0054_REG_gen/  ]
Info: REG: Done RTL generation for module 'systema_REG'
Info: REG: "systema" instantiated altera_avalon_pio "REG"
Info: REG_INPUT: Starting RTL generation for module 'systema_REG_INPUT'
Info: REG_INPUT:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=systema_REG_INPUT --dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0055_REG_INPUT_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0055_REG_INPUT_gen//systema_REG_INPUT_component_configuration.pl  --do_build_sim=1    --sim_dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0055_REG_INPUT_gen/  ]
Info: REG_INPUT: Done RTL generation for module 'systema_REG_INPUT'
Info: REG_INPUT: "systema" instantiated altera_avalon_pio "REG_INPUT"
Info: UART: Starting RTL generation for module 'systema_UART'
Info: UART:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systema_UART --dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0056_UART_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0056_UART_gen//systema_UART_component_configuration.pl  --do_build_sim=1    --sim_dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0056_UART_gen/  ]
Info: UART: Done RTL generation for module 'systema_UART'
Info: UART: "systema" instantiated altera_avalon_jtag_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "systema" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "systema" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "systema" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'systema_CPU_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systema_CPU_cpu --dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0059_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0059_cpu_gen//systema_CPU_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0059_cpu_gen/  ]
Info: cpu: # 2020.05.21 15:33:42 (*) Starting Nios II generation
Info: cpu: # 2020.05.21 15:33:42 (*)   Checking for plaintext license.
Info: cpu: # 2020.05.21 15:33:43 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.05.21 15:33:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.05.21 15:33:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.05.21 15:33:43 (*)   Plaintext license not found.
Info: cpu: # 2020.05.21 15:33:43 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.05.21 15:33:43 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.05.21 15:33:43 (*)   Creating all objects for CPU
Info: cpu: # 2020.05.21 15:33:45 (*)   Creating 'D:/fmuri/TMP/alt8403_1346487476340239483.dir/0059_cpu_gen//systema_CPU_cpu_nios2_waves.do'
Info: cpu: # 2020.05.21 15:33:45 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.05.21 15:33:45 (*)   Creating plain-text RTL
Info: cpu: # 2020.05.21 15:33:46 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'systema_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_avalon_jtag_slave_agent"
Info: UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/fmuri/Documents/TEC/XI/Embebidos/systema/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/fmuri/Documents/TEC/XI/Embebidos/systema/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/fmuri/Documents/TEC/XI/Embebidos/systema/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: systema: Done "systema" with 29 modules, 49 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\fmuri\Documents\TEC\XI\Embebidos\systema\systema.spd --output-directory=D:/fmuri/Documents/TEC/XI/Embebidos/systema/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\fmuri\Documents\TEC\XI\Embebidos\systema\systema.spd --output-directory=D:/fmuri/Documents/TEC/XI/Embebidos/systema/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/fmuri/Documents/TEC/XI/Embebidos/systema/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/fmuri/Documents/TEC/XI/Embebidos/systema/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/fmuri/Documents/TEC/XI/Embebidos/systema/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/fmuri/Documents/TEC/XI/Embebidos/systema/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	28 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/fmuri/Documents/TEC/XI/Embebidos/systema/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/fmuri/Documents/TEC/XI/Embebidos/systema/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\fmuri\Documents\TEC\XI\Embebidos\systema.qsys --block-symbol-file --output-directory=D:\fmuri\Documents\TEC\XI\Embebidos\systema --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading Embebidos/systema.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding REG [altera_avalon_pio 18.1]
Progress: Parameterizing module REG
Progress: Adding REG_INPUT [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_INPUT
Progress: Adding UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: systema.REG_INPUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: systema.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: systema.REG_INPUT: REG_INPUT.external_connection must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\fmuri\Documents\TEC\XI\Embebidos\systema.qsys --synthesis=VERILOG --output-directory=D:\fmuri\Documents\TEC\XI\Embebidos\systema\synthesis --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading Embebidos/systema.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding REG [altera_avalon_pio 18.1]
Progress: Parameterizing module REG
Progress: Adding REG_INPUT [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_INPUT
Progress: Adding UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: systema.REG_INPUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: systema.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: systema.REG_INPUT: REG_INPUT.external_connection must be exported, or connected to a matching conduit.
Info: systema: Generating systema "systema" for QUARTUS_SYNTH
Info: CPU: "systema" instantiated altera_nios2_gen2 "CPU"
Info: RAM: Starting RTL generation for module 'systema_RAM'
Info: RAM:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systema_RAM --dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0079_RAM_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0079_RAM_gen//systema_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'systema_RAM'
Info: RAM: "systema" instantiated altera_avalon_onchip_memory2 "RAM"
Info: REG: Starting RTL generation for module 'systema_REG'
Info: REG:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=systema_REG --dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0080_REG_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0080_REG_gen//systema_REG_component_configuration.pl  --do_build_sim=0  ]
Info: REG: Done RTL generation for module 'systema_REG'
Info: REG: "systema" instantiated altera_avalon_pio "REG"
Info: REG_INPUT: Starting RTL generation for module 'systema_REG_INPUT'
Info: REG_INPUT:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=systema_REG_INPUT --dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0081_REG_INPUT_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0081_REG_INPUT_gen//systema_REG_INPUT_component_configuration.pl  --do_build_sim=0  ]
Info: REG_INPUT: Done RTL generation for module 'systema_REG_INPUT'
Info: REG_INPUT: "systema" instantiated altera_avalon_pio "REG_INPUT"
Info: UART: Starting RTL generation for module 'systema_UART'
Info: UART:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systema_UART --dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0082_UART_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0082_UART_gen//systema_UART_component_configuration.pl  --do_build_sim=0  ]
Info: UART: Done RTL generation for module 'systema_UART'
Info: UART: "systema" instantiated altera_avalon_jtag_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "systema" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "systema" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "systema" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'systema_CPU_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systema_CPU_cpu --dir=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0085_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=D:/fmuri/TMP/alt8403_1346487476340239483.dir/0085_cpu_gen//systema_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.05.21 15:34:33 (*) Starting Nios II generation
Info: cpu: # 2020.05.21 15:34:33 (*)   Checking for plaintext license.
Info: cpu: # 2020.05.21 15:34:34 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.05.21 15:34:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.05.21 15:34:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.05.21 15:34:34 (*)   Plaintext license not found.
Info: cpu: # 2020.05.21 15:34:34 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.05.21 15:34:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.05.21 15:34:34 (*)   Creating all objects for CPU
Info: cpu: # 2020.05.21 15:34:35 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.05.21 15:34:35 (*)   Creating plain-text RTL
Info: cpu: # 2020.05.21 15:34:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'systema_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_avalon_jtag_slave_agent"
Info: UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/fmuri/Documents/TEC/XI/Embebidos/systema/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/fmuri/Documents/TEC/XI/Embebidos/systema/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/fmuri/Documents/TEC/XI/Embebidos/systema/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: systema: Done "systema" with 29 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
