#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 22 11:01:19 2020
# Process ID: 21083
# Current directory: /home/runge/Subjects/Embedded/Lecture4/UART
# Command line: vivado
# Log file: /home/runge/Subjects/Embedded/Lecture4/UART/vivado.log
# Journal file: /home/runge/Subjects/Embedded/Lecture4/UART/vivado.jou
#-----------------------------------------------------------
start_gui
create_project UART /home/runge/Subjects/Embedded/Lecture4/UART/UART -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/home/runge/Subjects/Embedded/Lecture4/UART/uart_loop_mod_fsm.vhd /home/runge/Subjects/Embedded/Lecture4/UART/tx_mod_fsm.vhd /home/runge/Subjects/Embedded/Lecture4/UART/rx_mod_rtl.vhd /home/runge/Subjects/Embedded/Lecture4/UART/clk_divider.vhd}
file mkdir /home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/constrs_1/new
close [ open /home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/constrs_1/new/const1.xdc w ]
add_files -fileset constrs_1 /home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/constrs_1/new/const1.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference clk_divider clk_divider_0
set_property location {0.5 -202 -48} [get_bd_cells clk_divider_0]
create_bd_cell -type module -reference rx_mod rx_mod_0
create_bd_cell -type module -reference tx_mod tx_mod_0
create_bd_cell -type module -reference uart_loop_mod uart_loop_mod_0
set_property location {3 413 71} [get_bd_cells uart_loop_mod_0]
set_property location {0.5 -434 45} [get_bd_cells clk_divider_0]
set_property location {1.5 -28 -32} [get_bd_cells tx_mod_0]
set_property location {2 52 181} [get_bd_cells rx_mod_0]
connect_bd_net [get_bd_pins clk_divider_0/clk_div] [get_bd_pins tx_mod_0/clkfast]
connect_bd_net [get_bd_pins clk_divider_0/clk_div] [get_bd_pins uart_loop_mod_0/clkfast]
connect_bd_net [get_bd_pins clk_divider_0/clk_div] [get_bd_pins rx_mod_0/clk]
startgroup
make_bd_pins_external  [get_bd_pins clk_divider_0/rst]
endgroup
connect_bd_net [get_bd_ports rst_0] [get_bd_pins rx_mod_0/rst]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins tx_mod_0/rst]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins uart_loop_mod_0/rst]
startgroup
make_bd_pins_external  [get_bd_pins rx_mod_0/sin]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tx_mod_0/sout]
endgroup
connect_bd_net [get_bd_pins rx_mod_0/data_out] [get_bd_pins uart_loop_mod_0/data_out]
connect_bd_net [get_bd_pins rx_mod_0/intr] [get_bd_pins uart_loop_mod_0/intr]
connect_bd_net [get_bd_pins uart_loop_mod_0/data_in] [get_bd_pins tx_mod_0/data_in]
connect_bd_net [get_bd_pins uart_loop_mod_0/shift_load] [get_bd_pins tx_mod_0/shift_load]
connect_bd_net [get_bd_pins tx_mod_0/xmitmt] [get_bd_pins uart_loop_mod_0/xmitmt]
startgroup
make_bd_pins_external  [get_bd_pins clk_divider_0/clk]
endgroup
make_wrapper -files [get_files /home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
regenerate_bd_layout
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
save_bd_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
