// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module normalize_0_0_0_0_0_s (
        ap_ready,
        data_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);


output   ap_ready;
input  [191:0] data_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

wire   [11:0] mul_ln1118_1_fu_165_p1;
wire   [11:0] mul_ln1118_fu_168_p1;
wire   [11:0] mul_ln1192_fu_169_p1;
wire   [11:0] mul_ln1118_4_fu_171_p1;
wire   [11:0] mul_ln1118_5_fu_174_p1;
wire   [11:0] mul_ln1118_3_fu_175_p1;
wire   [11:0] mul_ln1118_6_fu_176_p1;
wire   [11:0] mul_ln1118_2_fu_177_p1;
wire   [11:0] trunc_ln446_fu_747_p1;
wire   [17:0] mul_ln1192_fu_169_p2;
wire   [17:0] add_ln1192_fu_756_p2;
wire   [13:0] trunc_ln_fu_762_p4;
wire   [11:0] tmp_32_fu_776_p4;
wire   [18:0] mul_ln1118_fu_168_p2;
wire   [18:0] add_ln1192_1_fu_791_p2;
wire   [14:0] trunc_ln708_s_fu_797_p4;
wire   [11:0] tmp_33_fu_811_p4;
wire   [18:0] mul_ln1118_1_fu_165_p2;
wire   [18:0] add_ln1192_2_fu_826_p2;
wire   [14:0] trunc_ln708_34_fu_832_p4;
wire   [11:0] tmp_34_fu_846_p4;
wire   [18:0] mul_ln1118_2_fu_177_p2;
wire   [18:0] add_ln1192_3_fu_861_p2;
wire   [14:0] trunc_ln708_35_fu_867_p4;
wire   [11:0] tmp_35_fu_881_p4;
wire   [18:0] mul_ln1118_3_fu_175_p2;
wire   [18:0] add_ln1192_4_fu_896_p2;
wire   [14:0] trunc_ln708_36_fu_902_p4;
wire   [11:0] tmp_36_fu_916_p4;
wire   [18:0] mul_ln1118_4_fu_171_p2;
wire   [18:0] add_ln1192_5_fu_931_p2;
wire   [14:0] trunc_ln708_37_fu_937_p4;
wire   [11:0] tmp_s_fu_951_p4;
wire   [16:0] shl_ln_fu_961_p3;
wire   [14:0] shl_ln1118_s_fu_973_p3;
wire   [17:0] zext_ln1118_6_fu_981_p1;
wire   [17:0] zext_ln1118_5_fu_969_p1;
wire   [17:0] add_ln1118_fu_985_p2;
wire   [18:0] zext_ln1192_1_fu_991_p1;
wire   [18:0] add_ln1192_6_fu_995_p2;
wire   [14:0] trunc_ln708_38_fu_1001_p4;
wire   [11:0] tmp_37_fu_1015_p4;
wire   [16:0] shl_ln1118_15_fu_1029_p3;
wire   [17:0] zext_ln1118_8_fu_1037_p1;
wire   [17:0] zext_ln1118_7_fu_1025_p1;
wire   [17:0] add_ln1118_1_fu_1041_p2;
wire   [17:0] add_ln1192_7_fu_1047_p2;
wire   [13:0] trunc_ln708_39_fu_1053_p4;
wire   [11:0] tmp_38_fu_1067_p4;
wire   [16:0] shl_ln1118_16_fu_1081_p3;
wire   [17:0] zext_ln1118_10_fu_1089_p1;
wire   [17:0] zext_ln1118_9_fu_1077_p1;
wire   [17:0] add_ln1118_2_fu_1093_p2;
wire   [17:0] add_ln1192_8_fu_1099_p2;
wire   [13:0] trunc_ln708_40_fu_1105_p4;
wire   [11:0] tmp_39_fu_1119_p4;
wire   [16:0] shl_ln1118_17_fu_1133_p3;
wire   [17:0] zext_ln1118_12_fu_1141_p1;
wire   [17:0] zext_ln1118_11_fu_1129_p1;
wire   [17:0] add_ln1118_3_fu_1145_p2;
wire   [17:0] add_ln1192_9_fu_1151_p2;
wire   [13:0] trunc_ln708_41_fu_1157_p4;
wire   [11:0] tmp_40_fu_1171_p4;
wire   [18:0] mul_ln1118_5_fu_174_p2;
wire   [18:0] add_ln1192_10_fu_1186_p2;
wire   [14:0] trunc_ln708_42_fu_1192_p4;
wire   [11:0] tmp_48_fu_1206_p4;
wire   [16:0] shl_ln1118_18_fu_1216_p3;
wire   [14:0] shl_ln1118_19_fu_1228_p3;
wire   [17:0] zext_ln1118_15_fu_1236_p1;
wire   [17:0] zext_ln1118_14_fu_1224_p1;
wire   [17:0] add_ln1118_4_fu_1240_p2;
wire   [18:0] zext_ln1192_2_fu_1246_p1;
wire   [18:0] add_ln1192_11_fu_1250_p2;
wire   [14:0] trunc_ln708_43_fu_1256_p4;
wire   [11:0] tmp_49_fu_1270_p4;
wire   [16:0] shl_ln1118_20_fu_1280_p3;
wire   [12:0] shl_ln1118_21_fu_1292_p3;
wire   [17:0] zext_ln1118_17_fu_1300_p1;
wire   [17:0] zext_ln1118_16_fu_1288_p1;
wire   [17:0] add_ln1118_5_fu_1304_p2;
wire   [17:0] add_ln1192_12_fu_1310_p2;
wire   [13:0] trunc_ln708_44_fu_1316_p4;
wire   [11:0] tmp_50_fu_1330_p4;
wire   [16:0] shl_ln1118_22_fu_1340_p3;
wire   [13:0] shl_ln1118_23_fu_1352_p3;
wire   [17:0] zext_ln1118_19_fu_1360_p1;
wire   [17:0] zext_ln1118_18_fu_1348_p1;
wire   [17:0] add_ln1118_6_fu_1364_p2;
wire   [18:0] zext_ln1192_3_fu_1370_p1;
wire   [18:0] add_ln1192_13_fu_1374_p2;
wire   [14:0] trunc_ln708_45_fu_1380_p4;
wire   [11:0] tmp_41_fu_1394_p4;
wire   [18:0] mul_ln1118_6_fu_176_p2;
wire   [18:0] add_ln1192_14_fu_1409_p2;
wire   [14:0] trunc_ln708_46_fu_1415_p4;
wire   [11:0] tmp_51_fu_1429_p4;
wire   [16:0] shl_ln1118_24_fu_1439_p3;
wire   [12:0] shl_ln1118_25_fu_1451_p3;
wire   [17:0] zext_ln1118_22_fu_1459_p1;
wire   [17:0] zext_ln1118_21_fu_1447_p1;
wire   [17:0] add_ln1118_7_fu_1463_p2;
wire   [17:0] add_ln1192_15_fu_1469_p2;
wire   [13:0] trunc_ln708_47_fu_1475_p4;
wire  signed [15:0] sext_ln708_fu_772_p1;
wire  signed [15:0] sext_ln708_1_fu_807_p1;
wire  signed [15:0] sext_ln708_2_fu_842_p1;
wire  signed [15:0] sext_ln708_3_fu_877_p1;
wire  signed [15:0] sext_ln708_4_fu_912_p1;
wire  signed [15:0] sext_ln708_5_fu_947_p1;
wire  signed [15:0] sext_ln708_6_fu_1011_p1;
wire  signed [15:0] sext_ln708_7_fu_1063_p1;
wire  signed [15:0] sext_ln708_8_fu_1115_p1;
wire  signed [15:0] sext_ln708_9_fu_1167_p1;
wire  signed [15:0] sext_ln708_10_fu_1202_p1;
wire  signed [15:0] sext_ln708_11_fu_1266_p1;
wire  signed [15:0] sext_ln708_12_fu_1326_p1;
wire  signed [15:0] sext_ln708_13_fu_1390_p1;
wire  signed [15:0] sext_ln708_14_fu_1425_p1;
wire  signed [15:0] sext_ln708_15_fu_1485_p1;
wire   [18:0] mul_ln1118_1_fu_165_p10;
wire   [18:0] mul_ln1118_2_fu_177_p10;
wire   [18:0] mul_ln1118_3_fu_175_p10;
wire   [18:0] mul_ln1118_4_fu_171_p10;
wire   [18:0] mul_ln1118_5_fu_174_p10;
wire   [18:0] mul_ln1118_6_fu_176_p10;
wire   [18:0] mul_ln1118_fu_168_p10;
wire   [17:0] mul_ln1192_fu_169_p10;

assign add_ln1118_1_fu_1041_p2 = (zext_ln1118_8_fu_1037_p1 + zext_ln1118_7_fu_1025_p1);

assign add_ln1118_2_fu_1093_p2 = (zext_ln1118_10_fu_1089_p1 + zext_ln1118_9_fu_1077_p1);

assign add_ln1118_3_fu_1145_p2 = (zext_ln1118_12_fu_1141_p1 + zext_ln1118_11_fu_1129_p1);

assign add_ln1118_4_fu_1240_p2 = (zext_ln1118_15_fu_1236_p1 + zext_ln1118_14_fu_1224_p1);

assign add_ln1118_5_fu_1304_p2 = (zext_ln1118_17_fu_1300_p1 + zext_ln1118_16_fu_1288_p1);

assign add_ln1118_6_fu_1364_p2 = (zext_ln1118_19_fu_1360_p1 + zext_ln1118_18_fu_1348_p1);

assign add_ln1118_7_fu_1463_p2 = (zext_ln1118_22_fu_1459_p1 + zext_ln1118_21_fu_1447_p1);

assign add_ln1118_fu_985_p2 = (zext_ln1118_6_fu_981_p1 + zext_ln1118_5_fu_969_p1);

assign add_ln1192_10_fu_1186_p2 = ($signed(19'd376415) + $signed(mul_ln1118_5_fu_174_p2));

assign add_ln1192_11_fu_1250_p2 = ($signed(19'd374229) + $signed(zext_ln1192_2_fu_1246_p1));

assign add_ln1192_12_fu_1310_p2 = ($signed(18'd135335) + $signed(add_ln1118_5_fu_1304_p2));

assign add_ln1192_13_fu_1374_p2 = ($signed(19'd386371) + $signed(zext_ln1192_3_fu_1370_p1));

assign add_ln1192_14_fu_1409_p2 = ($signed(19'd384223) + $signed(mul_ln1118_6_fu_176_p2));

assign add_ln1192_15_fu_1469_p2 = ($signed(18'd134736) + $signed(add_ln1118_7_fu_1463_p2));

assign add_ln1192_1_fu_791_p2 = ($signed(19'd381455) + $signed(mul_ln1118_fu_168_p2));

assign add_ln1192_2_fu_826_p2 = ($signed(19'd388358) + $signed(mul_ln1118_1_fu_165_p2));

assign add_ln1192_3_fu_861_p2 = ($signed(19'd383785) + $signed(mul_ln1118_2_fu_177_p2));

assign add_ln1192_4_fu_896_p2 = ($signed(19'd380392) + $signed(mul_ln1118_3_fu_175_p2));

assign add_ln1192_5_fu_931_p2 = ($signed(19'd391931) + $signed(mul_ln1118_4_fu_171_p2));

assign add_ln1192_6_fu_995_p2 = ($signed(19'd374732) + $signed(zext_ln1192_1_fu_991_p1));

assign add_ln1192_7_fu_1047_p2 = ($signed(18'd136328) + $signed(add_ln1118_1_fu_1041_p2));

assign add_ln1192_8_fu_1099_p2 = ($signed(18'd136480) + $signed(add_ln1118_2_fu_1093_p2));

assign add_ln1192_9_fu_1151_p2 = ($signed(18'd138633) + $signed(add_ln1118_3_fu_1145_p2));

assign add_ln1192_fu_756_p2 = ($signed(18'd134042) + $signed(mul_ln1192_fu_169_p2));

assign ap_ready = 1'b1;

assign ap_return_0 = sext_ln708_fu_772_p1;

assign ap_return_1 = sext_ln708_1_fu_807_p1;

assign ap_return_10 = sext_ln708_10_fu_1202_p1;

assign ap_return_11 = sext_ln708_11_fu_1266_p1;

assign ap_return_12 = sext_ln708_12_fu_1326_p1;

assign ap_return_13 = sext_ln708_13_fu_1390_p1;

assign ap_return_14 = sext_ln708_14_fu_1425_p1;

assign ap_return_15 = sext_ln708_15_fu_1485_p1;

assign ap_return_2 = sext_ln708_2_fu_842_p1;

assign ap_return_3 = sext_ln708_3_fu_877_p1;

assign ap_return_4 = sext_ln708_4_fu_912_p1;

assign ap_return_5 = sext_ln708_5_fu_947_p1;

assign ap_return_6 = sext_ln708_6_fu_1011_p1;

assign ap_return_7 = sext_ln708_7_fu_1063_p1;

assign ap_return_8 = sext_ln708_8_fu_1115_p1;

assign ap_return_9 = sext_ln708_9_fu_1167_p1;

assign mul_ln1118_1_fu_165_p1 = mul_ln1118_1_fu_165_p10;

assign mul_ln1118_1_fu_165_p10 = tmp_33_fu_811_p4;

assign mul_ln1118_1_fu_165_p2 = (19'd37 * mul_ln1118_1_fu_165_p1);

assign mul_ln1118_2_fu_177_p1 = mul_ln1118_2_fu_177_p10;

assign mul_ln1118_2_fu_177_p10 = tmp_34_fu_846_p4;

assign mul_ln1118_2_fu_177_p2 = (19'd37 * mul_ln1118_2_fu_177_p1);

assign mul_ln1118_3_fu_175_p1 = mul_ln1118_3_fu_175_p10;

assign mul_ln1118_3_fu_175_p10 = tmp_35_fu_881_p4;

assign mul_ln1118_3_fu_175_p2 = (19'd38 * mul_ln1118_3_fu_175_p1);

assign mul_ln1118_4_fu_171_p1 = mul_ln1118_4_fu_171_p10;

assign mul_ln1118_4_fu_171_p10 = tmp_36_fu_916_p4;

assign mul_ln1118_4_fu_171_p2 = (19'd35 * mul_ln1118_4_fu_171_p1);

assign mul_ln1118_5_fu_174_p1 = mul_ln1118_5_fu_174_p10;

assign mul_ln1118_5_fu_174_p10 = tmp_40_fu_1171_p4;

assign mul_ln1118_5_fu_174_p2 = (19'd39 * mul_ln1118_5_fu_174_p1);

assign mul_ln1118_6_fu_176_p1 = mul_ln1118_6_fu_176_p10;

assign mul_ln1118_6_fu_176_p10 = tmp_41_fu_1394_p4;

assign mul_ln1118_6_fu_176_p2 = (19'd37 * mul_ln1118_6_fu_176_p1);

assign mul_ln1118_fu_168_p1 = mul_ln1118_fu_168_p10;

assign mul_ln1118_fu_168_p10 = tmp_32_fu_776_p4;

assign mul_ln1118_fu_168_p2 = (19'd37 * mul_ln1118_fu_168_p1);

assign mul_ln1192_fu_169_p1 = mul_ln1192_fu_169_p10;

assign mul_ln1192_fu_169_p10 = trunc_ln446_fu_747_p1;

assign mul_ln1192_fu_169_p2 = (18'd35 * mul_ln1192_fu_169_p1);

assign sext_ln708_10_fu_1202_p1 = $signed(trunc_ln708_42_fu_1192_p4);

assign sext_ln708_11_fu_1266_p1 = $signed(trunc_ln708_43_fu_1256_p4);

assign sext_ln708_12_fu_1326_p1 = $signed(trunc_ln708_44_fu_1316_p4);

assign sext_ln708_13_fu_1390_p1 = $signed(trunc_ln708_45_fu_1380_p4);

assign sext_ln708_14_fu_1425_p1 = $signed(trunc_ln708_46_fu_1415_p4);

assign sext_ln708_15_fu_1485_p1 = $signed(trunc_ln708_47_fu_1475_p4);

assign sext_ln708_1_fu_807_p1 = $signed(trunc_ln708_s_fu_797_p4);

assign sext_ln708_2_fu_842_p1 = $signed(trunc_ln708_34_fu_832_p4);

assign sext_ln708_3_fu_877_p1 = $signed(trunc_ln708_35_fu_867_p4);

assign sext_ln708_4_fu_912_p1 = $signed(trunc_ln708_36_fu_902_p4);

assign sext_ln708_5_fu_947_p1 = $signed(trunc_ln708_37_fu_937_p4);

assign sext_ln708_6_fu_1011_p1 = $signed(trunc_ln708_38_fu_1001_p4);

assign sext_ln708_7_fu_1063_p1 = $signed(trunc_ln708_39_fu_1053_p4);

assign sext_ln708_8_fu_1115_p1 = $signed(trunc_ln708_40_fu_1105_p4);

assign sext_ln708_9_fu_1167_p1 = $signed(trunc_ln708_41_fu_1157_p4);

assign sext_ln708_fu_772_p1 = $signed(trunc_ln_fu_762_p4);

assign shl_ln1118_15_fu_1029_p3 = {{tmp_37_fu_1015_p4}, {5'd0}};

assign shl_ln1118_16_fu_1081_p3 = {{tmp_38_fu_1067_p4}, {5'd0}};

assign shl_ln1118_17_fu_1133_p3 = {{tmp_39_fu_1119_p4}, {5'd0}};

assign shl_ln1118_18_fu_1216_p3 = {{tmp_48_fu_1206_p4}, {5'd0}};

assign shl_ln1118_19_fu_1228_p3 = {{tmp_48_fu_1206_p4}, {3'd0}};

assign shl_ln1118_20_fu_1280_p3 = {{tmp_49_fu_1270_p4}, {5'd0}};

assign shl_ln1118_21_fu_1292_p3 = {{tmp_49_fu_1270_p4}, {1'd0}};

assign shl_ln1118_22_fu_1340_p3 = {{tmp_50_fu_1330_p4}, {5'd0}};

assign shl_ln1118_23_fu_1352_p3 = {{tmp_50_fu_1330_p4}, {2'd0}};

assign shl_ln1118_24_fu_1439_p3 = {{tmp_51_fu_1429_p4}, {5'd0}};

assign shl_ln1118_25_fu_1451_p3 = {{tmp_51_fu_1429_p4}, {1'd0}};

assign shl_ln1118_s_fu_973_p3 = {{tmp_s_fu_951_p4}, {3'd0}};

assign shl_ln_fu_961_p3 = {{tmp_s_fu_951_p4}, {5'd0}};

assign tmp_32_fu_776_p4 = {{data_V_read[23:12]}};

assign tmp_33_fu_811_p4 = {{data_V_read[35:24]}};

assign tmp_34_fu_846_p4 = {{data_V_read[47:36]}};

assign tmp_35_fu_881_p4 = {{data_V_read[59:48]}};

assign tmp_36_fu_916_p4 = {{data_V_read[71:60]}};

assign tmp_37_fu_1015_p4 = {{data_V_read[95:84]}};

assign tmp_38_fu_1067_p4 = {{data_V_read[107:96]}};

assign tmp_39_fu_1119_p4 = {{data_V_read[119:108]}};

assign tmp_40_fu_1171_p4 = {{data_V_read[131:120]}};

assign tmp_41_fu_1394_p4 = {{data_V_read[179:168]}};

assign tmp_48_fu_1206_p4 = {{data_V_read[143:132]}};

assign tmp_49_fu_1270_p4 = {{data_V_read[155:144]}};

assign tmp_50_fu_1330_p4 = {{data_V_read[167:156]}};

assign tmp_51_fu_1429_p4 = {{data_V_read[191:180]}};

assign tmp_s_fu_951_p4 = {{data_V_read[83:72]}};

assign trunc_ln446_fu_747_p1 = data_V_read[11:0];

assign trunc_ln708_34_fu_832_p4 = {{add_ln1192_2_fu_826_p2[18:4]}};

assign trunc_ln708_35_fu_867_p4 = {{add_ln1192_3_fu_861_p2[18:4]}};

assign trunc_ln708_36_fu_902_p4 = {{add_ln1192_4_fu_896_p2[18:4]}};

assign trunc_ln708_37_fu_937_p4 = {{add_ln1192_5_fu_931_p2[18:4]}};

assign trunc_ln708_38_fu_1001_p4 = {{add_ln1192_6_fu_995_p2[18:4]}};

assign trunc_ln708_39_fu_1053_p4 = {{add_ln1192_7_fu_1047_p2[17:4]}};

assign trunc_ln708_40_fu_1105_p4 = {{add_ln1192_8_fu_1099_p2[17:4]}};

assign trunc_ln708_41_fu_1157_p4 = {{add_ln1192_9_fu_1151_p2[17:4]}};

assign trunc_ln708_42_fu_1192_p4 = {{add_ln1192_10_fu_1186_p2[18:4]}};

assign trunc_ln708_43_fu_1256_p4 = {{add_ln1192_11_fu_1250_p2[18:4]}};

assign trunc_ln708_44_fu_1316_p4 = {{add_ln1192_12_fu_1310_p2[17:4]}};

assign trunc_ln708_45_fu_1380_p4 = {{add_ln1192_13_fu_1374_p2[18:4]}};

assign trunc_ln708_46_fu_1415_p4 = {{add_ln1192_14_fu_1409_p2[18:4]}};

assign trunc_ln708_47_fu_1475_p4 = {{add_ln1192_15_fu_1469_p2[17:4]}};

assign trunc_ln708_s_fu_797_p4 = {{add_ln1192_1_fu_791_p2[18:4]}};

assign trunc_ln_fu_762_p4 = {{add_ln1192_fu_756_p2[17:4]}};

assign zext_ln1118_10_fu_1089_p1 = shl_ln1118_16_fu_1081_p3;

assign zext_ln1118_11_fu_1129_p1 = tmp_39_fu_1119_p4;

assign zext_ln1118_12_fu_1141_p1 = shl_ln1118_17_fu_1133_p3;

assign zext_ln1118_14_fu_1224_p1 = shl_ln1118_18_fu_1216_p3;

assign zext_ln1118_15_fu_1236_p1 = shl_ln1118_19_fu_1228_p3;

assign zext_ln1118_16_fu_1288_p1 = shl_ln1118_20_fu_1280_p3;

assign zext_ln1118_17_fu_1300_p1 = shl_ln1118_21_fu_1292_p3;

assign zext_ln1118_18_fu_1348_p1 = shl_ln1118_22_fu_1340_p3;

assign zext_ln1118_19_fu_1360_p1 = shl_ln1118_23_fu_1352_p3;

assign zext_ln1118_21_fu_1447_p1 = shl_ln1118_24_fu_1439_p3;

assign zext_ln1118_22_fu_1459_p1 = shl_ln1118_25_fu_1451_p3;

assign zext_ln1118_5_fu_969_p1 = shl_ln_fu_961_p3;

assign zext_ln1118_6_fu_981_p1 = shl_ln1118_s_fu_973_p3;

assign zext_ln1118_7_fu_1025_p1 = tmp_37_fu_1015_p4;

assign zext_ln1118_8_fu_1037_p1 = shl_ln1118_15_fu_1029_p3;

assign zext_ln1118_9_fu_1077_p1 = tmp_38_fu_1067_p4;

assign zext_ln1192_1_fu_991_p1 = add_ln1118_fu_985_p2;

assign zext_ln1192_2_fu_1246_p1 = add_ln1118_4_fu_1240_p2;

assign zext_ln1192_3_fu_1370_p1 = add_ln1118_6_fu_1364_p2;

endmodule //normalize_0_0_0_0_0_s
