
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws28
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/course/csr530606/Adder/|pp0

# Written on Wed Apr 19 10:02:40 2023

##### DESIGN INFO #######################################################

Top View:                "adder_four_bit"
Constraint File(s):      "/home/course/csr530606/adder_four_bit_ucdb/cclock_map.tcl"
                         "/home/course/csr530606/Adder/df.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 10 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting     Ending     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------
System       clk1       |     50.000           |     No paths         |     No paths         |     No paths                         
System       clk2       |     48.000           |     No paths         |     No paths         |     No paths                         
System       clk3       |     45.000           |     No paths         |     No paths         |     No paths                         
System       clk4       |     43.000           |     No paths         |     No paths         |     No paths                         
clk1         clk1       |     50.000           |     No paths         |     No paths         |     25.000                           
clk1         clk2       |     2.000            |     No paths         |     No paths         |     1.000                            
clk1         clk3       |     5.000            |     No paths         |     No paths         |     5.000                            
clk1         clk4       |     1.000            |     No paths         |     No paths         |     1.000                            
clk2         clk1       |     2.000            |     No paths         |     No paths         |     2.000                            
clk2         clk2       |     48.000           |     No paths         |     No paths         |     24.000                           
clk2         clk3       |     3.000            |     No paths         |     No paths         |     3.000                            
clk2         clk4       |     1.000            |     No paths         |     No paths         |     1.000                            
clk3         clk2       |     3.000            |     No paths         |     No paths         |     1.500                            
clk3         clk3       |     45.000           |     No paths         |     No paths         |     22.500                           
clk3         clk4       |     1.000            |     No paths         |     No paths         |     0.500                            
clk4         clk2       |     1.000            |     No paths         |     No paths         |     0.500                            
clk4         clk3       |     1.000            |     No paths         |     No paths         |     0.500                            
clk4         clk4       |     43.000           |     No paths         |     No paths         |     21.500                           
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

(none)


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
