
module pll_sys(inclk0,c0,c1,c2,locked);

  input  inclk0;
  output c0;
  output c1;
  output c2;
  output locked;


endmodule

