TraceInfo({"top.cond.clock":Clock,"top.cond.output":Bits(1),"top.cond.reset":Reset,"top.input":Struct((name:"rhdl_fpga::reset::negating_conditioner::In<rhdl_core::types::domain::Red,rhdl_core::types::domain::Blue>",fields:[(name:"reset_n",ty:Signal(Bits(1),Red)),(name:"clock",ty:Signal(Clock,Blue))])),"top.neg.reset_negation.input":Signal(Bits(1),Red),"top.neg.reset_negation.output":Reset,"top.outputs":Signal(Reset,Blue)})