This is for verilog files whose module is called "top"

Step 1:
write Verilog file (example.v)


Step 2:
write .pcf file (example.pcf)
set pin variables with their pin number on the FPGA from pico2-ice.pdf

Step 3:
generate .json file (example.json)
command:
yosys -p "synth_ice40 -top synth -json synth.json" synth.sv wave_period_calculator.sv i2s_transmitter.sv debouncer.sv


Step 4:
generate .asc file (example.asc)
command:
nextpnr-ice40 --up5k --json synth.json --pcf synth.pcf --asc synth.asc


Step 5:
generate .bin file (example.bin)
command:
icepack synth.asc synth.bin

Step 6:
Make main.py to flash FPGA:
"
from machine import Pin
import ice

fpga = ice.fpga(
    cdone=Pin(40), 
    clock=Pin(21), 
    creset=Pin(31), 
    cram_cs=Pin(5), 
    cram_mosi=Pin(4), 
    cram_sck=Pin(6), 
    frequency=1
    )

file = open("blinky.bin", "br")
fpga.start()
fpga.cram(file)
"