
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/wrf_1650B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500100 heartbeat IPC: 3.99984 cumulative IPC: 3.99984 (Simulation time: 0 hr 0 min 40 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500100 (Simulation time: 0 hr 0 min 40 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 12137552 heartbeat IPC: 1.03762 cumulative IPC: 1.03762 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 21774145 heartbeat IPC: 1.03771 cumulative IPC: 1.03766 (Simulation time: 0 hr 3 min 54 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 31416518 heartbeat IPC: 1.03709 cumulative IPC: 1.03747 (Simulation time: 0 hr 5 min 24 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 47745291 heartbeat IPC: 0.612416 cumulative IPC: 0.884072 (Simulation time: 0 hr 8 min 3 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 60000888 heartbeat IPC: 0.815954 cumulative IPC: 0.869553 (Simulation time: 0 hr 11 min 13 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 75825443 heartbeat IPC: 0.631929 cumulative IPC: 0.818271 (Simulation time: 0 hr 14 min 1 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 91610836 heartbeat IPC: 0.633497 cumulative IPC: 0.78554 (Simulation time: 0 hr 16 min 56 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 107222051 heartbeat IPC: 0.640565 cumulative IPC: 0.763928 (Simulation time: 0 hr 19 min 36 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 127419218 heartbeat IPC: 0.495119 cumulative IPC: 0.720466 (Simulation time: 0 hr 23 min 4 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 145729992 heartbeat IPC: 0.546127 cumulative IPC: 0.698178 (Simulation time: 0 hr 26 min 17 sec) 
Finished CPU 0 instructions: 100000003 cycles: 143229892 cumulative IPC: 0.698178 (Simulation time: 0 hr 26 min 17 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.698178 instructions: 100000003 cycles: 143229892
cpu0_DTLB TOTAL     ACCESS:   16157152  HIT:   16126383  MISS:      30769
cpu0_DTLB LOAD      ACCESS:   14734406  HIT:   14710381  MISS:      24025
cpu0_DTLB RFO       ACCESS:    1422746  HIT:    1416002  MISS:       6744
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 145.212 cycles
cpu0_ITLB TOTAL     ACCESS:    6815583  HIT:    6815556  MISS:         27
cpu0_ITLB LOAD      ACCESS:    6815583  HIT:    6815556  MISS:         27
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 223.778 cycles
cpu0_L1I TOTAL     ACCESS:    1672405  HIT:    1671861  MISS:        544
cpu0_L1I LOAD      ACCESS:    1672405  HIT:    1671861  MISS:        544
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 342.827 cycles
cpu0_STLB TOTAL     ACCESS:      30796  HIT:      16566  MISS:      14230
cpu0_STLB LOAD      ACCESS:      24052  HIT:      13012  MISS:      11040
cpu0_STLB RFO       ACCESS:       6744  HIT:       3554  MISS:       3190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 294.934 cycles
cpu0_L1D TOTAL     ACCESS:   14663361  HIT:   13631202  MISS:    1032159
cpu0_L1D LOAD      ACCESS:   12374732  HIT:   11557254  MISS:     817478
cpu0_L1D RFO       ACCESS:    2275776  HIT:    2061669  MISS:     214107
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      12853  HIT:      12279  MISS:        574
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 231.985 cycles
cpu0_L2C TOTAL     ACCESS:    1279050  HIT:     490054  MISS:     788996
cpu0_L2C LOAD      ACCESS:     818013  HIT:     229431  MISS:     588582
cpu0_L2C RFO       ACCESS:     214103  HIT:      13802  MISS:     200301
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     246360  HIT:     246288  MISS:         72
cpu0_L2C TRANSLATION ACCESS:        574  HIT:        533  MISS:         41
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 289.311 cycles
LLC TOTAL     ACCESS:    1004738  HIT:      97190  MISS:     907548
LLC LOAD      ACCESS:     588582  HIT:      33410  MISS:     555172
LLC RFO       ACCESS:     200301  HIT:         62  MISS:     200239
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     215814  HIT:      63690  MISS:     152124
LLC TRANSLATION ACCESS:         41  HIT:         28  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 233.264 cycles
Insertion Distribution: 
	LOAD 3640 0 99756 462542 
	RFO 0 0 49259 155156 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 152124 
	 0 0 28 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      27195  ROW_BUFFER_MISS:     728198
 DBUS AVG_CONGESTED_CYCLE:    3.92584
 WQ ROW_BUFFER_HIT:      39855  ROW_BUFFER_MISS:     166541  FULL:          0


CPU 0 Branch Prediction Accuracy: 83.2596% MPKI: 18.9931 Average ROB Occupancy at Mispredict: 253.038
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0005
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.9921
BRANCH_DIRECT_CALL: 0.00023
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00022

