// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// When sel=2, assign a to b.

reg [4:0] a, b, c, d, e, f;

mux mux_1;
mux mux_2;
mux mux_3;
mux mux_4;

// The following functions were generated by gen_reg_function.py
// This is the implementation of the mux function.
void mux_impl(void)
{
  #line 1 "mux.v"

  if (sel == 0) {
    a = a;
  } else if (sel == 1) {
    b = b;
  } else if (sel == 2) {
    a = b;
  } else {
    a = a;
  }

  #line 2 "mux.v"

  if (sel == 0) {
endmodule
