vendor_name = ModelSim
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/wishbone_bus_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_slave_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_rf.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_pri_enc.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_pri_dec.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_msel.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_master_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_arb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/uart_wb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/uart_transmitter.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/uart_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/uart_tfifo.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/uart_sync_flops.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/uart_rfifo.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/uart_regs.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/uart_receiver.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/uart_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/uart_debug_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/timescale.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/regfile.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/raminfr.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/pc_reg.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc_tb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/mem_wb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/mem.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/if_id.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/id_ex.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/id.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/gpio_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/gpio_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/ex_mem.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/div.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/data_ram.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/ctrl.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/csr.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/instrom.qip
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/instrom.v
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/db/altsyncram_ve91.tdf
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_1/inst_rom.mif
design_name = openmips_min_sopc
instance = comp, \gpio_o[0]~output , gpio_o[0]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[1]~output , gpio_o[1]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[2]~output , gpio_o[2]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[3]~output , gpio_o[3]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[4]~output , gpio_o[4]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[5]~output , gpio_o[5]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[6]~output , gpio_o[6]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[7]~output , gpio_o[7]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[8]~output , gpio_o[8]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[9]~output , gpio_o[9]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[10]~output , gpio_o[10]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[11]~output , gpio_o[11]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[12]~output , gpio_o[12]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[13]~output , gpio_o[13]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[14]~output , gpio_o[14]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[15]~output , gpio_o[15]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[16]~output , gpio_o[16]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[17]~output , gpio_o[17]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[18]~output , gpio_o[18]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[19]~output , gpio_o[19]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[20]~output , gpio_o[20]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[21]~output , gpio_o[21]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[22]~output , gpio_o[22]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[23]~output , gpio_o[23]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[24]~output , gpio_o[24]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[25]~output , gpio_o[25]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[26]~output , gpio_o[26]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[27]~output , gpio_o[27]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[28]~output , gpio_o[28]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[29]~output , gpio_o[29]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[30]~output , gpio_o[30]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[31]~output , gpio_o[31]~output, openmips_min_sopc, 1
instance = comp, \gpio_i[15]~input , gpio_i[15]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[7]~input , gpio_i[7]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[12]~input , gpio_i[12]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[4]~input , gpio_i[4]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[11]~input , gpio_i[11]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[3]~input , gpio_i[3]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[10]~input , gpio_i[10]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[2]~input , gpio_i[2]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[9]~input , gpio_i[9]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[1]~input , gpio_i[1]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[8]~input , gpio_i[8]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[0]~input , gpio_i[0]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[13]~input , gpio_i[13]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[5]~input , gpio_i[5]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[14]~input , gpio_i[14]~input, openmips_min_sopc, 1
instance = comp, \gpio_i[6]~input , gpio_i[6]~input, openmips_min_sopc, 1
instance = comp, \clk~input , clk~input, openmips_min_sopc, 1
instance = comp, \rst~input , rst~input, openmips_min_sopc, 1
