--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

d:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DYP0<1>     |   12.505(R)|clk_50_BUFGP      |   0.000|
DYP0<2>     |   11.525(R)|clk_50_BUFGP      |   0.000|
DYP0<3>     |   11.965(R)|clk_50_BUFGP      |   0.000|
DYP0<4>     |   12.597(R)|clk_50_BUFGP      |   0.000|
DYP0<5>     |   13.106(R)|clk_50_BUFGP      |   0.000|
DYP0<6>     |   13.408(R)|clk_50_BUFGP      |   0.000|
DYP1<0>     |   14.686(R)|clk_50_BUFGP      |   0.000|
DYP1<1>     |   10.384(R)|clk_50_BUFGP      |   0.000|
DYP1<2>     |   14.670(R)|clk_50_BUFGP      |   0.000|
DYP1<3>     |   13.307(R)|clk_50_BUFGP      |   0.000|
DYP1<4>     |   12.275(R)|clk_50_BUFGP      |   0.000|
DYP1<5>     |   12.556(R)|clk_50_BUFGP      |   0.000|
DYP1<6>     |   11.487(R)|clk_50_BUFGP      |   0.000|
L<0>        |   16.129(R)|clk_50_BUFGP      |   0.000|
L<1>        |   17.095(R)|clk_50_BUFGP      |   0.000|
L<2>        |   15.473(R)|clk_50_BUFGP      |   0.000|
L<3>        |   15.513(R)|clk_50_BUFGP      |   0.000|
L<4>        |   16.321(R)|clk_50_BUFGP      |   0.000|
L<5>        |   15.035(R)|clk_50_BUFGP      |   0.000|
L<6>        |   13.926(R)|clk_50_BUFGP      |   0.000|
L<7>        |   14.983(R)|clk_50_BUFGP      |   0.000|
L<8>        |   15.296(R)|clk_50_BUFGP      |   0.000|
L<9>        |   14.985(R)|clk_50_BUFGP      |   0.000|
L<10>       |   15.381(R)|clk_50_BUFGP      |   0.000|
L<11>       |   15.213(R)|clk_50_BUFGP      |   0.000|
L<12>       |   15.710(R)|clk_50_BUFGP      |   0.000|
L<13>       |   16.832(R)|clk_50_BUFGP      |   0.000|
L<14>       |   14.375(R)|clk_50_BUFGP      |   0.000|
L<15>       |   15.897(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<0> |   12.832(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<1> |   12.393(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<2> |   12.360(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<3> |   12.945(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<4> |   12.782(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<5> |   12.297(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<6> |   13.133(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<7> |   14.120(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<8> |   13.802(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<9> |   13.812(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<10>|   13.266(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<11>|   14.135(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<12>|   14.069(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<13>|   13.121(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<14>|   12.135(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<15>|   13.471(R)|clk_50_BUFGP      |   0.000|
Ram2Data<0> |   11.003(R)|clk_50_BUFGP      |   0.000|
Ram2Data<1> |   11.623(R)|clk_50_BUFGP      |   0.000|
Ram2Data<2> |   12.207(R)|clk_50_BUFGP      |   0.000|
Ram2Data<3> |   12.212(R)|clk_50_BUFGP      |   0.000|
Ram2Data<4> |   11.001(R)|clk_50_BUFGP      |   0.000|
Ram2Data<5> |   11.600(R)|clk_50_BUFGP      |   0.000|
Ram2Data<6> |   12.462(R)|clk_50_BUFGP      |   0.000|
Ram2Data<7> |   11.898(R)|clk_50_BUFGP      |   0.000|
Ram2Data<8> |   12.481(R)|clk_50_BUFGP      |   0.000|
Ram2Data<9> |   13.138(R)|clk_50_BUFGP      |   0.000|
Ram2Data<10>|   11.065(R)|clk_50_BUFGP      |   0.000|
Ram2Data<11>|   11.608(R)|clk_50_BUFGP      |   0.000|
Ram2Data<12>|   12.488(R)|clk_50_BUFGP      |   0.000|
Ram2Data<13>|   13.299(R)|clk_50_BUFGP      |   0.000|
Ram2Data<14>|   11.358(R)|clk_50_BUFGP      |   0.000|
Ram2Data<15>|   12.740(R)|clk_50_BUFGP      |   0.000|
Ram2OE      |   11.903(R)|clk_50_BUFGP      |   0.000|
Ram2WE      |   17.661(R)|clk_50_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    3.847|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |L<0>           |   15.732|
SW<0>          |L<1>           |   16.423|
SW<0>          |L<2>           |   14.991|
SW<0>          |L<3>           |   15.158|
SW<0>          |L<4>           |   17.242|
SW<0>          |L<5>           |   15.553|
SW<0>          |L<6>           |   15.791|
SW<0>          |L<7>           |   15.221|
SW<0>          |L<8>           |   17.027|
SW<0>          |L<9>           |   16.820|
SW<0>          |L<10>          |   15.029|
SW<0>          |L<11>          |   15.361|
SW<0>          |L<12>          |   17.106|
SW<0>          |L<13>          |   17.754|
SW<0>          |L<14>          |   15.297|
SW<0>          |L<15>          |   16.968|
SW<1>          |L<0>           |   15.496|
SW<1>          |L<1>           |   16.093|
SW<1>          |L<2>           |   14.725|
SW<1>          |L<3>           |   14.893|
SW<1>          |L<4>           |   17.383|
SW<1>          |L<5>           |   15.569|
SW<1>          |L<6>           |   14.948|
SW<1>          |L<7>           |   15.407|
SW<1>          |L<8>           |   16.514|
SW<1>          |L<9>           |   15.955|
SW<1>          |L<10>          |   14.976|
SW<1>          |L<11>          |   15.226|
SW<1>          |L<12>          |   17.005|
SW<1>          |L<13>          |   18.557|
SW<1>          |L<14>          |   14.566|
SW<1>          |L<15>          |   16.627|
SW<2>          |L<0>           |   14.324|
SW<2>          |L<1>           |   15.042|
SW<2>          |L<2>           |   13.707|
SW<2>          |L<3>           |   13.711|
SW<2>          |L<4>           |   16.539|
SW<2>          |L<5>           |   14.087|
SW<2>          |L<6>           |   13.931|
SW<2>          |L<7>           |   13.924|
SW<2>          |L<8>           |   15.314|
SW<2>          |L<9>           |   15.233|
SW<2>          |L<10>          |   14.797|
SW<2>          |L<11>          |   14.432|
SW<2>          |L<12>          |   15.970|
SW<2>          |L<13>          |   16.518|
SW<2>          |L<14>          |   14.188|
SW<2>          |L<15>          |   15.973|
SW<12>         |L<0>           |   15.052|
SW<12>         |L<1>           |   15.108|
SW<12>         |L<2>           |   14.287|
SW<12>         |L<3>           |   14.266|
SW<12>         |L<4>           |   14.216|
SW<12>         |L<5>           |   12.095|
SW<12>         |L<6>           |   12.164|
SW<12>         |L<7>           |   11.583|
SW<12>         |L<8>           |   12.881|
SW<12>         |L<9>           |   15.233|
SW<12>         |L<10>          |   11.976|
SW<12>         |L<11>          |   13.385|
SW<12>         |L<12>          |   13.406|
SW<12>         |L<13>          |   14.493|
SW<12>         |L<14>          |   13.284|
SW<12>         |L<15>          |   12.457|
SW<13>         |L<0>           |   13.485|
SW<13>         |L<1>           |   14.175|
SW<13>         |L<2>           |   13.431|
SW<13>         |L<3>           |   13.137|
SW<13>         |L<4>           |   13.425|
SW<13>         |L<5>           |   11.522|
SW<13>         |L<6>           |   10.791|
SW<13>         |L<7>           |   11.058|
SW<13>         |L<8>           |   12.205|
SW<13>         |L<9>           |   12.594|
SW<13>         |L<10>          |   11.122|
SW<13>         |L<11>          |   11.523|
SW<13>         |L<12>          |   12.337|
SW<13>         |L<13>          |   13.509|
SW<13>         |L<14>          |   11.542|
SW<13>         |L<15>          |   12.569|
SW<14>         |L<0>           |   14.549|
SW<14>         |L<1>           |   14.488|
SW<14>         |L<2>           |   13.690|
SW<14>         |L<3>           |   14.218|
SW<14>         |L<4>           |   14.808|
SW<14>         |L<5>           |   11.851|
SW<14>         |L<6>           |   10.763|
SW<14>         |L<7>           |   11.365|
SW<14>         |L<8>           |   11.818|
SW<14>         |L<9>           |   12.545|
SW<14>         |L<10>          |   11.389|
SW<14>         |L<11>          |   12.067|
SW<14>         |L<12>          |   12.020|
SW<14>         |L<13>          |   14.558|
SW<14>         |L<14>          |   11.850|
SW<14>         |L<15>          |   11.901|
SW<15>         |L<0>           |   10.207|
SW<15>         |L<1>           |   10.595|
SW<15>         |L<2>           |   12.379|
SW<15>         |L<3>           |   12.650|
SW<15>         |L<4>           |   10.407|
SW<15>         |L<5>           |   10.929|
SW<15>         |L<6>           |   10.961|
SW<15>         |L<7>           |   10.742|
SW<15>         |L<8>           |   10.211|
SW<15>         |L<9>           |   10.139|
SW<15>         |L<10>          |   11.098|
SW<15>         |L<11>          |   10.556|
SW<15>         |L<12>          |   10.593|
SW<15>         |L<13>          |    9.656|
SW<15>         |L<14>          |   11.714|
SW<15>         |L<15>          |   11.823|
---------------+---------------+---------+


Analysis completed Mon Dec 08 16:35:39 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 199 MB



