IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2023-05-07 20:59
Instance: DFIFO_hdmi_out (E:\FPGA\PGL50H\video_loop\ipcore\DFIFO_hdmi_out\DFIFO_hdmi_out.idf)
IP: Distributed FIFO (1.2)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipm_distributed_fifo_ctr_v1_0.v' to 'rtl' ...
Copy 'rtl\ipm_distributed_fifo_v1_2.v.xml' to 'rtl' ...
Copy 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl' ...
Compile file 'rtl\ipm_distributed_fifo_v1_2.v.xml' to 'rtl\ipm_distributed_fifo_v1_2_DFIFO_hdmi_out.v' ...
Compile file 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl\ipm_distributed_sdpram_v1_2_DFIFO_hdmi_out.v' ...
Copy 'ipm_distributed_fifo_wrapper_v1_2.v.xml' ...
Copy 'ipm_distributed_fifo_wrapper_v1_2_tb.v.xml' ...
Compile file 'ipm_distributed_fifo_wrapper_v1_2.v.xml' to 'DFIFO_hdmi_out.v' ...
Found top module 'DFIFO_hdmi_out' in file 'DFIFO_hdmi_out.v'.
Compile file 'ipm_distributed_fifo_wrapper_v1_2_tb.v.xml' to 'DFIFO_hdmi_out_tb.v' ...
Create template file 'DFIFO_hdmi_out_tmpl.v' ...
Create template file 'DFIFO_hdmi_out_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
