$date
	Sun Jun 08 18:46:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ula_control_tb $end
$var wire 4 ! ula_op [3:0] $end
$var reg 2 " ALUOp [1:0] $end
$var reg 3 # funct3 [2:0] $end
$var reg 7 $ funct7 [6:0] $end
$scope module uut $end
$var wire 2 % ALUOp [1:0] $end
$var wire 3 & funct3 [2:0] $end
$var wire 7 ' funct7 [6:0] $end
$var reg 4 ( ula_op [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b10 !
$end
#20
b110 !
b110 (
b1 "
b1 %
#40
b10 !
b10 (
b10 "
b10 %
#60
b110 !
b110 (
b100000 $
b100000 '
#80
b0 !
b0 (
b0 $
b0 '
b111 #
b111 &
#100
b1 !
b1 (
b110 #
b110 &
#120
bx !
bx (
b1 #
b1 &
#140
b0 #
b0 &
b11 "
b11 %
#180
