# Design: Design Cache already active.
# 
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
acom -reorder -O3 -work Cache -2002  $dsn/src/Cache.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# Compile Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# Compile Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# Compile Entity "TAG_VALID"
# Error: COMP96_0078: Cache.vhd : (37, 12): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: Cache.vhd : (37, 12): Unknown type.
# Error: COMP96_0078: Cache.vhd : (38, 11): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: Cache.vhd : (38, 11): Unknown type.
# Error: COMP96_0078: Cache.vhd : (39, 11): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: Cache.vhd : (39, 11): Unknown type.
# Error: COMP96_0078: Cache.vhd : (40, 13): Unknown identifier "std_logic".
# Error: COMP96_0064: Cache.vhd : (40, 13): Unknown type.
# Error: COMP96_0078: Cache.vhd : (41, 14): Unknown identifier "std_logic".
# Error: COMP96_0064: Cache.vhd : (41, 14): Unknown type.
# Error: COMP96_0078: Cache.vhd : (42, 14): Unknown identifier "std_logic".
# Error: COMP96_0064: Cache.vhd : (42, 14): Unknown type.
# Error: COMP96_0056: Cache.vhd : (46, 1): Cannot find referenced entity declaration "MISS_OR_HIT".
# Error: COMP96_0018: Cache.vhd : (64, 3): Identifier expected.
# Error: COMP96_0015: Cache.vhd : (64, 3): ')' expected.
# Error: COMP96_0015: Cache.vhd : (64, 3): ';' expected.
# Error: COMP96_0019: Cache.vhd : (64, 7): Keyword 'end' expected.
# Error: COMP96_0015: Cache.vhd : (64, 7): ';' expected.
# Error: COMP96_0016: Cache.vhd : (64, 9): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (66, 11): Identifier expected.
# Error: COMP96_0019: Cache.vhd : (74, 2): Keyword 'end' expected.
# Error: COMP96_0016: Cache.vhd : (74, 6): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (97, 17): Identifier expected.
# Compile failure 23 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile Entity "MISS_OR_HIT"
# Error: COMP96_0078: Cache.vhd : (37, 12): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: Cache.vhd : (37, 12): Unknown type.
# Error: COMP96_0078: Cache.vhd : (38, 11): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: Cache.vhd : (38, 11): Unknown type.
# Error: COMP96_0078: Cache.vhd : (39, 11): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: Cache.vhd : (39, 11): Unknown type.
# Error: COMP96_0078: Cache.vhd : (40, 13): Unknown identifier "std_logic".
# Error: COMP96_0064: Cache.vhd : (40, 13): Unknown type.
# Error: COMP96_0078: Cache.vhd : (41, 14): Unknown identifier "std_logic".
# Error: COMP96_0064: Cache.vhd : (41, 14): Unknown type.
# Error: COMP96_0078: Cache.vhd : (42, 14): Unknown identifier "std_logic".
# Error: COMP96_0064: Cache.vhd : (42, 14): Unknown type.
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# Error: COMP96_0056: Cache.vhd : (46, 1): Cannot find referenced entity declaration "MISS_OR_HIT".
# Compile Entity "TAG_VALID"
# Error: COMP96_0018: Cache.vhd : (64, 3): Identifier expected.
# Error: COMP96_0015: Cache.vhd : (64, 3): ')' expected.
# Error: COMP96_0015: Cache.vhd : (64, 3): ';' expected.
# Error: COMP96_0019: Cache.vhd : (64, 7): Keyword 'end' expected.
# Error: COMP96_0015: Cache.vhd : (64, 7): ';' expected.
# Error: COMP96_0016: Cache.vhd : (64, 9): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (66, 11): Identifier expected.
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# Error: COMP96_0019: Cache.vhd : (74, 2): Keyword 'end' expected.
# Error: COMP96_0016: Cache.vhd : (74, 6): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (97, 17): Identifier expected.
# Compile failure 23 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# Compile Entity "TAG_VALID"
# Error: COMP96_0018: Cache.vhd : (72, 3): Identifier expected.
# Error: COMP96_0015: Cache.vhd : (72, 3): ')' expected.
# Error: COMP96_0015: Cache.vhd : (72, 3): ';' expected.
# Error: COMP96_0019: Cache.vhd : (72, 7): Keyword 'end' expected.
# Error: COMP96_0015: Cache.vhd : (72, 7): ';' expected.
# Error: COMP96_0016: Cache.vhd : (72, 9): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (74, 11): Identifier expected.
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# Error: COMP96_0019: Cache.vhd : (82, 2): Keyword 'end' expected.
# Error: COMP96_0016: Cache.vhd : (82, 6): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (105, 17): Identifier expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# Compile Entity "TAG_VALID"
# Error: COMP96_0018: Cache.vhd : (72, 3): Identifier expected.
# Error: COMP96_0015: Cache.vhd : (72, 3): ')' expected.
# Error: COMP96_0015: Cache.vhd : (72, 3): ';' expected.
# Error: COMP96_0019: Cache.vhd : (72, 7): Keyword 'end' expected.
# Error: COMP96_0015: Cache.vhd : (72, 7): ';' expected.
# Error: COMP96_0016: Cache.vhd : (72, 9): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (74, 11): Identifier expected.
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# Error: COMP96_0019: Cache.vhd : (82, 2): Keyword 'end' expected.
# Error: COMP96_0016: Cache.vhd : (82, 6): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (105, 17): Identifier expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# Compile Entity "TAG_VALID"
# Error: COMP96_0018: Cache.vhd : (72, 3): Identifier expected.
# Error: COMP96_0015: Cache.vhd : (72, 3): ')' expected.
# Error: COMP96_0015: Cache.vhd : (72, 3): ';' expected.
# Error: COMP96_0019: Cache.vhd : (72, 7): Keyword 'end' expected.
# Error: COMP96_0015: Cache.vhd : (72, 7): ';' expected.
# Error: COMP96_0016: Cache.vhd : (72, 9): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (74, 11): Identifier expected.
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# Error: COMP96_0019: Cache.vhd : (82, 2): Keyword 'end' expected.
# Error: COMP96_0016: Cache.vhd : (82, 6): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (105, 17): Identifier expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -work Cache -2002  $dsn/src/Miss_or_hit.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# Compile Entity "TAG_VALID"
# Error: COMP96_0018: Cache.vhd : (72, 3): Identifier expected.
# Error: COMP96_0015: Cache.vhd : (72, 3): ')' expected.
# Error: COMP96_0015: Cache.vhd : (72, 3): ';' expected.
# Error: COMP96_0019: Cache.vhd : (72, 7): Keyword 'end' expected.
# Error: COMP96_0015: Cache.vhd : (72, 7): ';' expected.
# Error: COMP96_0016: Cache.vhd : (72, 9): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (74, 11): Identifier expected.
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# Error: COMP96_0019: Cache.vhd : (82, 2): Keyword 'end' expected.
# Error: COMP96_0016: Cache.vhd : (82, 6): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (105, 17): Identifier expected.
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Error: COMP96_0018: Tag_valid.vhd : (14, 3): Identifier expected.
# Error: COMP96_0015: Tag_valid.vhd : (14, 3): ')' expected.
# Error: COMP96_0015: Tag_valid.vhd : (14, 3): ';' expected.
# Error: COMP96_0019: Tag_valid.vhd : (14, 7): Keyword 'end' expected.
# Error: COMP96_0015: Tag_valid.vhd : (14, 7): ';' expected.
# Error: COMP96_0016: Tag_valid.vhd : (14, 9): Design unit declaration expected.
# Error: COMP96_0018: Tag_valid.vhd : (16, 11): Identifier expected.
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# Error: COMP96_0019: Tag_valid.vhd : (24, 2): Keyword 'end' expected.
# Error: COMP96_0016: Tag_valid.vhd : (24, 6): Design unit declaration expected.
# Error: COMP96_0018: Tag_valid.vhd : (47, 17): Identifier expected.
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile failure 20 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -work Cache -2002  $dsn/src/Tag_valid.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Error: COMP96_0078: Tag_valid.vhd : (14, 12): Unknown identifier "OUTPUT".
# Error: COMP96_0164: Tag_valid.vhd : (14, 12): Cannot find resolution function declaration.
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# Error: COMP96_0056: Tag_valid.vhd : (18, 1): Cannot find referenced entity declaration "TAG_VALID".
# Compile failure 3 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work Cache -2002  $dsn/src/Tag_valid.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# Compile Entity "TAG_VALID"
# Error: COMP96_0018: Cache.vhd : (72, 3): Identifier expected.
# Error: COMP96_0015: Cache.vhd : (72, 3): ')' expected.
# Error: COMP96_0015: Cache.vhd : (72, 3): ';' expected.
# Error: COMP96_0019: Cache.vhd : (72, 7): Keyword 'end' expected.
# Error: COMP96_0015: Cache.vhd : (72, 7): ';' expected.
# Error: COMP96_0016: Cache.vhd : (72, 9): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (74, 11): Identifier expected.
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# Error: COMP96_0019: Cache.vhd : (82, 2): Keyword 'end' expected.
# Error: COMP96_0016: Cache.vhd : (82, 6): Design unit declaration expected.
# Error: COMP96_0018: Cache.vhd : (105, 17): Identifier expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# Error: ELAB1_0028: Cache.vhd : (71, 0): Entity port length is 32. WRITE_DATA length is 23.
# Error: COMP96_0367: Cache.vhd : (71, 35): Improper array length (6). Expected length is 23.
# Error: COMP96_0100: Cache.vhd : (71, 30): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (71, 46): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (71, 74): Actual parameter type in port map does not match the type of the formal port 'CLK'.
# Error: COMP96_0100: Cache.vhd : (71, 86): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Error: COMP96_0367: Cache.vhd : (72, 35): Improper array length (6). Expected length is 23.
# Error: COMP96_0100: Cache.vhd : (72, 30): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (72, 46): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (72, 74): Actual parameter type in port map does not match the type of the formal port 'CLK'.
# Error: COMP96_0100: Cache.vhd : (72, 86): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Error: COMP96_0100: Cache.vhd : (74, 31): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (74, 36): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (74, 43): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (74, 80): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Error: COMP96_0100: Cache.vhd : (75, 31): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (75, 36): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (75, 43): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (75, 80): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# Error: ELAB1_0028: Tag_valid.vhd : (71, 0): Entity port length is 32. WRITE_DATA length is 23.
# Error: COMP96_0367: Tag_valid.vhd : (71, 35): Improper array length (6). Expected length is 23.
# Error: COMP96_0100: Tag_valid.vhd : (71, 30): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Tag_valid.vhd : (71, 46): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Tag_valid.vhd : (71, 74): Actual parameter type in port map does not match the type of the formal port 'CLK'.
# Error: COMP96_0100: Tag_valid.vhd : (71, 86): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Error: COMP96_0367: Tag_valid.vhd : (72, 35): Improper array length (6). Expected length is 23.
# Error: COMP96_0100: Tag_valid.vhd : (72, 30): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Tag_valid.vhd : (72, 46): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Tag_valid.vhd : (72, 74): Actual parameter type in port map does not match the type of the formal port 'CLK'.
# Error: COMP96_0100: Tag_valid.vhd : (72, 86): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile failure 30 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# Error: ELAB1_0028: Cache.vhd : (71, 0): Entity port length is 32. WRITE_DATA length is 23.
# Error: COMP96_0367: Cache.vhd : (71, 35): Improper array length (6). Expected length is 23.
# Error: COMP96_0100: Cache.vhd : (71, 30): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (71, 46): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (71, 74): Actual parameter type in port map does not match the type of the formal port 'CLK'.
# Error: COMP96_0100: Cache.vhd : (71, 86): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Error: COMP96_0367: Cache.vhd : (72, 35): Improper array length (6). Expected length is 23.
# Error: COMP96_0100: Cache.vhd : (72, 30): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (72, 46): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (72, 74): Actual parameter type in port map does not match the type of the formal port 'CLK'.
# Error: COMP96_0100: Cache.vhd : (72, 86): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Error: COMP96_0100: Cache.vhd : (74, 31): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (74, 36): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (74, 43): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (74, 80): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Error: COMP96_0100: Cache.vhd : (75, 31): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (75, 36): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (75, 43): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (75, 80): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile failure 19 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# Error: COMP96_0413: Cache.vhd : (70, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (70, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (70, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0413: Cache.vhd : (71, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (71, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (71, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0100: Cache.vhd : (73, 31): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (73, 36): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (73, 43): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (73, 80): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Error: COMP96_0100: Cache.vhd : (74, 31): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (74, 36): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (74, 43): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (74, 80): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Compile failure 14 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# Error: COMP96_0413: Cache.vhd : (70, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (70, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (70, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0413: Cache.vhd : (71, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (71, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (71, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0367: Cache.vhd : (73, 31): Improper array length (32). Expected length is 6.
# Error: COMP96_0367: Cache.vhd : (73, 37): Improper array length (6). Expected length is 23.
# Error: COMP96_0100: Cache.vhd : (73, 48): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (75, 31): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (75, 36): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (75, 43): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (75, 80): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Compile failure 13 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# Error: COMP96_0413: Cache.vhd : (70, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (70, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (70, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0413: Cache.vhd : (71, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (71, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (71, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0367: Cache.vhd : (73, 31): Improper array length (32). Expected length is 6.
# Error: COMP96_0367: Cache.vhd : (73, 37): Improper array length (6). Expected length is 23.
# Error: COMP96_0100: Cache.vhd : (73, 48): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (73, 89): Actual parameter type in port map does not match the type of the formal port 'OUTPUT'.
# Error: COMP96_0525: Cache.vhd : (73, 2): Too many actuals in the port map aspect in the component instantiation.
# Error: COMP96_0100: Cache.vhd : (74, 31): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (74, 36): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (74, 43): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (74, 80): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Compile failure 15 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# Error: COMP96_0413: Cache.vhd : (70, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (70, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (70, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0413: Cache.vhd : (71, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (71, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (71, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0100: Cache.vhd : (74, 31): Actual parameter type in port map does not match the type of the formal port 'ADDR'.
# Error: COMP96_0100: Cache.vhd : (74, 36): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (74, 43): Actual parameter type in port map does not match the type of the formal port 'WRITE_ENABLE'.
# Error: COMP96_0100: Cache.vhd : (74, 80): Actual parameter type in port map does not match the type of the formal port 'RESET'.
# Compile failure 10 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# Error: COMP96_0413: Cache.vhd : (70, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (70, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (70, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0413: Cache.vhd : (71, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (71, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (71, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0122: Cache.vhd : (74, 2): Symbol "Way0TV" has already been declared in this scope.
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# Error: COMP96_0413: Cache.vhd : (70, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (70, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (70, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0413: Cache.vhd : (71, 74): Actual of mode 'in' cannot be assigned to formal "DATA" of mode 'out'.
# Error: COMP96_0100: Cache.vhd : (71, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (71, 86): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# Error: COMP96_0100: Cache.vhd : (70, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (70, 74): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# Error: COMP96_0100: Cache.vhd : (71, 59): Actual parameter type in port map does not match the type of the formal port 'WRITE_DATA'.
# Error: COMP96_0100: Cache.vhd : (71, 74): Actual parameter type in port map does not match the type of the formal port 'WRITE_EN'.
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd $dsn/src/TestBench/cache_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# File: c:\My_Designs\cache\Cache\src\TestBench\cache_TB.vhd
# Compile Entity "cache_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cache_tb"
# Error: COMP96_0015: cache_TB.vhd : (92, 1): ';' expected.
# Error: COMP96_0019: cache_TB.vhd : (94, 1): Keyword 'end' expected.
# Error: COMP96_0016: cache_TB.vhd : (94, 15): Design unit declaration expected.
# Error: COMP96_0018: cache_TB.vhd : (97, 8): Identifier expected.
# Error: COMP96_0016: cache_TB.vhd : (97, 15): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd $dsn/src/TestBench/cache_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# File: c:\My_Designs\cache\Cache\src\TestBench\cache_TB.vhd
# Compile Entity "cache_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cache_tb"
# Compile Configuration "TESTBENCH_FOR_cache"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd $dsn/src/TestBench/cache_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# File: c:\My_Designs\cache\Cache\src\TestBench\cache_TB.vhd
# Compile Entity "cache_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cache_tb"
# Compile Configuration "TESTBENCH_FOR_cache"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd $dsn/src/TestBench/cache_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# File: c:\My_Designs\cache\Cache\src\TestBench\cache_TB.vhd
# Compile Entity "cache_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cache_tb"
# Compile Configuration "TESTBENCH_FOR_cache"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+cache_tb cache_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6256 kB (elbread=1023 elab2=5140 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\cache\Cache\src\wave.asdb
#  8:57 PM, Friday, January 1, 2021
#  Simulation has been initialized
#  Selected Top-Level: cache_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/cache/Cache/src/wave.asdb'.
# add wave -noreg {/cache_tb/CLK}
# add wave -noreg {/cache_tb/WRITE_ENABLE0}
# add wave -noreg {/cache_tb/WRITE_ENABLE1}
# add wave -noreg {/cache_tb/ADDR}
# add wave -noreg {/cache_tb/WRITE_DATA}
# add wave -noreg {/cache_tb/DATA}
# add wave -noreg {/cache_tb/HIT}
# 7 signal(s) traced.
run
endsim
# KERNEL: stopped at time: 92241640 ns
#  Simulation has been stopped
asim -O5 +access +r +m+cache_tb cache_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6256 kB (elbread=1023 elab2=5140 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\cache\Cache\src\wave.asdb
#  8:58 PM, Friday, January 1, 2021
#  Simulation has been initialized
#  Selected Top-Level: cache_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/cache/Cache/src/wave.asdb'.
# add wave -noreg {/cache_tb/CLK}
# add wave -noreg {/cache_tb/WRITE_ENABLE0}
# add wave -noreg {/cache_tb/WRITE_ENABLE1}
# add wave -noreg {/cache_tb/ADDR}
# add wave -noreg {/cache_tb/WRITE_DATA}
# add wave -noreg {/cache_tb/DATA}
# add wave -noreg {/cache_tb/HIT}
# 7 signal(s) traced.
run 250 ns
# KERNEL: stopped at time: 250 ns
run 250 ns
# KERNEL: stopped at time: 500 ns
run 250 ns
# KERNEL: stopped at time: 750 ns
run 250 ns
# KERNEL: stopped at time: 1 us
run 250 ns
# KERNEL: stopped at time: 1250 ns
run 250 ns
# KERNEL: stopped at time: 1500 ns
run 250 ns
# KERNEL: stopped at time: 1750 ns
run 250 ns
# KERNEL: stopped at time: 2 us
run 250 ns
# KERNEL: stopped at time: 2250 ns
run 250 ns
# KERNEL: stopped at time: 2500 ns
run 250 ns
# KERNEL: stopped at time: 2750 ns
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+cache_tb cache_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6256 kB (elbread=1023 elab2=5140 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\cache\Cache\src\wave.asdb
#  9:00 PM, Friday, January 1, 2021
#  Simulation has been initialized
#  Selected Top-Level: cache_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/cache/Cache/src/wave.asdb'.
# add wave -noreg {/cache_tb/CLK}
# add wave -noreg {/cache_tb/WRITE_ENABLE0}
# add wave -noreg {/cache_tb/WRITE_ENABLE1}
# add wave -noreg {/cache_tb/ADDR}
# add wave -noreg {/cache_tb/WRITE_DATA}
# add wave -noreg {/cache_tb/DATA}
# add wave -noreg {/cache_tb/HIT}
# 7 signal(s) traced.
run 300 ns
# KERNEL: stopped at time: 300 ns
run 300 ns
# KERNEL: stopped at time: 600 ns
run 300 ns
# KERNEL: stopped at time: 900 ns
run 300 ns
# KERNEL: stopped at time: 1200 ns
run 300 ns
# KERNEL: stopped at time: 1500 ns
run 300 ns
# KERNEL: stopped at time: 1800 ns
run 300 ns
# KERNEL: stopped at time: 2100 ns
run 300 ns
# KERNEL: stopped at time: 2400 ns
run 300 ns
# KERNEL: stopped at time: 2700 ns
run 300 ns
# KERNEL: stopped at time: 3 us
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+cache_tb cache_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6256 kB (elbread=1023 elab2=5140 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\cache\Cache\src\wave.asdb
#  9:02 PM, Friday, January 1, 2021
#  Simulation has been initialized
#  Selected Top-Level: cache_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/cache/Cache/src/wave.asdb'.
# add wave -noreg {/cache_tb/CLK}
# add wave -noreg {/cache_tb/WRITE_ENABLE0}
# add wave -noreg {/cache_tb/WRITE_ENABLE1}
# add wave -noreg {/cache_tb/ADDR}
# add wave -noreg {/cache_tb/WRITE_DATA}
# add wave -noreg {/cache_tb/DATA}
# add wave -noreg {/cache_tb/HIT}
# 7 signal(s) traced.
run 300 ns
# KERNEL: stopped at time: 300 ns
run 300 ns
# KERNEL: stopped at time: 600 ns
run 300 ns
# KERNEL: stopped at time: 900 ns
run 300 ns
# KERNEL: stopped at time: 1200 ns
endsim
#  Simulation has been stopped
acom -O3 -work Cache -2002  $dsn/src/Cache.vhd $dsn/src/Miss_or_hit.vhd $dsn/src/Tag_valid.vhd $dsn/src/Data_mem.vhd $dsn/src/TestBench/cache_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\cache\Cache\src\Cache.vhd
# Compile Entity "Cache"
# Compile Architecture "behavioral" of Entity "Cache"
# File: c:\My_Designs\cache\Cache\src\Miss_or_hit.vhd
# Compile Entity "MISS_OR_HIT"
# Compile Architecture "behavioral" of Entity "MISS_OR_HIT"
# File: c:\My_Designs\cache\Cache\src\Tag_valid.vhd
# Compile Entity "TAG_VALID"
# Compile Architecture "behavioral" of Entity "TAG_VALID"
# File: c:\My_Designs\cache\Cache\src\Data_mem.vhd
# Compile Entity "DATA_MEM"
# Compile Architecture "behavioral" of Entity "DATA_MEM"
# File: c:\My_Designs\cache\Cache\src\TestBench\cache_TB.vhd
# Compile Entity "cache_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cache_tb"
# Compile Configuration "TESTBENCH_FOR_cache"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
asim -O5 +access +r +m+cache_tb cache_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6256 kB (elbread=1023 elab2=5139 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\cache\Cache\src\wave.asdb
#  9:04 PM, Friday, January 1, 2021
#  Simulation has been initialized
#  Selected Top-Level: cache_tb (TB_ARCHITECTURE)
run 300 ns
# KERNEL: stopped at time: 300 ns
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/cache/Cache/src/wave.asdb'.
# add wave -noreg {/cache_tb/CLK}
# add wave -noreg {/cache_tb/WRITE_ENABLE0}
# add wave -noreg {/cache_tb/WRITE_ENABLE1}
# add wave -noreg {/cache_tb/ADDR}
# add wave -noreg {/cache_tb/WRITE_DATA}
# add wave -noreg {/cache_tb/DATA}
# add wave -noreg {/cache_tb/HIT}
# 7 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6256 kB (elbread=1023 elab2=5139 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\cache\Cache\src\wave.asdb
#  9:05 PM, Friday, January 1, 2021
#  Simulation has been initialized
#  Selected Top-Level: cache_tb (TB_ARCHITECTURE)
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+cache_tb cache_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6256 kB (elbread=1023 elab2=5139 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\cache\Cache\src\wave.asdb
#  9:05 PM, Friday, January 1, 2021
#  Simulation has been initialized
#  Selected Top-Level: cache_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/cache/Cache/src/wave.asdb'.
# add wave -noreg {/cache_tb/CLK}
# add wave -noreg {/cache_tb/WRITE_ENABLE0}
# add wave -noreg {/cache_tb/WRITE_ENABLE1}
# add wave -noreg {/cache_tb/ADDR}
# add wave -noreg {/cache_tb/WRITE_DATA}
# add wave -noreg {/cache_tb/DATA}
# add wave -noreg {/cache_tb/HIT}
# 7 signal(s) traced.
run 300 ns
# KERNEL: stopped at time: 300 ns
run 300 ns
# KERNEL: stopped at time: 600 ns
run 300 ns
# KERNEL: stopped at time: 900 ns
run 300 ns
# KERNEL: stopped at time: 1200 ns
run 300 ns
# KERNEL: stopped at time: 1500 ns
run 300 ns
# KERNEL: stopped at time: 1800 ns
run 300 ns
# KERNEL: stopped at time: 2100 ns
run 300 ns
# KERNEL: stopped at time: 2400 ns
# Error: You cannot overwrite Simulation Database.
# Adding file c:\My_Designs\cache\Cache\src\wave1.asdb ... Done
# Adding file c:\My_Designs\cache\Cache\src\wave1.awc ... Done
#  Simulation has been stopped
# Adding file c:\My_Designs\cache\Cache\src\wave1.awc ... Done
