--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf
top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1200 paths analyzed, 368 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.693ns.
--------------------------------------------------------------------------------

Paths for end point debounce_unit/state_reg_FSM_FFd1 (SLICE_X14Y28.A2), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_1 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      5.648ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_1 to debounce_unit/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_1
    SLICE_X12Y25.B1      net (fanout=2)        0.728   debounce_unit/q_reg<1>
    SLICE_X12Y25.COUT    Topcyb                0.483   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<1>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.COUT    Tbyp                  0.093   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X12Y28.BMUX    Tcinb                 0.310   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X15Y27.D2      net (fanout=1)        0.993   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<13>
    SLICE_X15Y27.D       Tilo                  0.259   debounce_unit/q_reg<13>
                                                       debounce_unit/Mmux_q_next51
    SLICE_X14Y28.B3      net (fanout=1)        0.586   debounce_unit/q_next<13>
    SLICE_X14Y28.B       Tilo                  0.235   irq_manager/irq_r<0>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>5_SW0
    SLICE_X14Y28.A2      net (fanout=2)        1.080   N32
    SLICE_X14Y28.CLK     Tas                   0.349   irq_manager/irq_r<0>
                                                       debounce_unit/state_reg_FSM_FFd1-In1
                                                       debounce_unit/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.648ns (2.252ns logic, 3.396ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_0 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      5.639ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_0 to debounce_unit/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_0
    SLICE_X12Y25.A2      net (fanout=2)        0.728   debounce_unit/q_reg<0>
    SLICE_X12Y25.COUT    Topcya                0.474   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/q_reg<0>_rt
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.COUT    Tbyp                  0.093   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X12Y28.BMUX    Tcinb                 0.310   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X15Y27.D2      net (fanout=1)        0.993   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<13>
    SLICE_X15Y27.D       Tilo                  0.259   debounce_unit/q_reg<13>
                                                       debounce_unit/Mmux_q_next51
    SLICE_X14Y28.B3      net (fanout=1)        0.586   debounce_unit/q_next<13>
    SLICE_X14Y28.B       Tilo                  0.235   irq_manager/irq_r<0>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>5_SW0
    SLICE_X14Y28.A2      net (fanout=2)        1.080   N32
    SLICE_X14Y28.CLK     Tas                   0.349   irq_manager/irq_r<0>
                                                       debounce_unit/state_reg_FSM_FFd1-In1
                                                       debounce_unit/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (2.243ns logic, 3.396ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_5 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      5.552ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_5 to debounce_unit/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BQ      Tcko                  0.430   debounce_unit/q_reg<6>
                                                       debounce_unit/q_reg_5
    SLICE_X12Y26.B1      net (fanout=2)        0.728   debounce_unit/q_reg<5>
    SLICE_X12Y26.COUT    Topcyb                0.483   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<5>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X12Y28.BMUX    Tcinb                 0.310   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X15Y27.D2      net (fanout=1)        0.993   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<13>
    SLICE_X15Y27.D       Tilo                  0.259   debounce_unit/q_reg<13>
                                                       debounce_unit/Mmux_q_next51
    SLICE_X14Y28.B3      net (fanout=1)        0.586   debounce_unit/q_next<13>
    SLICE_X14Y28.B       Tilo                  0.235   irq_manager/irq_r<0>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>5_SW0
    SLICE_X14Y28.A2      net (fanout=2)        1.080   N32
    SLICE_X14Y28.CLK     Tas                   0.349   irq_manager/irq_r<0>
                                                       debounce_unit/state_reg_FSM_FFd1-In1
                                                       debounce_unit/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.552ns (2.159ns logic, 3.393ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point irq_manager/irq_r_0 (SLICE_X14Y28.C4), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_1 (FF)
  Destination:          irq_manager/irq_r_0 (FF)
  Requirement:          10.526ns
  Data Path Delay:      5.337ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_1 to irq_manager/irq_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_1
    SLICE_X12Y25.B1      net (fanout=2)        0.728   debounce_unit/q_reg<1>
    SLICE_X12Y25.COUT    Topcyb                0.483   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<1>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CMUX    Tcinc                 0.279   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X13Y26.D2      net (fanout=1)        1.208   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<6>
    SLICE_X13Y26.D       Tilo                  0.259   debounce_unit/q_reg<6>
                                                       debounce_unit/Mmux_q_next181
    SLICE_X15Y27.B2      net (fanout=1)        0.778   debounce_unit/q_next<6>
    SLICE_X15Y27.B       Tilo                  0.259   debounce_unit/q_reg<13>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>1
    SLICE_X14Y28.C4      net (fanout=2)        0.561   debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>
    SLICE_X14Y28.CLK     Tas                   0.349   irq_manager/irq_r<0>
                                                       debounce_unit/Mmux_db_tick11
                                                       irq_manager/irq_r_0
    -------------------------------------------------  ---------------------------
    Total                                      5.337ns (2.059ns logic, 3.278ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_0 (FF)
  Destination:          irq_manager/irq_r_0 (FF)
  Requirement:          10.526ns
  Data Path Delay:      5.328ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_0 to irq_manager/irq_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_0
    SLICE_X12Y25.A2      net (fanout=2)        0.728   debounce_unit/q_reg<0>
    SLICE_X12Y25.COUT    Topcya                0.474   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/q_reg<0>_rt
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CMUX    Tcinc                 0.279   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X13Y26.D2      net (fanout=1)        1.208   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<6>
    SLICE_X13Y26.D       Tilo                  0.259   debounce_unit/q_reg<6>
                                                       debounce_unit/Mmux_q_next181
    SLICE_X15Y27.B2      net (fanout=1)        0.778   debounce_unit/q_next<6>
    SLICE_X15Y27.B       Tilo                  0.259   debounce_unit/q_reg<13>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>1
    SLICE_X14Y28.C4      net (fanout=2)        0.561   debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>
    SLICE_X14Y28.CLK     Tas                   0.349   irq_manager/irq_r<0>
                                                       debounce_unit/Mmux_db_tick11
                                                       irq_manager/irq_r_0
    -------------------------------------------------  ---------------------------
    Total                                      5.328ns (2.050ns logic, 3.278ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_3 (FF)
  Destination:          irq_manager/irq_r_0 (FF)
  Requirement:          10.526ns
  Data Path Delay:      5.227ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_3 to irq_manager/irq_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.DQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_3
    SLICE_X12Y25.D2      net (fanout=2)        0.789   debounce_unit/q_reg<3>
    SLICE_X12Y25.COUT    Topcyd                0.312   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<3>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CMUX    Tcinc                 0.279   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X13Y26.D2      net (fanout=1)        1.208   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<6>
    SLICE_X13Y26.D       Tilo                  0.259   debounce_unit/q_reg<6>
                                                       debounce_unit/Mmux_q_next181
    SLICE_X15Y27.B2      net (fanout=1)        0.778   debounce_unit/q_next<6>
    SLICE_X15Y27.B       Tilo                  0.259   debounce_unit/q_reg<13>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>1
    SLICE_X14Y28.C4      net (fanout=2)        0.561   debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>
    SLICE_X14Y28.CLK     Tas                   0.349   irq_manager/irq_r<0>
                                                       debounce_unit/Mmux_db_tick11
                                                       irq_manager/irq_r_0
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (1.888ns logic, 3.339ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point debounce_unit/state_reg_FSM_FFd1 (SLICE_X14Y28.A5), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_1 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      5.162ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_1 to debounce_unit/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_1
    SLICE_X12Y25.B1      net (fanout=2)        0.728   debounce_unit/q_reg<1>
    SLICE_X12Y25.COUT    Topcyb                0.483   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<1>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CMUX    Tcinc                 0.279   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X13Y26.D2      net (fanout=1)        1.208   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<6>
    SLICE_X13Y26.D       Tilo                  0.259   debounce_unit/q_reg<6>
                                                       debounce_unit/Mmux_q_next181
    SLICE_X15Y27.B2      net (fanout=1)        0.778   debounce_unit/q_next<6>
    SLICE_X15Y27.B       Tilo                  0.259   debounce_unit/q_reg<13>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>1
    SLICE_X14Y28.A5      net (fanout=2)        0.386   debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>
    SLICE_X14Y28.CLK     Tas                   0.349   irq_manager/irq_r<0>
                                                       debounce_unit/state_reg_FSM_FFd1-In1
                                                       debounce_unit/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (2.059ns logic, 3.103ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_0 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      5.153ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_0 to debounce_unit/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_0
    SLICE_X12Y25.A2      net (fanout=2)        0.728   debounce_unit/q_reg<0>
    SLICE_X12Y25.COUT    Topcya                0.474   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/q_reg<0>_rt
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CMUX    Tcinc                 0.279   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X13Y26.D2      net (fanout=1)        1.208   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<6>
    SLICE_X13Y26.D       Tilo                  0.259   debounce_unit/q_reg<6>
                                                       debounce_unit/Mmux_q_next181
    SLICE_X15Y27.B2      net (fanout=1)        0.778   debounce_unit/q_next<6>
    SLICE_X15Y27.B       Tilo                  0.259   debounce_unit/q_reg<13>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>1
    SLICE_X14Y28.A5      net (fanout=2)        0.386   debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>
    SLICE_X14Y28.CLK     Tas                   0.349   irq_manager/irq_r<0>
                                                       debounce_unit/state_reg_FSM_FFd1-In1
                                                       debounce_unit/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (2.050ns logic, 3.103ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_3 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      5.052ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_3 to debounce_unit/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.DQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_3
    SLICE_X12Y25.D2      net (fanout=2)        0.789   debounce_unit/q_reg<3>
    SLICE_X12Y25.COUT    Topcyd                0.312   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<3>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X12Y26.CMUX    Tcinc                 0.279   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X13Y26.D2      net (fanout=1)        1.208   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<6>
    SLICE_X13Y26.D       Tilo                  0.259   debounce_unit/q_reg<6>
                                                       debounce_unit/Mmux_q_next181
    SLICE_X15Y27.B2      net (fanout=1)        0.778   debounce_unit/q_next<6>
    SLICE_X15Y27.B       Tilo                  0.259   debounce_unit/q_reg<13>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>1
    SLICE_X14Y28.A5      net (fanout=2)        0.386   debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>
    SLICE_X14Y28.CLK     Tas                   0.349   irq_manager/irq_r<0>
                                                       debounce_unit/state_reg_FSM_FFd1-In1
                                                       debounce_unit/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.888ns logic, 3.164ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point buffer_ent/mem_ent/Mram_ram (RAMB8_X1Y2.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buffer_ent/mem_addr_5 (FF)
  Destination:          buffer_ent/mem_ent/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.070 - 0.068)
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buffer_ent/mem_addr_5 to buffer_ent/mem_ent/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X17Y4.AQ          Tcko                  0.198   buffer_ent/mem_addr<7>
                                                          buffer_ent/mem_addr_5
    RAMB8_X1Y2.ADDRAWRADDR9 net (fanout=1)        0.259   buffer_ent/mem_addr<5>
    RAMB8_X1Y2.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   buffer_ent/mem_ent/Mram_ram
                                                          buffer_ent/mem_ent/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.391ns (0.132ns logic, 0.259ns route)
                                                          (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point buffer_ent/mem_ent/Mram_ram (RAMB8_X1Y2.ADDRAWRADDR4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buffer_ent/mem_addr_0 (FF)
  Destination:          buffer_ent/mem_ent/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.070 - 0.066)
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buffer_ent/mem_addr_0 to buffer_ent/mem_ent/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X16Y5.AQ          Tcko                  0.234   buffer_ent/mem_addr<3>
                                                          buffer_ent/mem_addr_0
    RAMB8_X1Y2.ADDRAWRADDR4 net (fanout=1)        0.233   buffer_ent/mem_addr<0>
    RAMB8_X1Y2.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   buffer_ent/mem_ent/Mram_ram
                                                          buffer_ent/mem_ent/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.401ns (0.168ns logic, 0.233ns route)
                                                          (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point irq_manager/irq_mask_5 (SLICE_X10Y5.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               imx51_wb_16/writedata_5 (FF)
  Destination:          irq_manager/irq_mask_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: imx51_wb_16/writedata_5 to irq_manager/irq_mask_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y5.BQ       Tcko                  0.198   imx51_wb_16/writedata<7>
                                                       imx51_wb_16/writedata_5
    SLICE_X10Y5.C4       net (fanout=1)        0.113   imx51_wb_16/writedata<5>
    SLICE_X10Y5.CLK      Tah         (-Th)    -0.121   irq_manager/irq_mask<6>
                                                       imx51_wb_16/Mmux_wbm_writedata121
                                                       irq_manager/irq_mask_5
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.319ns logic, 0.113ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.956ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buffer_ent/mem_ent/Mram_ram/CLKAWRCLK
  Logical resource: buffer_ent/mem_ent/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X1Y2.CLKAWRCLK
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.860ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: ext_clk_BUFGP/BUFG/I0
  Logical resource: ext_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: ext_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 10.046ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: imx51_wb_16/writedata<15>/CLK
  Logical resource: imx51_wb_16/writedata_12/CK
  Location pin: SLICE_X8Y2.CLK
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ext_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ext_clk        |    5.693|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1200 paths, 0 nets, and 321 connections

Design statistics:
   Minimum period:   5.693ns{1}   (Maximum frequency: 175.654MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 15 22:44:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 137 MB



