Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 18 16:33:51 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             244 |           63 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              40 |           18 |
| Yes          | No                    | Yes                    |             480 |          169 |
| Yes          | Yes                   | No                     |              18 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|      Clock Signal     |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|  u_EdgeDetector/oFall |                         | u_merge/rst             |                1 |              1 |         1.00 |
|  iClk_IBUF_BUFG       |                         |                         |                1 |              1 |         1.00 |
|  iClk_IBUF_BUFG       |                         | u_merge/out[23]_i_1_n_0 |                1 |              1 |         1.00 |
|  iClk_IBUF_BUFG       |                         | u_merge/Reg_rstint      |                1 |              1 |         1.00 |
|  iClk_IBUF_BUFG       | u_merge/enable_counter  | u_merge/rst             |                1 |              2 |         2.00 |
|  iClk_IBUF_BUFG       | u_EdgeDetector/oFall    |                         |                4 |             16 |         4.00 |
|  iClk_IBUF_BUFG       | iHit_IBUF               | rst                     |                5 |             16 |         3.20 |
|  iClk_IBUF_BUFG       | u_merge/out[23]_i_1_n_0 |                         |               14 |             24 |         1.71 |
|  iClk_IBUF_BUFG       | u_EdgeDetector/oRise    | rst                     |               86 |            240 |         2.79 |
|  iClk_IBUF_BUFG       | u_EdgeDetector/oFall    | rst                     |               83 |            240 |         2.89 |
|  iClk_IBUF_BUFG       |                         | rst                     |               61 |            242 |         3.97 |
+-----------------------+-------------------------+-------------------------+------------------+----------------+--------------+


