/* Generated by Yosys 0.3.0+ (git sha1 3b52121) */

(* src = "../../verilog/adt7310.v:1" *)
(* top = 1 *)
module ADT7310(Reset_n_i, Clk_i, Enable_i, CpuIntr_o, ADT7310CS_n_o, SPI_Data_i, SPI_Write_o, SPI_ReadNext_o, SPI_Data_o, SPI_FIFOFull_i, SPI_FIFOEmpty_i, SPI_Transmission_i, SPICounterPresetH_i, SPICounterPresetL_i, Threshold_i, PeriodCounterPreset_i, SensorValue_o, SPI_CPOL_o, SPI_CPHA_o, SPI_LSBFE_o);
  wire \$techmap\SPIFSM_1.$auto$opt_reduce.cc:126:opt_mux$2459 ;
  (* src = "../../../../counter32/verilog/counter32_rv1.v:12" *)
  wire [15:0] \$techmap\SPIFSM_1.$extract$\Counter32_RV1_Timer$2533.DH_s ;
  (* src = "../../../../counter32/verilog/counter32_rv1.v:13" *)
  wire [15:0] \$techmap\SPIFSM_1.$extract$\Counter32_RV1_Timer$2533.DL_s ;
  (* src = "../../../../counter32/verilog/counter32_rv1.v:14" *)
  wire \$techmap\SPIFSM_1.$extract$\Counter32_RV1_Timer$2533.Overflow_s ;
  wire \$techmap\SPIFSM_1.$procmux$297_CMP ;
  wire \$techmap\SPIFSM_1.$procmux$302_CMP ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:8" *)
  wire \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.Carry_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:7" *)
  wire [15:0] \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.D_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:11" *)
  wire \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.Overflow_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:10" *)
  wire \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.Sign_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:9" *)
  wire \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.Zero_s ;
  (* src = "../../../../counter/verilog/counter_rv1.v:14" *)
  wire [15:0] \$techmap\SensorFSM_1.$extract$\Counter_RV1_Timer$2532.D_s ;
  (* src = "../../../../counter/verilog/counter_rv1.v:15" *)
  wire \$techmap\SensorFSM_1.$extract$\Counter_RV1_Timer$2532.Overflow_s ;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "Outputs_o" *)
  (* src = "../../verilog/adt7310.v:11" *)
  output ADT7310CS_n_o;
  (* intersynth_port = "Clk_i" *)
  (* src = "../../verilog/adt7310.v:5" *)
  input Clk_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "ReconfModuleIRQs_s" *)
  (* src = "../../verilog/adt7310.v:9" *)
  output CpuIntr_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "ReconfModuleIn_s" *)
  (* src = "../../verilog/adt7310.v:7" *)
  input Enable_i;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "PeriodCounterPreset_i" *)
  (* src = "../../verilog/adt7310.v:33" *)
  input [15:0] PeriodCounterPreset_i;
  (* intersynth_port = "Reset_n_i" *)
  (* src = "../../verilog/adt7310.v:3" *)
  input Reset_n_i;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "SPICounterPresetH_i" *)
  (* src = "../../verilog/adt7310.v:27" *)
  input [15:0] SPICounterPresetH_i;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "SPICounterPresetL_i" *)
  (* src = "../../verilog/adt7310.v:29" *)
  input [15:0] SPICounterPresetL_i;
  (* src = "../../verilog/spifsm.v:45" *)
  wire \SPIFSM_1.SPI_FSM_TimerEnable ;
  (* src = "../../verilog/spifsm.v:43" *)
  wire \SPIFSM_1.SPI_FSM_TimerOvfl ;
  (* src = "../../verilog/spifsm.v:44" *)
  wire \SPIFSM_1.SPI_FSM_TimerPreset ;
  (* src = "../../verilog/spifsm.v:47" *)
  wire \SPIFSM_1.SPI_FSM_Wr0 ;
  (* src = "../../verilog/spifsm.v:46" *)
  wire \SPIFSM_1.SPI_FSM_Wr1 ;
  (* keep = 1 *)
  (* src = "../../verilog/adt7310.v:56" *)
  wire [7:0] SPIFSM_Byte0_s;
  (* keep = 1 *)
  (* src = "../../verilog/adt7310.v:58" *)
  wire [7:0] SPIFSM_Byte1_s;
  (* keep = 1 *)
  (* src = "../../verilog/adt7310.v:54" *)
  wire SPIFSM_Done_s;
  (* keep = 1 *)
  (* src = "../../verilog/adt7310.v:52" *)
  wire SPIFSM_Start_s;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_CPHA" *)
  (* src = "../../verilog/adt7310.v:39" *)
  output SPI_CPHA_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_CPOL" *)
  (* src = "../../verilog/adt7310.v:37" *)
  output SPI_CPOL_o;
  (* intersynth_conntype = "Byte" *)
  (* intersynth_port = "SPI_DataOut" *)
  (* src = "../../verilog/adt7310.v:13" *)
  input [7:0] SPI_Data_i;
  (* intersynth_conntype = "Byte" *)
  (* intersynth_port = "SPI_DataIn" *)
  (* src = "../../verilog/adt7310.v:19" *)
  output [7:0] SPI_Data_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_FIFOEmpty" *)
  (* src = "../../verilog/adt7310.v:23" *)
  input SPI_FIFOEmpty_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_FIFOFull" *)
  (* src = "../../verilog/adt7310.v:21" *)
  input SPI_FIFOFull_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_LSBFE" *)
  (* src = "../../verilog/adt7310.v:41" *)
  output SPI_LSBFE_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_ReadNext" *)
  (* src = "../../verilog/adt7310.v:17" *)
  output SPI_ReadNext_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_Transmission" *)
  (* src = "../../verilog/adt7310.v:25" *)
  input SPI_Transmission_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_Write" *)
  (* src = "../../verilog/adt7310.v:15" *)
  output SPI_Write_o;
  (* src = "../../verilog/sensorfsm.v:39" *)
  wire [15:0] \SensorFSM_1.AbsDiffResult ;
  (* src = "../../verilog/sensorfsm.v:33" *)
  wire \SensorFSM_1.SensorFSM_StoreNewValue ;
  (* src = "../../verilog/sensorfsm.v:31" *)
  wire \SensorFSM_1.SensorFSM_TimerEnable ;
  (* src = "../../verilog/sensorfsm.v:29" *)
  wire \SensorFSM_1.SensorFSM_TimerOvfl ;
  (* src = "../../verilog/sensorfsm.v:30" *)
  wire \SensorFSM_1.SensorFSM_TimerPreset ;
  (* src = "../../verilog/sensorfsm.v:37" *)
  wire [15:0] \SensorFSM_1.SensorValue ;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "SensorValue_o" *)
  (* src = "../../verilog/adt7310.v:35" *)
  output [15:0] SensorValue_o;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "Threshold_i" *)
  (* src = "../../verilog/adt7310.v:31" *)
  input [15:0] Threshold_i;
  Byte2Word \$extract$\Byte2Word$2543  (
    .H_i(SPIFSM_Byte1_s),
    .L_i(SPIFSM_Byte0_s),
    .Y_o(\SensorFSM_1.SensorValue )
  );
  ByteMuxQuad \$techmap\SPIFSM_1.$extract$\ByteMuxQuad$2539  (
    .A_i(8'b00001000),
    .B_i(8'b11111111),
    .C_i(8'b01010000),
    .D_i(8'b00100000),
    .SAB_i(\$techmap\SPIFSM_1.$auto$opt_reduce.cc:126:opt_mux$2459 ),
    .SC_i(\$techmap\SPIFSM_1.$procmux$297_CMP ),
    .SD_i(\$techmap\SPIFSM_1.$procmux$302_CMP ),
    .Y_o(SPI_Data_o)
  );
  ByteRegister \$techmap\SPIFSM_1.$extract$\ByteRegister$2536  (
    .Clk_i(Clk_i),
    .D_i(SPI_Data_i),
    .Enable_i(\SPIFSM_1.SPI_FSM_Wr0 ),
    .Q_o(SPIFSM_Byte0_s),
    .Reset_n_i(Reset_n_i)
  );
  ByteRegister \$techmap\SPIFSM_1.$extract$\ByteRegister$2537  (
    .Clk_i(Clk_i),
    .D_i(SPI_Data_i),
    .Enable_i(\SPIFSM_1.SPI_FSM_Wr1 ),
    .Q_o(SPIFSM_Byte1_s),
    .Reset_n_i(Reset_n_i)
  );
  (* src = "../../../../counter32/verilog/counter32_rv1.v:19" *)
  Counter32 \$techmap\SPIFSM_1.$extract$\Counter32_RV1_Timer$2533.ThisCounter  (
    .Clk_i(Clk_i),
    .DH_o(\$techmap\SPIFSM_1.$extract$\Counter32_RV1_Timer$2533.DH_s ),
    .DL_o(\$techmap\SPIFSM_1.$extract$\Counter32_RV1_Timer$2533.DL_s ),
    .Direction_i(1'b1),
    .Enable_i(\SPIFSM_1.SPI_FSM_TimerEnable ),
    .Overflow_o(\$techmap\SPIFSM_1.$extract$\Counter32_RV1_Timer$2533.Overflow_s ),
    .PresetValH_i(SPICounterPresetH_i),
    .PresetValL_i(SPICounterPresetL_i),
    .Preset_i(\SPIFSM_1.SPI_FSM_TimerPreset ),
    .ResetSig_i(1'b0),
    .Reset_n_i(Reset_n_i),
    .Zero_o(\SPIFSM_1.SPI_FSM_TimerOvfl )
  );
  (* fsm_encoding = "auto" *)
  (* src = "../../verilog/spifsm.v:41" *)
  \$fsm  #(
    .ARST_POLARITY(1'b0),
    .CLK_POLARITY(1'b1),
    .CTRL_IN_WIDTH(32'b00000000000000000000000000000011),
    .CTRL_OUT_WIDTH(32'b00000000000000000000000000001011),
    .NAME("\\SPI_FSM_State"),
    .STATE_BITS(32'b00000000000000000000000000000100),
    .STATE_NUM(32'b00000000000000000000000000001011),
    .STATE_NUM_LOG2(32'b00000000000000000000000000000100),
    .STATE_RST(32'b00000000000000000000000000000000),
    .STATE_TABLE(44'b01110011010110010001011010100010010010000000),
    .TRANS_NUM(32'b00000000000000000000000000001111),
    .TRANS_TABLE(330'b1010z1z1010000010000001010z0z0001100010000001001zzz0010100001000001000zzz0101010010100000111zzz0100100110001000110zzz0011010010000100101zzz1010010010100000100zzz0000001110000000011z0z1001100010000000011z1z0011000010000000010zz11000010010000010010zz00010000101000010001zzz01111001100100000001zz01100100100000000000zz000000111000000)
  ) \$techmap\SPIFSM_1.$fsm$\SPI_FSM_State$2481  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .CTRL_IN({ SPIFSM_Start_s, SPI_Transmission_i, \SPIFSM_1.SPI_FSM_TimerOvfl  }),
    .CTRL_OUT({ SPI_ReadNext_o, SPI_Write_o, SPIFSM_Done_s, ADT7310CS_n_o, \SPIFSM_1.SPI_FSM_TimerPreset , \SPIFSM_1.SPI_FSM_TimerEnable , \$techmap\SPIFSM_1.$auto$opt_reduce.cc:126:opt_mux$2459 , \SPIFSM_1.SPI_FSM_Wr1 , \SPIFSM_1.SPI_FSM_Wr0 , \$techmap\SPIFSM_1.$procmux$302_CMP , \$techmap\SPIFSM_1.$procmux$297_CMP  })
  );
  AbsDiff \$techmap\SensorFSM_1.$extract$\AbsDiff$2534  (
    .A_i(\SensorFSM_1.SensorValue ),
    .B_i(SensorValue_o),
    .D_o(\SensorFSM_1.AbsDiffResult )
  );
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:13" *)
  AddSubCmp \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.ThisAddSubCmp  (
    .A_i(\SensorFSM_1.AbsDiffResult ),
    .AddOrSub_i(1'b1),
    .B_i(Threshold_i),
    .Carry_i(1'b0),
    .Carry_o(\$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.Carry_s ),
    .D_o(\$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.D_s ),
    .Overflow_o(\$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.Overflow_s ),
    .Sign_o(\$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.Sign_s ),
    .Zero_o(\$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.Zero_s )
  );
  (* src = "../../../../counter/verilog/counter_rv1.v:20" *)
  Counter \$techmap\SensorFSM_1.$extract$\Counter_RV1_Timer$2532.ThisCounter  (
    .Clk_i(Clk_i),
    .D_o(\$techmap\SensorFSM_1.$extract$\Counter_RV1_Timer$2532.D_s ),
    .Direction_i(1'b1),
    .Enable_i(\SensorFSM_1.SensorFSM_TimerEnable ),
    .Overflow_o(\$techmap\SensorFSM_1.$extract$\Counter_RV1_Timer$2532.Overflow_s ),
    .PresetVal_i(PeriodCounterPreset_i),
    .Preset_i(\SensorFSM_1.SensorFSM_TimerPreset ),
    .ResetSig_i(1'b0),
    .Reset_n_i(Reset_n_i),
    .Zero_o(\SensorFSM_1.SensorFSM_TimerOvfl )
  );
  WordRegister \$techmap\SensorFSM_1.$extract$\WordRegister$2535  (
    .Clk_i(Clk_i),
    .D_i(\SensorFSM_1.SensorValue ),
    .Enable_i(\SensorFSM_1.SensorFSM_StoreNewValue ),
    .Q_o(SensorValue_o),
    .Reset_n_i(Reset_n_i)
  );
  (* fsm_encoding = "auto" *)
  (* src = "../../verilog/sensorfsm.v:27" *)
  \$fsm  #(
    .ARST_POLARITY(1'b0),
    .CLK_POLARITY(1'b1),
    .CTRL_IN_WIDTH(32'b00000000000000000000000000000101),
    .CTRL_OUT_WIDTH(32'b00000000000000000000000000000101),
    .NAME("\\SensorFSM_State"),
    .STATE_BITS(32'b00000000000000000000000000000010),
    .STATE_NUM(32'b00000000000000000000000000000100),
    .STATE_NUM_LOG2(32'b00000000000000000000000000000011),
    .STATE_RST(32'b00000000000000000000000000000000),
    .STATE_TABLE(8'b11011000),
    .TRANS_NUM(32'b00000000000000000000000000001010),
    .TRANS_TABLE(160'b011zzzzz01011000010zz0z101000100010zz1z100100101010zzzz00000010000101z1z011001100011zz1z0100100000100z1z01001000001zzz0z00101000000zzzz101000100000zzzz000001000)
  ) \$techmap\SensorFSM_1.$fsm$\SensorFSM_State$2494  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .CTRL_IN({ \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.Zero_s , \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2538.Carry_s , \SensorFSM_1.SensorFSM_TimerOvfl , SPIFSM_Done_s, Enable_i }),
    .CTRL_OUT({ CpuIntr_o, \SensorFSM_1.SensorFSM_TimerPreset , \SensorFSM_1.SensorFSM_TimerEnable , \SensorFSM_1.SensorFSM_StoreNewValue , SPIFSM_Start_s })
  );
  assign SPI_CPHA_o = 1'b1;
  assign SPI_CPOL_o = 1'b1;
  assign SPI_LSBFE_o = 1'b0;
endmodule
