digraph "CFG for '_Z44apply_gradient_with_weight_decay_util_kernelPK15HIP_vector_typeIfLj2EES2_PS0_fi' function" {
	label="CFG for '_Z44apply_gradient_with_weight_decay_util_kernelPK15HIP_vector_typeIfLj2EES2_PS0_fi' function";

	Node0x5bae100 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %10\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = icmp slt i32 %14, %4\l  br i1 %15, label %16, label %38\l|{<s0>T|<s1>F}}"];
	Node0x5bae100:s0 -> Node0x5baff50;
	Node0x5bae100:s1 -> Node0x5baffe0;
	Node0x5baff50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = sext i32 %14 to i64\l  %18 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %17, i32 0, i32 0, i32 0, i64 0\l  %19 = load float, float addrspace(1)* %18, align 8, !amdgpu.noclobber !5\l  %20 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %17, i32 0, i32 0, i32 0, i64 1\l  %21 = load float, float addrspace(1)* %20, align 4, !amdgpu.noclobber !5\l  %22 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %17, i32 0, i32 0, i32 0, i64 0\l  %23 = load float, float addrspace(1)* %22, align 8, !amdgpu.noclobber !5\l  %24 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %17, i32 0, i32 0, i32 0, i64 1\l  %25 = load float, float addrspace(1)* %24, align 4, !amdgpu.noclobber !5\l  %26 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %17, i32 0, i32 0, i32 0, i64 0\l  %27 = load float, float addrspace(1)* %26, align 8, !amdgpu.noclobber !5\l  %28 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %17, i32 0, i32 0, i32 0, i64 1\l  %29 = load float, float addrspace(1)* %28, align 4, !amdgpu.noclobber !5\l  %30 = fmul contract float %23, %3\l  %31 = fsub contract float %27, %30\l  %32 = fmul contract float %19, %31\l  %33 = fadd contract float %23, %32\l  %34 = fmul contract float %25, %3\l  %35 = fsub contract float %29, %34\l  %36 = fmul contract float %21, %35\l  %37 = fadd contract float %25, %36\l  store float %33, float addrspace(1)* %22, align 8\l  store float %37, float addrspace(1)* %24, align 4\l  br label %38\l}"];
	Node0x5baff50 -> Node0x5baffe0;
	Node0x5baffe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%38:\l38:                                               \l  ret void\l}"];
}
