module my_testbench();

	reg [31:0] a;
	reg [31:0] b;

endmodule
