#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May 15 15:48:22 2019
# Process ID: 11288
# Current directory: C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1
# Command line: vivado.exe -log base_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl
# Log file: C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/base_wrapper.vds
# Journal file: C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lpb16134/PYNQ-2.3/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lpb16134/Xilinx/netlist/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:25 ; elapsed = 00:01:53 . Memory (MB): peak = 432.762 ; gain = 184.441
Command: synth_design -top base_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 549.750 ; gain = 104.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_wrapper' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-638] synthesizing module 'base' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:54844]
INFO: [Synth 8-3491] module 'base_audio_codec_ctrl_0_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_audio_codec_ctrl_0_0_stub.vhdl:5' bound to instance 'audio_codec_ctrl_0' of component 'base_audio_codec_ctrl_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:56562]
INFO: [Synth 8-638] synthesizing module 'base_audio_codec_ctrl_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_audio_codec_ctrl_0_0_stub.vhdl:35]
INFO: [Synth 8-638] synthesizing module 'base_axi_interconnect_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:29805]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1QJ9JNT' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:3714]
INFO: [Synth 8-3491] module 'base_auto_pc_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'base_auto_pc_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:3882]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_0_stub.vhdl:65]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1QJ9JNT' (2#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:3714]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_B18IYK' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25141]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_B18IYK' (3#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25141]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1FTU5CA' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:26677]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1FTU5CA' (4#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:26677]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1J4F2HD' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:26788]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1J4F2HD' (5#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:26788]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_PFFO6F' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:26899]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_PFFO6F' (6#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:26899]
INFO: [Synth 8-3491] module 'base_xbar_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'base_xbar_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:30427]
INFO: [Synth 8-638] synthesizing module 'base_xbar_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'base_axi_interconnect_0_0' (7#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:29805]
INFO: [Synth 8-638] synthesizing module 'base_axi_mem_intercon_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:32292]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1UXCXRT' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:4446]
INFO: [Synth 8-3491] module 'base_auto_pc_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'base_auto_pc_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:4689]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_1_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1UXCXRT' (8#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:4446]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_FF1AKS' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25344]
INFO: [Synth 8-3491] module 'base_auto_us_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'base_auto_us_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25463]
INFO: [Synth 8-638] synthesizing module 'base_auto_us_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_us_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_FF1AKS' (9#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25344]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1BCAG1M' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:26395]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1BCAG1M' (10#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:26395]
INFO: [Synth 8-3491] module 'base_xbar_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'base_xbar_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:32776]
INFO: [Synth 8-638] synthesizing module 'base_xbar_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'base_axi_mem_intercon_0' (11#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:32292]
INFO: [Synth 8-3491] module 'base_btns_gpio_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_btns_gpio_0_stub.vhdl:5' bound to instance 'btns_gpio' of component 'base_btns_gpio_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:56794]
INFO: [Synth 8-638] synthesizing module 'base_btns_gpio_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_btns_gpio_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'base_clk_wiz_10MHz_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_clk_wiz_10MHz_0_stub.vhdl:5' bound to instance 'clk_wiz_10MHz' of component 'base_clk_wiz_10MHz_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:56818]
INFO: [Synth 8-638] synthesizing module 'base_clk_wiz_10MHz_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_clk_wiz_10MHz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'base_concat_interrupts_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_concat_interrupts_0_stub.vhdl:5' bound to instance 'concat_interrupts' of component 'base_concat_interrupts_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:56825]
INFO: [Synth 8-638] synthesizing module 'base_concat_interrupts_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_concat_interrupts_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'base_concat_pmodb_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_concat_pmodb_0_stub.vhdl:5' bound to instance 'concat_pmodb' of component 'base_concat_pmodb_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:56836]
INFO: [Synth 8-638] synthesizing module 'base_concat_pmodb_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_concat_pmodb_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'base_concat_rp_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_concat_rp_0_stub.vhdl:5' bound to instance 'concat_rp' of component 'base_concat_rp_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:56844]
INFO: [Synth 8-638] synthesizing module 'base_concat_rp_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_concat_rp_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'base_constant_8bit_0_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_constant_8bit_0_0_stub.vhdl:5' bound to instance 'constant_8bit_0' of component 'base_constant_8bit_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:56851]
INFO: [Synth 8-638] synthesizing module 'base_constant_8bit_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_constant_8bit_0_0_stub.vhdl:12]
INFO: [Synth 8-638] synthesizing module 'iop_arduino_imp_HQH550' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:47294]
INFO: [Synth 8-3491] module 'base_arduino_gpio_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_arduino_gpio_0_stub.vhdl:5' bound to instance 'arduino_gpio' of component 'base_arduino_gpio_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:48233]
INFO: [Synth 8-638] synthesizing module 'base_arduino_gpio_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_arduino_gpio_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'base_dff_en_reset_vector_0_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dff_en_reset_vector_0_0_stub.vhdl:5' bound to instance 'dff_en_reset_vector_0' of component 'base_dff_en_reset_vector_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:48259]
INFO: [Synth 8-638] synthesizing module 'base_dff_en_reset_vector_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dff_en_reset_vector_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'base_iic_direct_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_iic_direct_0_stub.vhdl:5' bound to instance 'iic_direct' of component 'base_iic_direct_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:48267]
INFO: [Synth 8-638] synthesizing module 'base_iic_direct_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_iic_direct_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'base_intc_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intc_0_stub.vhdl:5' bound to instance 'intc' of component 'base_intc_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:48297]
INFO: [Synth 8-638] synthesizing module 'base_intc_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intc_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'base_interrupt_concat_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_interrupt_concat_0_stub.vhdl:5' bound to instance 'interrupt_concat' of component 'base_interrupt_concat_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:48321]
INFO: [Synth 8-638] synthesizing module 'base_interrupt_concat_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_interrupt_concat_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'base_intr_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intr_0_stub.vhdl:5' bound to instance 'intr' of component 'base_intr_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:48331]
INFO: [Synth 8-638] synthesizing module 'base_intr_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'base_io_switch_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_io_switch_0_stub.vhdl:5' bound to instance 'io_switch' of component 'base_io_switch_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:48354]
INFO: [Synth 8-638] synthesizing module 'base_io_switch_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_io_switch_0_stub.vhdl:54]
INFO: [Synth 8-638] synthesizing module 'lmb_imp_1LYQ59K' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:2567]
INFO: [Synth 8-3491] module 'base_dlmb_v10_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'base_dlmb_v10_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:2775]
INFO: [Synth 8-638] synthesizing module 'base_dlmb_v10_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'base_ilmb_v10_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'base_ilmb_v10_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:2803]
INFO: [Synth 8-638] synthesizing module 'base_ilmb_v10_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'base_lmb_bram_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'base_lmb_bram_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:2831]
INFO: [Synth 8-638] synthesizing module 'base_lmb_bram_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'base_lmb_bram_if_cntlr_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'lmb_bram_if_cntlr' of component 'base_lmb_bram_if_cntlr_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:2916]
INFO: [Synth 8-638] synthesizing module 'base_lmb_bram_if_cntlr_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_if_cntlr_0_stub.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'lmb_imp_1LYQ59K' (12#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:2567]
INFO: [Synth 8-3491] module 'base_logic_1_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_logic_1_0_stub.vhdl:5' bound to instance 'logic_1' of component 'base_logic_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:48431]
INFO: [Synth 8-638] synthesizing module 'base_logic_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_logic_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'base_mb_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_0_stub.vhdl:5' bound to instance 'mb' of component 'base_mb_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:48435]
INFO: [Synth 8-638] synthesizing module 'base_mb_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'base_mb_bram_ctrl_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_bram_ctrl_0_stub.vhdl:5' bound to instance 'mb_bram_ctrl' of component 'base_mb_bram_ctrl_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:48490]
INFO: [Synth 8-638] synthesizing module 'base_mb_bram_ctrl_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_bram_ctrl_0_stub.vhdl:55]
INFO: [Synth 8-638] synthesizing module 'base_microblaze_0_axi_periph_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:33907]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_1JRUJ0W' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1055]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_1JRUJ0W' (13#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1055]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_NBK9EU' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1166]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_NBK9EU' (14#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1166]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_B7RREL' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1277]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_B7RREL' (15#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1277]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_83OWNR' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:5335]
INFO: [Synth 8-3491] module 'base_m00_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m00_regslice_0_stub.vhdl:5' bound to instance 'm00_regslice' of component 'base_m00_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:5459]
INFO: [Synth 8-638] synthesizing module 'base_m00_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m00_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_83OWNR' (16#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:5335]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_ZKWTUP' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:8129]
INFO: [Synth 8-3491] module 'base_m01_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m01_regslice_0_stub.vhdl:5' bound to instance 'm01_regslice' of component 'base_m01_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:8253]
INFO: [Synth 8-638] synthesizing module 'base_m01_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m01_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_ZKWTUP' (17#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:8129]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1Y0SZJU' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:9851]
INFO: [Synth 8-3491] module 'base_m02_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m02_regslice_0_stub.vhdl:5' bound to instance 'm02_regslice' of component 'base_m02_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:9977]
INFO: [Synth 8-638] synthesizing module 'base_m02_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m02_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1Y0SZJU' (18#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:9851]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_R04NF0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:12506]
INFO: [Synth 8-3491] module 'base_m03_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m03_regslice_0_stub.vhdl:5' bound to instance 'm03_regslice' of component 'base_m03_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:12630]
INFO: [Synth 8-638] synthesizing module 'base_m03_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m03_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_R04NF0' (19#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:12506]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1A5ZKC' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:13157]
INFO: [Synth 8-3491] module 'base_m04_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m04_regslice_0_stub.vhdl:5' bound to instance 'm04_regslice' of component 'base_m04_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:13281]
INFO: [Synth 8-638] synthesizing module 'base_m04_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m04_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1A5ZKC' (20#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:13157]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_16LXAGQ' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:14669]
INFO: [Synth 8-3491] module 'base_m05_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m05_regslice_0_stub.vhdl:5' bound to instance 'm05_regslice' of component 'base_m05_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:14793]
INFO: [Synth 8-638] synthesizing module 'base_m05_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m05_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_16LXAGQ' (21#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:14669]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1RSUW2P' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:16819]
INFO: [Synth 8-3491] module 'base_m06_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m06_regslice_0_stub.vhdl:5' bound to instance 'm06_regslice' of component 'base_m06_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:16943]
INFO: [Synth 8-638] synthesizing module 'base_m06_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m06_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1RSUW2P' (22#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:16819]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_XKK68N' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19019]
INFO: [Synth 8-3491] module 'base_m07_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m07_regslice_0_stub.vhdl:5' bound to instance 'm07_regslice' of component 'base_m07_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19160]
INFO: [Synth 8-638] synthesizing module 'base_m07_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m07_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_XKK68N' (23#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19019]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_CVN3HD' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19503]
INFO: [Synth 8-3491] module 'base_m08_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m08_regslice_0_stub.vhdl:5' bound to instance 'm08_regslice' of component 'base_m08_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19627]
INFO: [Synth 8-638] synthesizing module 'base_m08_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m08_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_CVN3HD' (24#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19503]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1DRXJPZ' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:20364]
INFO: [Synth 8-3491] module 'base_m09_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m09_regslice_0_stub.vhdl:5' bound to instance 'm09_regslice' of component 'base_m09_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:20488]
INFO: [Synth 8-638] synthesizing module 'base_m09_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m09_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1DRXJPZ' (25#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:20364]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_19PYWFZ' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21015]
INFO: [Synth 8-3491] module 'base_m10_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m10_regslice_0_stub.vhdl:5' bound to instance 'm10_regslice' of component 'base_m10_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21139]
INFO: [Synth 8-638] synthesizing module 'base_m10_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m10_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_19PYWFZ' (26#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21015]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_G15421' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21449]
INFO: [Synth 8-3491] module 'base_m11_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m11_regslice_0_stub.vhdl:5' bound to instance 'm11_regslice' of component 'base_m11_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21573]
INFO: [Synth 8-638] synthesizing module 'base_m11_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m11_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_G15421' (27#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21449]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_JBQ1HU' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21887]
INFO: [Synth 8-3491] module 'base_m12_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m12_regslice_0_stub.vhdl:5' bound to instance 'm12_regslice' of component 'base_m12_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22011]
INFO: [Synth 8-638] synthesizing module 'base_m12_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m12_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_JBQ1HU' (28#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21887]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_1O461D0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22104]
INFO: [Synth 8-3491] module 'base_m13_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m13_regslice_0_stub.vhdl:5' bound to instance 'm13_regslice' of component 'base_m13_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22228]
INFO: [Synth 8-638] synthesizing module 'base_m13_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m13_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_1O461D0' (29#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22104]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_1GJT0H0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22323]
INFO: [Synth 8-3491] module 'base_m14_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m14_regslice_0_stub.vhdl:5' bound to instance 'm14_regslice' of component 'base_m14_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22449]
INFO: [Synth 8-638] synthesizing module 'base_m14_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m14_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_1GJT0H0' (30#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22323]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_8ZTDCI' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22542]
INFO: [Synth 8-3491] module 'base_m15_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m15_regslice_0_stub.vhdl:5' bound to instance 'm15_regslice' of component 'base_m15_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22666]
INFO: [Synth 8-638] synthesizing module 'base_m15_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m15_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_8ZTDCI' (31#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22542]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_PJCXZD' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22759]
INFO: [Synth 8-3491] module 'base_m16_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m16_regslice_0_stub.vhdl:5' bound to instance 'm16_regslice' of component 'base_m16_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22883]
INFO: [Synth 8-638] synthesizing module 'base_m16_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m16_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_PJCXZD' (32#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22759]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1OXEFDU' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:24086]
INFO: [Synth 8-3491] module 'base_s00_regslice_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_s00_regslice_0_stub.vhdl:5' bound to instance 's00_regslice' of component 'base_s00_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:24212]
INFO: [Synth 8-638] synthesizing module 'base_s00_regslice_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_s00_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1OXEFDU' (33#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:24086]
INFO: [Synth 8-3491] module 'base_tier2_xbar_0_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_tier2_xbar_0_0_stub.vhdl:5' bound to instance 'tier2_xbar_0' of component 'base_tier2_xbar_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:36193]
INFO: [Synth 8-638] synthesizing module 'base_tier2_xbar_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_tier2_xbar_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'base_tier2_xbar_1_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_tier2_xbar_1_0_stub.vhdl:5' bound to instance 'tier2_xbar_1' of component 'base_tier2_xbar_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:36369]
INFO: [Synth 8-638] synthesizing module 'base_tier2_xbar_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_tier2_xbar_1_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'base_tier2_xbar_2_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_tier2_xbar_2_0_stub.vhdl:5' bound to instance 'tier2_xbar_2' of component 'base_tier2_xbar_2_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:36526]
INFO: [Synth 8-638] synthesizing module 'base_tier2_xbar_2_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_tier2_xbar_2_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'base_xbar_2' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_2_stub.vhdl:5' bound to instance 'xbar' of component 'base_xbar_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:36588]
INFO: [Synth 8-638] synthesizing module 'base_xbar_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'base_microblaze_0_axi_periph_0' (34#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:33907]
INFO: [Synth 8-3491] module 'base_rst_clk_wiz_1_100M_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'base_rst_clk_wiz_1_100M_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:48892]
INFO: [Synth 8-638] synthesizing module 'base_rst_clk_wiz_1_100M_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'spi_subsystem_imp_O4QPRN' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:27371]
INFO: [Synth 8-3491] module 'base_spi_direct_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_spi_direct_0_stub.vhdl:5' bound to instance 'spi_direct' of component 'base_spi_direct_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:27571]
INFO: [Synth 8-638] synthesizing module 'base_spi_direct_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_spi_direct_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'base_spi_shared_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_spi_shared_0_stub.vhdl:5' bound to instance 'spi_shared' of component 'base_spi_shared_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:27607]
INFO: [Synth 8-638] synthesizing module 'base_spi_shared_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_spi_shared_0_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 'spi_subsystem_imp_O4QPRN' (35#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:27371]
INFO: [Synth 8-638] synthesizing module 'timers_subsystem_imp_1NTZ26T' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:27762]
INFO: [Synth 8-3491] module 'base_mb3_timer_capture_0_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_0_0_stub.vhdl:5' bound to instance 'mb3_timer_capture_0' of component 'base_mb3_timer_capture_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28277]
INFO: [Synth 8-638] synthesizing module 'base_mb3_timer_capture_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'base_mb3_timer_capture_1_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_1_0_stub.vhdl:5' bound to instance 'mb3_timer_capture_1' of component 'base_mb3_timer_capture_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28282]
INFO: [Synth 8-638] synthesizing module 'base_mb3_timer_capture_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'base_mb3_timer_capture_2_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_2_0_stub.vhdl:5' bound to instance 'mb3_timer_capture_2' of component 'base_mb3_timer_capture_2_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28287]
INFO: [Synth 8-638] synthesizing module 'base_mb3_timer_capture_2_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'base_mb3_timer_capture_3_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_3_0_stub.vhdl:5' bound to instance 'mb3_timer_capture_3' of component 'base_mb3_timer_capture_3_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28292]
INFO: [Synth 8-638] synthesizing module 'base_mb3_timer_capture_3_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_3_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'base_mb3_timer_capture_4_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_4_0_stub.vhdl:5' bound to instance 'mb3_timer_capture_4' of component 'base_mb3_timer_capture_4_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28297]
INFO: [Synth 8-638] synthesizing module 'base_mb3_timer_capture_4_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_4_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'base_mb3_timer_capture_5_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_5_0_stub.vhdl:5' bound to instance 'mb3_timer_capture_5' of component 'base_mb3_timer_capture_5_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28302]
INFO: [Synth 8-638] synthesizing module 'base_mb3_timer_capture_5_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_5_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'base_mb3_timer_capture_6_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_6_0_stub.vhdl:5' bound to instance 'mb3_timer_capture_6' of component 'base_mb3_timer_capture_6_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28307]
INFO: [Synth 8-638] synthesizing module 'base_mb3_timer_capture_6_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_6_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'base_mb3_timer_capture_7_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_7_0_stub.vhdl:5' bound to instance 'mb3_timer_capture_7' of component 'base_mb3_timer_capture_7_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28312]
INFO: [Synth 8-638] synthesizing module 'base_mb3_timer_capture_7_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_capture_7_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'base_mb3_timer_generate_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_generate_0_stub.vhdl:5' bound to instance 'mb3_timer_generate' of component 'base_mb3_timer_generate_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28317]
INFO: [Synth 8-638] synthesizing module 'base_mb3_timer_generate_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_generate_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'base_mb3_timer_pwm_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_pwm_0_stub.vhdl:5' bound to instance 'mb3_timer_pwm' of component 'base_mb3_timer_pwm_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28329]
INFO: [Synth 8-638] synthesizing module 'base_mb3_timer_pwm_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timer_pwm_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'base_mb3_timers_interrupt_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timers_interrupt_0_stub.vhdl:5' bound to instance 'mb3_timers_interrupt' of component 'base_mb3_timers_interrupt_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28339]
INFO: [Synth 8-638] synthesizing module 'base_mb3_timers_interrupt_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb3_timers_interrupt_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'base_timer_0_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_0_0_stub.vhdl:5' bound to instance 'timer_0' of component 'base_timer_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28349]
INFO: [Synth 8-638] synthesizing module 'base_timer_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'base_timer_1_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_1_0_stub.vhdl:5' bound to instance 'timer_1' of component 'base_timer_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28378]
INFO: [Synth 8-638] synthesizing module 'base_timer_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_1_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'base_timer_2_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_2_0_stub.vhdl:5' bound to instance 'timer_2' of component 'base_timer_2_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28407]
INFO: [Synth 8-638] synthesizing module 'base_timer_2_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_2_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'base_timer_3_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_3_0_stub.vhdl:5' bound to instance 'timer_3' of component 'base_timer_3_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28436]
INFO: [Synth 8-638] synthesizing module 'base_timer_3_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_3_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'base_timer_4_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_4_0_stub.vhdl:5' bound to instance 'timer_4' of component 'base_timer_4_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28465]
INFO: [Synth 8-638] synthesizing module 'base_timer_4_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_4_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'base_timer_5_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_5_0_stub.vhdl:5' bound to instance 'timer_5' of component 'base_timer_5_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28494]
INFO: [Synth 8-638] synthesizing module 'base_timer_5_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_5_0_stub.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'timers_subsystem_imp_1NTZ26T' (36#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:27762]
INFO: [Synth 8-3491] module 'base_uartlite_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_uartlite_0_stub.vhdl:5' bound to instance 'uartlite' of component 'base_uartlite_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:49082]
INFO: [Synth 8-638] synthesizing module 'base_uartlite_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_uartlite_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'base_xadc_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xadc_0_stub.vhdl:5' bound to instance 'xadc' of component 'base_xadc_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:49107]
INFO: [Synth 8-638] synthesizing module 'base_xadc_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xadc_0_stub.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'iop_arduino_imp_HQH550' (37#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:47294]
INFO: [Synth 8-3491] module 'base_iop_interrupts_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_iop_interrupts_0_stub.vhdl:5' bound to instance 'iop_interrupts' of component 'base_iop_interrupts_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:56963]
INFO: [Synth 8-638] synthesizing module 'base_iop_interrupts_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_iop_interrupts_0_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'iop_pmoda_imp_HNMICV' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:49232]
INFO: [Synth 8-3491] module 'base_dff_en_reset_vector_0_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dff_en_reset_vector_0_1_stub.vhdl:5' bound to instance 'dff_en_reset_vector_0' of component 'base_dff_en_reset_vector_0_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:49954]
INFO: [Synth 8-638] synthesizing module 'base_dff_en_reset_vector_0_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dff_en_reset_vector_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'base_gpio_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_gpio_0_stub.vhdl:5' bound to instance 'gpio' of component 'base_gpio_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:49962]
INFO: [Synth 8-638] synthesizing module 'base_gpio_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_gpio_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'base_iic_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_iic_0_stub.vhdl:5' bound to instance 'iic' of component 'base_iic_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:49987]
INFO: [Synth 8-638] synthesizing module 'base_iic_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_iic_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'base_intc_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intc_1_stub.vhdl:5' bound to instance 'intc' of component 'base_intc_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50017]
INFO: [Synth 8-638] synthesizing module 'base_intc_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intc_1_stub.vhdl:32]
INFO: [Synth 8-3491] module 'base_intr_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intr_1_stub.vhdl:5' bound to instance 'intr' of component 'base_intr_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50041]
INFO: [Synth 8-638] synthesizing module 'base_intr_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'base_intr_concat_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intr_concat_0_stub.vhdl:5' bound to instance 'intr_concat' of component 'base_intr_concat_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50064]
INFO: [Synth 8-638] synthesizing module 'base_intr_concat_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intr_concat_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'base_io_switch_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_io_switch_1_stub.vhdl:5' bound to instance 'io_switch' of component 'base_io_switch_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50071]
INFO: [Synth 8-638] synthesizing module 'base_io_switch_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_io_switch_1_stub.vhdl:58]
INFO: [Synth 8-638] synthesizing module 'lmb_imp_166ANAQ' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1663]
INFO: [Synth 8-3491] module 'base_dlmb_v10_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dlmb_v10_1_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'base_dlmb_v10_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1871]
INFO: [Synth 8-638] synthesizing module 'base_dlmb_v10_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dlmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'base_ilmb_v10_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_ilmb_v10_1_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'base_ilmb_v10_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1899]
INFO: [Synth 8-638] synthesizing module 'base_ilmb_v10_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_ilmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'base_lmb_bram_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_1_stub.vhdl:5' bound to instance 'lmb_bram' of component 'base_lmb_bram_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'base_lmb_bram_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_1_stub.vhdl:27]
INFO: [Synth 8-3491] module 'base_lmb_bram_if_cntlr_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'lmb_bram_if_cntlr' of component 'base_lmb_bram_if_cntlr_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:2012]
INFO: [Synth 8-638] synthesizing module 'base_lmb_bram_if_cntlr_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_if_cntlr_1_stub.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'lmb_imp_166ANAQ' (38#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1663]
INFO: [Synth 8-3491] module 'base_logic_1_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_logic_1_1_stub.vhdl:5' bound to instance 'logic_1' of component 'base_logic_1_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50152]
INFO: [Synth 8-638] synthesizing module 'base_logic_1_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_logic_1_1_stub.vhdl:12]
INFO: [Synth 8-3491] module 'base_mb_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_1_stub.vhdl:5' bound to instance 'mb' of component 'base_mb_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50156]
INFO: [Synth 8-638] synthesizing module 'base_mb_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_1_stub.vhdl:63]
INFO: [Synth 8-3491] module 'base_mb_bram_ctrl_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_bram_ctrl_1_stub.vhdl:5' bound to instance 'mb_bram_ctrl' of component 'base_mb_bram_ctrl_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50211]
INFO: [Synth 8-638] synthesizing module 'base_mb_bram_ctrl_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_bram_ctrl_1_stub.vhdl:55]
INFO: [Synth 8-638] synthesizing module 'base_microblaze_0_axi_periph_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:36858]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_GHMSZ5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:5979]
INFO: [Synth 8-3491] module 'base_m00_regslice_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m00_regslice_1_stub.vhdl:5' bound to instance 'm00_regslice' of component 'base_m00_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:6103]
INFO: [Synth 8-638] synthesizing module 'base_m00_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m00_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_GHMSZ5' (39#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:5979]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1A5XYYV' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:6847]
INFO: [Synth 8-3491] module 'base_m01_regslice_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m01_regslice_1_stub.vhdl:5' bound to instance 'm01_regslice' of component 'base_m01_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:6971]
INFO: [Synth 8-638] synthesizing module 'base_m01_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m01_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1A5XYYV' (40#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:6847]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1OHKRKS' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:9409]
INFO: [Synth 8-3491] module 'base_m02_regslice_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m02_regslice_1_stub.vhdl:5' bound to instance 'm02_regslice' of component 'base_m02_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:9535]
INFO: [Synth 8-638] synthesizing module 'base_m02_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m02_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1OHKRKS' (41#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:9409]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_JPSAGA' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:11449]
INFO: [Synth 8-3491] module 'base_m03_regslice_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m03_regslice_1_stub.vhdl:5' bound to instance 'm03_regslice' of component 'base_m03_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:11573]
INFO: [Synth 8-638] synthesizing module 'base_m03_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m03_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_JPSAGA' (42#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:11449]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_9N7L7U' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:13591]
INFO: [Synth 8-3491] module 'base_m04_regslice_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m04_regslice_1_stub.vhdl:5' bound to instance 'm04_regslice' of component 'base_m04_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:13715]
INFO: [Synth 8-638] synthesizing module 'base_m04_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m04_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_9N7L7U' (43#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:13591]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1H7URTO' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:15313]
INFO: [Synth 8-3491] module 'base_m05_regslice_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m05_regslice_1_stub.vhdl:5' bound to instance 'm05_regslice' of component 'base_m05_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:15437]
INFO: [Synth 8-638] synthesizing module 'base_m05_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m05_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1H7URTO' (44#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:15313]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1IAIZK7' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:16181]
INFO: [Synth 8-3491] module 'base_m06_regslice_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m06_regslice_1_stub.vhdl:5' bound to instance 'm06_regslice' of component 'base_m06_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:16305]
INFO: [Synth 8-638] synthesizing module 'base_m06_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m06_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1IAIZK7' (45#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:16181]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_Q9BJE9' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:18561]
INFO: [Synth 8-3491] module 'base_m07_regslice_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m07_regslice_1_stub.vhdl:5' bound to instance 'm07_regslice' of component 'base_m07_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:18687]
INFO: [Synth 8-638] synthesizing module 'base_m07_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m07_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_Q9BJE9' (46#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:18561]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1YF3OCK' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:24920]
INFO: [Synth 8-3491] module 'base_s00_regslice_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_s00_regslice_1_stub.vhdl:5' bound to instance 's00_regslice' of component 'base_s00_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25046]
INFO: [Synth 8-638] synthesizing module 'base_s00_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_s00_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1YF3OCK' (47#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:24920]
INFO: [Synth 8-3491] module 'base_xbar_3' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_3_stub.vhdl:5' bound to instance 'xbar' of component 'base_xbar_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:37826]
INFO: [Synth 8-638] synthesizing module 'base_xbar_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'base_microblaze_0_axi_periph_1' (48#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:36858]
INFO: [Synth 8-3491] module 'base_rst_clk_wiz_1_100M_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rst_clk_wiz_1_100M_1_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'base_rst_clk_wiz_1_100M_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50440]
INFO: [Synth 8-638] synthesizing module 'base_rst_clk_wiz_1_100M_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rst_clk_wiz_1_100M_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'base_spi_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_spi_0_stub.vhdl:5' bound to instance 'spi' of component 'base_spi_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50453]
INFO: [Synth 8-638] synthesizing module 'base_spi_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_spi_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'base_timer_0' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_0_stub.vhdl:5' bound to instance 'timer' of component 'base_timer_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50489]
INFO: [Synth 8-638] synthesizing module 'base_timer_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_0_stub.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'iop_pmoda_imp_HNMICV' (49#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:49232]
INFO: [Synth 8-638] synthesizing module 'iop_pmodb_imp_XAQ8JJ' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50601]
INFO: [Synth 8-3491] module 'base_dff_en_reset_vector_0_2' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dff_en_reset_vector_0_2_stub.vhdl:5' bound to instance 'dff_en_reset_vector_0' of component 'base_dff_en_reset_vector_0_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:51323]
INFO: [Synth 8-638] synthesizing module 'base_dff_en_reset_vector_0_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dff_en_reset_vector_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'base_gpio_1' declared at 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_gpio_1_stub.vhdl:5' bound to instance 'gpio' of component 'base_gpio_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:51331]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'base_gpio_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_gpio_1_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'base_iic_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_iic_1_stub.vhdl:38]
INFO: [Synth 8-638] synthesizing module 'base_intc_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intc_2_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'base_intr_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intr_2_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'base_intr_concat_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intr_concat_1_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'base_io_switch_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_io_switch_2_stub.vhdl:58]
INFO: [Synth 8-638] synthesizing module 'lmb_imp_18TPDPZ' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:2115]
INFO: [Synth 8-638] synthesizing module 'base_dlmb_v10_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dlmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'base_ilmb_v10_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_ilmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'base_lmb_bram_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_2_stub.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'base_lmb_bram_if_cntlr_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_if_cntlr_2_stub.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'lmb_imp_18TPDPZ' (50#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:2115]
INFO: [Synth 8-638] synthesizing module 'base_logic_1_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_logic_1_2_stub.vhdl:12]
INFO: [Synth 8-638] synthesizing module 'base_mb_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_2_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'base_mb_bram_ctrl_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_bram_ctrl_2_stub.vhdl:55]
INFO: [Synth 8-638] synthesizing module 'base_microblaze_0_axi_periph_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:38191]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_XB39E' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:6413]
INFO: [Synth 8-638] synthesizing module 'base_m00_regslice_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m00_regslice_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_XB39E' (51#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:6413]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_17XQNN8' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:6630]
INFO: [Synth 8-638] synthesizing module 'base_m01_regslice_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m01_regslice_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_17XQNN8' (52#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:6630]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1QRRNJJ' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:9630]
INFO: [Synth 8-638] synthesizing module 'base_m02_regslice_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m02_regslice_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1QRRNJJ' (53#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:9630]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_ZAM74P' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:12723]
INFO: [Synth 8-638] synthesizing module 'base_m03_regslice_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m03_regslice_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_ZAM74P' (54#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:12723]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_7HFFIX' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:13374]
INFO: [Synth 8-638] synthesizing module 'base_m04_regslice_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m04_regslice_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_7HFFIX' (55#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:13374]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_11Q3TWV' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:14452]
INFO: [Synth 8-638] synthesizing module 'base_m05_regslice_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m05_regslice_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_11Q3TWV' (56#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:14452]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1XT3HTG' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:17036]
INFO: [Synth 8-638] synthesizing module 'base_m06_regslice_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m06_regslice_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1XT3HTG' (57#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:17036]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_SGS5TU' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:18782]
INFO: [Synth 8-638] synthesizing module 'base_m07_regslice_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m07_regslice_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_SGS5TU' (58#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:18782]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1IX5QIF' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:23448]
INFO: [Synth 8-638] synthesizing module 'base_s00_regslice_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_s00_regslice_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1IX5QIF' (59#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:23448]
INFO: [Synth 8-638] synthesizing module 'base_xbar_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_4_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'base_microblaze_0_axi_periph_2' (60#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:38191]
INFO: [Synth 8-638] synthesizing module 'base_rst_clk_wiz_1_100M_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rst_clk_wiz_1_100M_2_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'base_spi_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_spi_1_stub.vhdl:44]
INFO: [Synth 8-638] synthesizing module 'base_timer_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_1_stub.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'iop_pmodb_imp_XAQ8JJ' (61#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:50601]
INFO: [Synth 8-638] synthesizing module 'iop_rpi_imp_RNFCEZ' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:51970]
INFO: [Synth 8-638] synthesizing module 'base_dff_en_reset_vector_0_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dff_en_reset_vector_0_3_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'iic_subsystem_imp_W90RK2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1397]
INFO: [Synth 8-638] synthesizing module 'base_iic_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_iic_0_0_stub.vhdl:38]
INFO: [Synth 8-638] synthesizing module 'base_iic_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_iic_1_0_stub.vhdl:38]
INFO: [Synth 8-256] done synthesizing module 'iic_subsystem_imp_W90RK2' (62#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:1397]
INFO: [Synth 8-638] synthesizing module 'base_intc_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intc_3_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'base_intr_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intr_3_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'base_intr_concat_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_intr_concat_2_stub.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'base_io_switch_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_io_switch_3_stub.vhdl:75]
INFO: [Synth 8-638] synthesizing module 'lmb_imp_5ZZM1E' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:3019]
INFO: [Synth 8-638] synthesizing module 'base_dlmb_v10_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dlmb_v10_3_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'base_ilmb_v10_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_ilmb_v10_3_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'base_lmb_bram_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_3_stub.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'base_lmb_bram_if_cntlr_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_lmb_bram_if_cntlr_3_stub.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'lmb_imp_5ZZM1E' (63#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:3019]
INFO: [Synth 8-638] synthesizing module 'base_logic_1_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_logic_1_3_stub.vhdl:12]
INFO: [Synth 8-638] synthesizing module 'base_mb_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_3_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'base_mb_bram_ctrl_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_bram_ctrl_3_stub.vhdl:55]
INFO: [Synth 8-638] synthesizing module 'base_microblaze_0_axi_periph_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:39600]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_W3M98E' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:6196]
INFO: [Synth 8-638] synthesizing module 'base_m00_regslice_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m00_regslice_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_W3M98E' (64#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:6196]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1U8RG3S' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:7485]
INFO: [Synth 8-638] synthesizing module 'base_m01_regslice_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m01_regslice_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1U8RG3S' (65#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:7485]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14R3D03' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:8761]
INFO: [Synth 8-638] synthesizing module 'base_m02_regslice_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m02_regslice_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14R3D03' (66#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:8761]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_4DY8YT' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:11232]
INFO: [Synth 8-638] synthesizing module 'base_m03_regslice_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m03_regslice_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_4DY8YT' (67#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:11232]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_TFYOMD' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:14235]
INFO: [Synth 8-638] synthesizing module 'base_m04_regslice_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m04_regslice_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_TFYOMD' (68#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:14235]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1WJXGLV' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:15530]
INFO: [Synth 8-638] synthesizing module 'base_m05_regslice_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m05_regslice_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1WJXGLV' (69#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:15530]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_12OXPQG' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:15964]
INFO: [Synth 8-638] synthesizing module 'base_m06_regslice_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m06_regslice_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_12OXPQG' (70#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:15964]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_68M1OE' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:17915]
INFO: [Synth 8-638] synthesizing module 'base_m07_regslice_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m07_regslice_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_68M1OE' (71#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:17915]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_I0C3K8' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19720]
INFO: [Synth 8-638] synthesizing module 'base_m08_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m08_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_I0C3K8' (72#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19720]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1PKJTKU' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:20581]
INFO: [Synth 8-638] synthesizing module 'base_m09_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m09_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1PKJTKU' (73#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:20581]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1K4N5QU' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21232]
INFO: [Synth 8-638] synthesizing module 'base_m10_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m10_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1K4N5QU' (74#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21232]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_O7PLSW' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21668]
INFO: [Synth 8-638] synthesizing module 'base_m11_regslice_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m11_regslice_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_O7PLSW' (75#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:21668]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1E8RXMZ' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:23227]
INFO: [Synth 8-638] synthesizing module 'base_s00_regslice_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_s00_regslice_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1E8RXMZ' (76#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:23227]
INFO: [Synth 8-638] synthesizing module 'base_xbar_5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_5_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'base_microblaze_0_axi_periph_3' (77#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:39600]
INFO: [Synth 8-638] synthesizing module 'base_rpi_gpio_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_gpio_0_stub.vhdl:34]
INFO: [Synth 8-638] synthesizing module 'base_rst_clk_wiz_1_100M_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rst_clk_wiz_1_100M_3_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'spi_subsystem_imp_3MP9TC' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:27029]
INFO: [Synth 8-638] synthesizing module 'base_spi_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_spi_0_0_stub.vhdl:44]
INFO: [Synth 8-638] synthesizing module 'base_spi_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_spi_1_0_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 'spi_subsystem_imp_3MP9TC' (78#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:27029]
INFO: [Synth 8-638] synthesizing module 'timers_subsystem_imp_1YNJCLD' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28572]
INFO: [Synth 8-638] synthesizing module 'base_mb4_timer_pwm_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb4_timer_pwm_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'base_mb4_timers_interrupt_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb4_timers_interrupt_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'base_timer_0_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_0_1_stub.vhdl:37]
INFO: [Synth 8-638] synthesizing module 'base_timer_1_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_timer_1_1_stub.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'timers_subsystem_imp_1YNJCLD' (79#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28572]
INFO: [Synth 8-638] synthesizing module 'base_uartlite_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_uartlite_1_stub.vhdl:33]
INFO: [Synth 8-256] done synthesizing module 'iop_rpi_imp_RNFCEZ' (80#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:51970]
INFO: [Synth 8-638] synthesizing module 'base_leds_gpio_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_leds_gpio_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'base_logic_1_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_logic_1_4_stub.vhdl:12]
INFO: [Synth 8-638] synthesizing module 'base_mb_iop_arduino_intr_ack_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_iop_arduino_intr_ack_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_mb_iop_arduino_reset_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_iop_arduino_reset_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_mb_iop_pmoda_intr_ack_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_iop_pmoda_intr_ack_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_mb_iop_pmoda_reset_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_iop_pmoda_reset_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_mb_iop_pmodb_intr_ack_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_iop_pmodb_intr_ack_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_mb_iop_pmodb_reset_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_iop_pmodb_reset_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_mb_iop_rpi_intr_ack_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_iop_rpi_intr_ack_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_mb_iop_rpi_reset_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mb_iop_rpi_reset_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_mdm_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_mdm_1_0_stub.vhdl:48]
INFO: [Synth 8-638] synthesizing module 'base_pmoda_rp_pin_sel_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_pmoda_rp_pin_sel_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_ps7_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_ps7_0_0_stub.vhdl:257]
INFO: [Synth 8-638] synthesizing module 'base_ps7_0_axi_periph_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:42952]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_DE2YVW' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:5572]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_2_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'base_m00_regslice_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m00_regslice_4_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_DE2YVW' (81#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:5572]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1C31QAY' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:7106]
INFO: [Synth 8-638] synthesizing module 'base_m01_regslice_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m01_regslice_4_stub.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1C31QAY' (82#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:7106]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1M1FQ9D' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:9000]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_3_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'base_m02_regslice_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m02_regslice_4_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1M1FQ9D' (83#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:9000]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_L4H1ON' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:11686]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_4_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'base_m03_regslice_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m03_regslice_4_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_L4H1ON' (84#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:11686]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_BMW16V' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:13828]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_5_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'base_m04_regslice_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m04_regslice_4_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_BMW16V' (85#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:13828]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1E6Q06P' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:14906]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_6' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_6_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'base_m05_regslice_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m05_regslice_4_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1E6Q06P' (86#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:14906]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1JMSMUI' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:16440]
INFO: [Synth 8-638] synthesizing module 'base_m06_regslice_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m06_regslice_4_stub.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1JMSMUI' (87#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:16440]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_NQLRRW' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:18152]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_7' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_7_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'base_m07_regslice_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m07_regslice_4_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_NQLRRW' (88#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:18152]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_UZHGQ' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19957]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_8' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_8_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'base_m08_regslice_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m08_regslice_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_UZHGQ' (89#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19957]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1WI8JL5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:24344]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_9' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_9_stub.vhdl:90]
INFO: [Synth 8-638] synthesizing module 'base_s00_regslice_4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_s00_regslice_4_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1WI8JL5' (90#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:24344]
INFO: [Synth 8-638] synthesizing module 'base_xbar_6' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_6_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'base_ps7_0_axi_periph_0' (91#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:42952]
INFO: [Synth 8-638] synthesizing module 'base_ps7_0_axi_periph1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:41421]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_7VXYTM' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:4960]
INFO: [Synth 8-638] synthesizing module 'base_m00_regslice_5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m00_regslice_5_stub.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_7VXYTM' (92#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:4960]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_ZWEDQ4' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:8384]
INFO: [Synth 8-638] synthesizing module 'base_m01_regslice_5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m01_regslice_5_stub.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_ZWEDQ4' (93#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:8384]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1Y7ASDJ' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:10108]
INFO: [Synth 8-638] synthesizing module 'base_m02_regslice_5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m02_regslice_5_stub.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1Y7ASDJ' (94#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:10108]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_QNDXZL' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:12131]
INFO: [Synth 8-638] synthesizing module 'base_m03_regslice_5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m03_regslice_5_stub.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_QNDXZL' (95#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:12131]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1OPDNLR' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:23707]
INFO: [Synth 8-638] synthesizing module 'base_s00_regslice_5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_s00_regslice_5_stub.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1OPDNLR' (96#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:23707]
INFO: [Synth 8-638] synthesizing module 'base_xbar_7' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_7_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'base_ps7_0_axi_periph1_0' (97#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:41421]
INFO: [Synth 8-638] synthesizing module 'base_ps7_0_axi_periph_1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:45150]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1XLSK07' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:4819]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1XLSK07' (98#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:4819]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_ST32GH' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:8029]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_ST32GH' (99#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:8029]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ONQI2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:10481]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ONQI2' (100#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:10481]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_11DVWRG' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:10911]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_11DVWRG' (101#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:10911]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_GS28VM' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25577]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_10' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_10_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_GS28VM' (102#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25577]
INFO: [Synth 8-638] synthesizing module 'base_xbar_8' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_8_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'base_ps7_0_axi_periph_1_0' (103#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:45150]
INFO: [Synth 8-638] synthesizing module 'base_rgbleds_gpio_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rgbleds_gpio_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'base_rst_ps7_0_fclk0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rst_ps7_0_fclk0_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'base_rst_ps7_0_fclk1_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rst_ps7_0_fclk1_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'base_rst_ps7_0_fclk3_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rst_ps7_0_fclk3_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'base_slice_pmodb_gpio_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_slice_pmodb_gpio_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'base_switches_gpio_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_switches_gpio_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'base_system_interrupts_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_system_interrupts_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'trace_analyzer_pi_imp_1J3RDWS' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28868]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28869]
INFO: [Synth 8-638] synthesizing module 'base_axi_dma_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_axi_dma_0_0_stub.vhdl:54]
INFO: [Synth 8-638] synthesizing module 'base_axis_data_fifo_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_axis_data_fifo_0_0_stub.vhdl:34]
INFO: [Synth 8-638] synthesizing module 'base_constant_tkeep_tstrb_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_constant_tkeep_tstrb_0_stub.vhdl:12]
INFO: [Synth 8-638] synthesizing module 'base_trace_cntrl_64_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_trace_cntrl_64_0_0_stub.vhdl:49]
INFO: [Synth 8-256] done synthesizing module 'trace_analyzer_pi_imp_1J3RDWS' (104#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:28868]
INFO: [Synth 8-638] synthesizing module 'trace_analyzer_pmodb_imp_1C8RRO3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:29303]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:29304]
INFO: [Synth 8-638] synthesizing module 'base_axi_dma_0_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_axi_dma_0_1_stub.vhdl:54]
INFO: [Synth 8-638] synthesizing module 'base_axis_data_fifo_0_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_axis_data_fifo_0_1_stub.vhdl:34]
INFO: [Synth 8-638] synthesizing module 'base_constant_tkeep_tstrb_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_constant_tkeep_tstrb_1_stub.vhdl:12]
INFO: [Synth 8-638] synthesizing module 'base_trace_cntrl_32_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_trace_cntrl_32_0_0_stub.vhdl:49]
INFO: [Synth 8-256] done synthesizing module 'trace_analyzer_pmodb_imp_1C8RRO3' (105#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:29303]
INFO: [Synth 8-638] synthesizing module 'base_uniform_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_uniform_0_0_stub.vhdl:30]
INFO: [Synth 8-638] synthesizing module 'video_imp_1KRFORE' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:53593]
INFO: [Synth 8-638] synthesizing module 'base_axi_interconnect_0_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:30771]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1FYRJNX' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:3482]
INFO: [Synth 8-638] synthesizing module 'base_m00_regslice_6' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m00_regslice_6_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1FYRJNX' (106#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:3482]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_AMBB5N' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:7702]
INFO: [Synth 8-638] synthesizing module 'base_auto_cc_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_cc_0_stub.vhdl:53]
INFO: [Synth 8-638] synthesizing module 'base_m01_regslice_6' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m01_regslice_6_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_AMBB5N' (107#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:7702]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_P0IUHS' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:10584]
INFO: [Synth 8-638] synthesizing module 'base_auto_cc_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_cc_1_stub.vhdl:53]
INFO: [Synth 8-638] synthesizing module 'base_m02_regslice_6' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m02_regslice_6_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_P0IUHS' (108#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:10584]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1J9C68M' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:11013]
INFO: [Synth 8-638] synthesizing module 'base_m03_regslice_6' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m03_regslice_6_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1J9C68M' (109#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:11013]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_19743FA' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:12940]
INFO: [Synth 8-638] synthesizing module 'base_m04_regslice_5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m04_regslice_5_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_19743FA' (110#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:12940]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_HQG6QO' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:15747]
INFO: [Synth 8-638] synthesizing module 'base_m05_regslice_5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m05_regslice_5_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_HQG6QO' (111#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:15747]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_IQPA7V' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:17253]
INFO: [Synth 8-638] synthesizing module 'base_auto_cc_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_cc_2_stub.vhdl:53]
INFO: [Synth 8-638] synthesizing module 'base_m06_regslice_5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m06_regslice_5_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_IQPA7V' (112#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:17253]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1PQNA19' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:17584]
INFO: [Synth 8-638] synthesizing module 'base_auto_cc_3' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_cc_3_stub.vhdl:53]
INFO: [Synth 8-638] synthesizing module 'base_m07_regslice_5' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m07_regslice_5_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1PQNA19' (113#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:17584]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_11R48SB' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19286]
INFO: [Synth 8-638] synthesizing module 'base_m08_regslice_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m08_regslice_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_11R48SB' (114#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:19286]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_5UZHFX' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:20798]
INFO: [Synth 8-638] synthesizing module 'base_m09_regslice_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_m09_regslice_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_5UZHFX' (115#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:20798]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_YXTABC' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25894]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_11' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_11_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'base_s00_regslice_6' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_s00_regslice_6_stub.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_YXTABC' (116#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25894]
INFO: [Synth 8-638] synthesizing module 'base_xbar_9' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_9_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'base_axi_interconnect_0_1' (117#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:30771]
INFO: [Synth 8-638] synthesizing module 'base_axi_mem_intercon_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:32960]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1UNZW92' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:4030]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_12' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_pc_12_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1UNZW92' (118#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:4030]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_F85G6R' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25246]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_F85G6R' (119#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:25246]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1BPETZ9' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:26487]
INFO: [Synth 8-638] synthesizing module 'base_auto_us_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_auto_us_1_stub.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1BPETZ9' (120#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:26487]
INFO: [Synth 8-638] synthesizing module 'base_xbar_10' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xbar_10_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'base_axi_mem_intercon_1' (121#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:32960]
INFO: [Synth 8-638] synthesizing module 'base_axi_vdma_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_axi_vdma_0_stub.vhdl:78]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_imp_1J5I8O' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:45939]
INFO: [Synth 8-638] synthesizing module 'base_axis_register_slice_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_axis_register_slice_0_0_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'base_color_convert_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_color_convert_0_stub.vhdl:42]
INFO: [Synth 8-638] synthesizing module 'frontend_imp_13KUJBY' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:79]
INFO: [Synth 8-638] synthesizing module 'base_axi_gpio_hdmiin_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_axi_gpio_hdmiin_0_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'base_color_swap_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_color_swap_0_0_stub.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'base_dvi2rgb_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_dvi2rgb_0_0_stub.vhdl:30]
INFO: [Synth 8-638] synthesizing module 'base_v_vid_in_axi4s_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_v_vid_in_axi4s_0_0_stub.vhdl:39]
INFO: [Synth 8-638] synthesizing module 'base_vtc_in_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_vtc_in_0_stub.vhdl:40]
INFO: [Synth 8-256] done synthesizing module 'frontend_imp_13KUJBY' (122#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:79]
INFO: [Synth 8-638] synthesizing module 'base_pixel_pack_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_pixel_pack_0_stub.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_imp_1J5I8O' (123#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:45939]
INFO: [Synth 8-638] synthesizing module 'hdmi_out_imp_1RSCXJD' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:46491]
INFO: [Synth 8-638] synthesizing module 'base_axis_register_slice_0_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_axis_register_slice_0_1_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'base_color_convert_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_color_convert_1_stub.vhdl:42]
INFO: [Synth 8-638] synthesizing module 'frontend_imp_1JYZ9V6' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:544]
INFO: [Synth 8-638] synthesizing module 'base_axi_dynclk_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_axi_dynclk_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'base_color_swap_0_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_color_swap_0_1_stub.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'base_hdmi_out_hpd_video_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_hdmi_out_hpd_video_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'base_rgb2dvi_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rgb2dvi_0_0_stub.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'base_v_axi4s_vid_out_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_v_axi4s_vid_out_0_0_stub.vhdl:41]
INFO: [Synth 8-638] synthesizing module 'base_vtc_out_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_vtc_out_0_stub.vhdl:43]
INFO: [Synth 8-256] done synthesizing module 'frontend_imp_1JYZ9V6' (124#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:544]
INFO: [Synth 8-638] synthesizing module 'base_pixel_unpack_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_pixel_unpack_0_stub.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'hdmi_out_imp_1RSCXJD' (125#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:46491]
INFO: [Synth 8-638] synthesizing module 'base_proc_sys_reset_pixelclk_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_proc_sys_reset_pixelclk_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'base_xlconcat_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xlconcat_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'video_imp_1KRFORE' (126#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:53593]
INFO: [Synth 8-638] synthesizing module 'wire_distribution_network_imp_1AE1J8P' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:46979]
INFO: [Synth 8-638] synthesizing module 'base_collector_pmoda_rpi_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_collector_pmoda_rpi_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'base_collector_rpi_27_8_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_collector_rpi_27_8_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'base_distributor_pmoda_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_distributor_pmoda_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'base_distributor_rpi_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_distributor_rpi_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'base_pmoda_rpi_o_sel_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_pmoda_rpi_o_sel_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'base_pmoda_rpi_t_sel_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_pmoda_rpi_t_sel_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'base_rpi_i_27_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_i_27_0_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'rpi_i_reorder_7_0_imp_NLGZSK' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22938]
INFO: [Synth 8-638] synthesizing module 'base_pmoda_rpi_1_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_pmoda_rpi_1_0_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_pmoda_rpi_3_2_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_pmoda_rpi_3_2_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_pmoda_rpi_5_4_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_pmoda_rpi_5_4_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_pmoda_rpi_7_6_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_pmoda_rpi_7_6_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_rpi2pmoda_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi2pmoda_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'rpi_i_reorder_7_0_imp_NLGZSK' (127#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:22938]
INFO: [Synth 8-638] synthesizing module 'base_rpi_o_27_8_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_o_27_8_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'rpi_o_reorder_7_0_imp_1V7R9RW' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:23021]
INFO: [Synth 8-638] synthesizing module 'base_rpi2pmoda_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi2pmoda_1_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'base_rpi_1_0_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_1_0_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_rpi_3_2_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_3_2_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_rpi_5_4_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_5_4_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_rpi_7_6_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_7_6_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'rpi_o_reorder_7_0_imp_1V7R9RW' (128#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:23021]
INFO: [Synth 8-638] synthesizing module 'base_rpi_t_27_8_0' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_t_27_8_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'rpi_t_reorder_7_0_imp_MG01NF' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:23104]
INFO: [Synth 8-638] synthesizing module 'base_rpi2pmoda_2' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi2pmoda_2_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'base_rpi_1_0_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_1_0_1_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_rpi_3_2_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_3_2_1_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_rpi_5_4_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_5_4_1_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'base_rpi_7_6_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_rpi_7_6_1_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'rpi_t_reorder_7_0_imp_MG01NF' (129#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:23104]
INFO: [Synth 8-256] done synthesizing module 'wire_distribution_network_imp_1AE1J8P' (130#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:46979]
INFO: [Synth 8-638] synthesizing module 'base_xlconcat_0_1' [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-11288-EEE-R448-19/realtime/base_xlconcat_0_1_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'base' (131#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.vhd:54844]
INFO: [Synth 8-6155] done synthesizing module 'base_wrapper' (132#1) [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_1BPETZ9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1BPETZ9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_F85G6R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_F85G6R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_F85G6R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_F85G6R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_YXTABC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_YXTABC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m08_couplers_imp_11R48SB has unconnected port S_AXI_awaddr[25]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 755.293 ; gain = 309.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 755.293 ; gain = 309.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 755.293 ; gain = 309.859
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0_in_context.xdc] for cell 'base_i/audio_codec_ctrl_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0_in_context.xdc] for cell 'base_i/audio_codec_ctrl_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc] for cell 'base_i/clk_wiz_10MHz'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc] for cell 'base_i/clk_wiz_10MHz'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_interrupts_0/base_concat_interrupts_0/base_concat_interrupts_0_in_context.xdc] for cell 'base_i/concat_interrupts'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_interrupts_0/base_concat_interrupts_0/base_concat_interrupts_0_in_context.xdc] for cell 'base_i/concat_interrupts'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_pmodb_0/base_concat_pmodb_0/base_concat_pmodb_0_in_context.xdc] for cell 'base_i/concat_pmodb'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_pmodb_0/base_concat_pmodb_0/base_concat_pmodb_0_in_context.xdc] for cell 'base_i/concat_pmodb'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_rp_0/base_concat_rp_0/base_concat_rp_0_in_context.xdc] for cell 'base_i/concat_rp'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_rp_0/base_concat_rp_0/base_concat_rp_0_in_context.xdc] for cell 'base_i/concat_rp'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_constant_8bit_0_0/base_constant_8bit_0_0/base_constant_8bit_0_0_in_context.xdc] for cell 'base_i/constant_8bit_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_constant_8bit_0_0/base_constant_8bit_0_0/base_constant_8bit_0_0_in_context.xdc] for cell 'base_i/constant_8bit_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iop_interrupts_0/base_iop_interrupts_0/base_iop_interrupts_0_in_context.xdc] for cell 'base_i/iop_interrupts'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iop_interrupts_0/base_iop_interrupts_0/base_iop_interrupts_0_in_context.xdc] for cell 'base_i/iop_interrupts'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_4/base_logic_1_4/base_logic_1_3_in_context.xdc] for cell 'base_i/logic_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_4/base_logic_1_4/base_logic_1_3_in_context.xdc] for cell 'base_i/logic_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_arduino_intr_ack_0/base_mb_iop_arduino_intr_ack_0/base_mb_iop_arduino_intr_ack_0_in_context.xdc] for cell 'base_i/mb_iop_arduino_intr_ack'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_arduino_intr_ack_0/base_mb_iop_arduino_intr_ack_0/base_mb_iop_arduino_intr_ack_0_in_context.xdc] for cell 'base_i/mb_iop_arduino_intr_ack'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_arduino_reset_0/base_mb_iop_arduino_reset_0/base_mb_iop_arduino_reset_0_in_context.xdc] for cell 'base_i/mb_iop_arduino_reset'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_arduino_reset_0/base_mb_iop_arduino_reset_0/base_mb_iop_arduino_reset_0_in_context.xdc] for cell 'base_i/mb_iop_arduino_reset'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_pmoda_intr_ack_0/base_mb_iop_pmoda_intr_ack_0/base_mb_iop_pmoda_intr_ack_0_in_context.xdc] for cell 'base_i/mb_iop_pmoda_intr_ack'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_pmoda_intr_ack_0/base_mb_iop_pmoda_intr_ack_0/base_mb_iop_pmoda_intr_ack_0_in_context.xdc] for cell 'base_i/mb_iop_pmoda_intr_ack'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_pmoda_reset_0/base_mb_iop_pmoda_reset_0/base_mb_iop_pmoda_reset_0_in_context.xdc] for cell 'base_i/mb_iop_pmoda_reset'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_pmoda_reset_0/base_mb_iop_pmoda_reset_0/base_mb_iop_pmoda_reset_0_in_context.xdc] for cell 'base_i/mb_iop_pmoda_reset'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_pmodb_intr_ack_0/base_mb_iop_pmodb_intr_ack_0/base_mb_iop_pmodb_intr_ack_0_in_context.xdc] for cell 'base_i/mb_iop_pmodb_intr_ack'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_pmodb_intr_ack_0/base_mb_iop_pmodb_intr_ack_0/base_mb_iop_pmodb_intr_ack_0_in_context.xdc] for cell 'base_i/mb_iop_pmodb_intr_ack'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_pmodb_reset_0/base_mb_iop_pmodb_reset_0/base_mb_iop_pmodb_reset_0_in_context.xdc] for cell 'base_i/mb_iop_pmodb_reset'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_pmodb_reset_0/base_mb_iop_pmodb_reset_0/base_mb_iop_pmodb_reset_0_in_context.xdc] for cell 'base_i/mb_iop_pmodb_reset'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_rpi_intr_ack_0/base_mb_iop_rpi_intr_ack_0/base_mb_iop_rpi_intr_ack_0_in_context.xdc] for cell 'base_i/mb_iop_rpi_intr_ack'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_rpi_intr_ack_0/base_mb_iop_rpi_intr_ack_0/base_mb_iop_rpi_intr_ack_0_in_context.xdc] for cell 'base_i/mb_iop_rpi_intr_ack'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_rpi_reset_0/base_mb_iop_rpi_reset_0/base_mb_iop_rpi_reset_0_in_context.xdc] for cell 'base_i/mb_iop_rpi_reset'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_iop_rpi_reset_0/base_mb_iop_rpi_reset_0/base_mb_iop_rpi_reset_0_in_context.xdc] for cell 'base_i/mb_iop_rpi_reset'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rp_pin_sel_0/base_pmoda_rp_pin_sel_0/base_pmoda_rp_pin_sel_0_in_context.xdc] for cell 'base_i/pmoda_rp_pin_sel'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rp_pin_sel_0/base_pmoda_rp_pin_sel_0/base_pmoda_rp_pin_sel_0_in_context.xdc] for cell 'base_i/pmoda_rp_pin_sel'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0_in_context.xdc] for cell 'base_i/slice_pmodb_gpio'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0_in_context.xdc] for cell 'base_i/slice_pmodb_gpio'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xlconcat_0_1/base_xlconcat_0_1/base_xlconcat_0_1_in_context.xdc] for cell 'base_i/xlconcat_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xlconcat_0_1/base_xlconcat_0_1/base_xlconcat_0_1_in_context.xdc] for cell 'base_i/xlconcat_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_pmoda_rpi'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_pmoda_rpi'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_rpi_27_8'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_rpi_27_8'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_distributor_pmoda_0/base_distributor_pmoda_0/base_distributor_pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_pmoda'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_distributor_pmoda_0/base_distributor_pmoda_0/base_distributor_pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_pmoda'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_distributor_rpi_0/base_distributor_rpi_0/base_distributor_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_rpi'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_distributor_rpi_0/base_distributor_rpi_0/base_distributor_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_rpi'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_o_sel'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_o_sel'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_t_sel'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_t_sel'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_i_27_0_0/base_rpi_i_27_0_0/base_rpi_i_27_0_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_27_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_i_27_0_0/base_rpi_i_27_0_0/base_rpi_i_27_0_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_27_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_o_27_8_0/base_rpi_o_27_8_0/base_rpi_o_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_27_8'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_o_27_8_0/base_rpi_o_27_8_0/base_rpi_o_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_27_8'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_t_27_8_0/base_rpi_t_27_8_0/base_rpi_o_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_27_8'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_t_27_8_0/base_rpi_t_27_8_0/base_rpi_o_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_27_8'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi2pmoda_2/base_rpi2pmoda_2/base_rpi2pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi2pmoda_2/base_rpi2pmoda_2/base_rpi2pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_1_0_1/base_rpi_1_0_1/base_rpi_1_0_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_1_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_1_0_1/base_rpi_1_0_1/base_rpi_1_0_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_1_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_3_2_1/base_rpi_3_2_1/base_rpi_3_2_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_3_2'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_3_2_1/base_rpi_3_2_1/base_rpi_3_2_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_3_2'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_5_4_1/base_rpi_5_4_1/base_rpi_5_4_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_5_4'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_5_4_1/base_rpi_5_4_1/base_rpi_5_4_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_5_4'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_7_6_1/base_rpi_7_6_1/base_rpi_7_6_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_7_6'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_7_6_1/base_rpi_7_6_1/base_rpi_7_6_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_7_6'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi2pmoda_1/base_rpi2pmoda_1/base_rpi2pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi2pmoda_1/base_rpi2pmoda_1/base_rpi2pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_1_0_0/base_rpi_1_0_0/base_rpi_1_0_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_1_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_1_0_0/base_rpi_1_0_0/base_rpi_1_0_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_1_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_3_2_0/base_rpi_3_2_0/base_rpi_3_2_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_3_2'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_3_2_0/base_rpi_3_2_0/base_rpi_3_2_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_3_2'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_5_4_0/base_rpi_5_4_0/base_rpi_5_4_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_5_4'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_5_4_0/base_rpi_5_4_0/base_rpi_5_4_1_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_5_4'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_7_6_0/base_rpi_7_6_0/base_rpi_7_6_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_7_6'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_7_6_0/base_rpi_7_6_0/base_rpi_7_6_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_7_6'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_1_0_0/base_pmoda_rpi_1_0_0/base_pmoda_rpi_1_0_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_1_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_1_0_0/base_pmoda_rpi_1_0_0/base_pmoda_rpi_1_0_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_1_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_3_2_0/base_pmoda_rpi_3_2_0/base_pmoda_rpi_3_2_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_3_2'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_3_2_0/base_pmoda_rpi_3_2_0/base_pmoda_rpi_3_2_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_3_2'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_5_4_0/base_pmoda_rpi_5_4_0/base_pmoda_rpi_5_4_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_5_4'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_5_4_0/base_pmoda_rpi_5_4_0/base_pmoda_rpi_5_4_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_5_4'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_7_6_0/base_pmoda_rpi_7_6_0/base_pmoda_rpi_7_6_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_7_6'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_7_6_0/base_pmoda_rpi_7_6_0/base_pmoda_rpi_7_6_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_7_6'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi2pmoda_0/base_rpi2pmoda_0/base_rpi2pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi2pmoda_0/base_rpi2pmoda_0/base_rpi2pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xlconcat_0_0/base_xlconcat_0_0/base_mb3_timers_interrupt_0_in_context.xdc] for cell 'base_i/video/xlconcat_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xlconcat_0_0/base_xlconcat_0_0/base_mb3_timers_interrupt_0_in_context.xdc] for cell 'base_i/video/xlconcat_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_10/base_xbar_10/base_xbar_10_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_10/base_xbar_10/base_xbar_10_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_9/base_xbar_9/base_xbar_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_9/base_xbar_9/base_xbar_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1/base_axi_dma_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1/base_axi_dma_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axis_data_fifo_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_constant_tkeep_tstrb_1/base_constant_tkeep_tstrb_1/base_constant_tkeep_tstrb_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/constant_tkeep_tstrb'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_constant_tkeep_tstrb_1/base_constant_tkeep_tstrb_1/base_constant_tkeep_tstrb_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/constant_tkeep_tstrb'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/trace_cntrl_32_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/trace_cntrl_32_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axis_data_fifo_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_constant_tkeep_tstrb_0/base_constant_tkeep_tstrb_0/base_constant_tkeep_tstrb_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/constant_tkeep_tstrb'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_constant_tkeep_tstrb_0/base_constant_tkeep_tstrb_0/base_constant_tkeep_tstrb_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/constant_tkeep_tstrb'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/trace_cntrl_64_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/trace_cntrl_64_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_8/base_xbar_8/base_xbar_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/xbar'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_8/base_xbar_8/base_xbar_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/xbar'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_7/base_xbar_7/base_xbar_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/xbar'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_7/base_xbar_7/base_xbar_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/xbar'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_6/base_xbar_6/base_xbar_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_6/base_xbar_6/base_xbar_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_2_in_context.xdc] for cell 'base_i/iop_rpi/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_2_in_context.xdc] for cell 'base_i/iop_rpi/dff_en_reset_vector_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_3/base_intc_3/base_intc_3_in_context.xdc] for cell 'base_i/iop_rpi/intc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_3/base_intc_3/base_intc_3_in_context.xdc] for cell 'base_i/iop_rpi/intc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_3/base_intr_3/base_intr_2_in_context.xdc] for cell 'base_i/iop_rpi/intr'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_3/base_intr_3/base_intr_2_in_context.xdc] for cell 'base_i/iop_rpi/intr'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_concat_2/base_intr_concat_2/base_intr_concat_2_in_context.xdc] for cell 'base_i/iop_rpi/intr_concat'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_concat_2/base_intr_concat_2/base_intr_concat_2_in_context.xdc] for cell 'base_i/iop_rpi/intr_concat'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_3/base_io_switch_3/base_io_switch_3_in_context.xdc] for cell 'base_i/iop_rpi/io_switch'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_3/base_io_switch_3/base_io_switch_3_in_context.xdc] for cell 'base_i/iop_rpi/io_switch'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_3/base_logic_1_3/base_logic_1_3_in_context.xdc] for cell 'base_i/iop_rpi/logic_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_3/base_logic_1_3/base_logic_1_3_in_context.xdc] for cell 'base_i/iop_rpi/logic_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_3/base_mb_3/base_mb_3_in_context.xdc] for cell 'base_i/iop_rpi/mb'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_3/base_mb_3/base_mb_3_in_context.xdc] for cell 'base_i/iop_rpi/mb'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_3/base_mb_bram_ctrl_3/base_mb_bram_ctrl_3_in_context.xdc] for cell 'base_i/iop_rpi/mb_bram_ctrl'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_3/base_mb_bram_ctrl_3/base_mb_bram_ctrl_3_in_context.xdc] for cell 'base_i/iop_rpi/mb_bram_ctrl'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_gpio_0/base_rpi_gpio_0/base_rpi_gpio_0_in_context.xdc] for cell 'base_i/iop_rpi/rpi_gpio'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_gpio_0/base_rpi_gpio_0/base_rpi_gpio_0_in_context.xdc] for cell 'base_i/iop_rpi/rpi_gpio'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'base_i/iop_rpi/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'base_i/iop_rpi/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_uartlite_1/base_uartlite_1/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_rpi/uartlite'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_uartlite_1/base_uartlite_1/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_rpi/uartlite'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb4_timer_pwm_0/base_mb4_timer_pwm_0/base_mb4_timers_interrupt_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/mb4_timer_pwm'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb4_timer_pwm_0/base_mb4_timer_pwm_0/base_mb4_timers_interrupt_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/mb4_timer_pwm'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb4_timers_interrupt_0/base_mb4_timers_interrupt_0/base_mb4_timers_interrupt_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/mb4_timers_interrupt'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb4_timers_interrupt_0/base_mb4_timers_interrupt_0/base_mb4_timers_interrupt_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/mb4_timers_interrupt'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_0_1/base_timer_0_1/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_0_1/base_timer_0_1/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_1_1/base_timer_1_1/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_1_1/base_timer_1_1/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0/base_spi_0_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0/base_spi_0_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_5/base_xbar_5/base_xbar_5_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_5/base_xbar_5/base_xbar_5_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_3/base_dlmb_v10_3/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_rpi/lmb/dlmb_v10'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_3/base_dlmb_v10_3/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_rpi/lmb/dlmb_v10'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_3/base_ilmb_v10_3/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_rpi/lmb/ilmb_v10'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_3/base_ilmb_v10_3/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_rpi/lmb/ilmb_v10'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_3/base_lmb_bram_3/base_lmb_bram_3_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_3/base_lmb_bram_3/base_lmb_bram_3_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_3_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_3_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_0_0/base_iic_0_0/base_iic_0_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_0_0/base_iic_0_0/base_iic_0_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_1_0/base_iic_1_0/base_iic_0_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_1_0/base_iic_1_0/base_iic_0_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2_in_context.xdc] for cell 'base_i/iop_pmodb/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2_in_context.xdc] for cell 'base_i/iop_pmodb/dff_en_reset_vector_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_gpio_1/base_gpio_1/base_gpio_1_in_context.xdc] for cell 'base_i/iop_pmodb/gpio'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_gpio_1/base_gpio_1/base_gpio_1_in_context.xdc] for cell 'base_i/iop_pmodb/gpio'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_1/base_iic_1/base_iic_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/iic'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_1/base_iic_1/base_iic_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/iic'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_2/base_intc_2/base_intc_2_in_context.xdc] for cell 'base_i/iop_pmodb/intc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_2/base_intc_2/base_intc_2_in_context.xdc] for cell 'base_i/iop_pmodb/intc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_2/base_intr_2/base_intr_2_in_context.xdc] for cell 'base_i/iop_pmodb/intr'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_2/base_intr_2/base_intr_2_in_context.xdc] for cell 'base_i/iop_pmodb/intr'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_concat_1/base_intr_concat_1/base_intr_concat_1_in_context.xdc] for cell 'base_i/iop_pmodb/intr_concat'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_concat_1/base_intr_concat_1/base_intr_concat_1_in_context.xdc] for cell 'base_i/iop_pmodb/intr_concat'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_2/base_io_switch_2/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmodb/io_switch'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_2/base_io_switch_2/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmodb/io_switch'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_2/base_logic_1_2/base_logic_1_3_in_context.xdc] for cell 'base_i/iop_pmodb/logic_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_2/base_logic_1_2/base_logic_1_3_in_context.xdc] for cell 'base_i/iop_pmodb/logic_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_2/base_mb_2/base_mb_3_in_context.xdc] for cell 'base_i/iop_pmodb/mb'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_2/base_mb_2/base_mb_3_in_context.xdc] for cell 'base_i/iop_pmodb/mb'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2/base_mb_bram_ctrl_3_in_context.xdc] for cell 'base_i/iop_pmodb/mb_bram_ctrl'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2/base_mb_bram_ctrl_3_in_context.xdc] for cell 'base_i/iop_pmodb/mb_bram_ctrl'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_1/base_spi_1/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_pmodb/spi'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_1/base_spi_1/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_pmodb/spi'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_1/base_timer_1/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_pmodb/timer'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_1/base_timer_1/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_pmodb/timer'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_4/base_xbar_4/base_xbar_4_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_4/base_xbar_4/base_xbar_4_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/dlmb_v10'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/dlmb_v10'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_2/base_ilmb_v10_2/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/ilmb_v10'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_2/base_ilmb_v10_2/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/ilmb_v10'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_2/base_lmb_bram_2/base_lmb_bram_3_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_2/base_lmb_bram_2/base_lmb_bram_3_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_3_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_3_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_2_in_context.xdc] for cell 'base_i/iop_pmoda/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_2_in_context.xdc] for cell 'base_i/iop_pmoda/dff_en_reset_vector_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_gpio_0/base_gpio_0/base_gpio_1_in_context.xdc] for cell 'base_i/iop_pmoda/gpio'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_gpio_0/base_gpio_0/base_gpio_1_in_context.xdc] for cell 'base_i/iop_pmoda/gpio'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_0/base_iic_0/base_iic_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/iic'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_0/base_iic_0/base_iic_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/iic'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_1/base_intc_1/base_intc_2_in_context.xdc] for cell 'base_i/iop_pmoda/intc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_1/base_intc_1/base_intc_2_in_context.xdc] for cell 'base_i/iop_pmoda/intc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_1/base_intr_1/base_intr_2_in_context.xdc] for cell 'base_i/iop_pmoda/intr'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_1/base_intr_1/base_intr_2_in_context.xdc] for cell 'base_i/iop_pmoda/intr'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_concat_0/base_intr_concat_0/base_intr_concat_1_in_context.xdc] for cell 'base_i/iop_pmoda/intr_concat'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_concat_0/base_intr_concat_0/base_intr_concat_1_in_context.xdc] for cell 'base_i/iop_pmoda/intr_concat'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmoda/io_switch'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmoda/io_switch'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_1/base_logic_1_1/base_logic_1_3_in_context.xdc] for cell 'base_i/iop_pmoda/logic_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_1/base_logic_1_1/base_logic_1_3_in_context.xdc] for cell 'base_i/iop_pmoda/logic_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_1/base_mb_1/base_mb_3_in_context.xdc] for cell 'base_i/iop_pmoda/mb'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_1/base_mb_1/base_mb_3_in_context.xdc] for cell 'base_i/iop_pmoda/mb'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1/base_mb_bram_ctrl_3_in_context.xdc] for cell 'base_i/iop_pmoda/mb_bram_ctrl'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1/base_mb_bram_ctrl_3_in_context.xdc] for cell 'base_i/iop_pmoda/mb_bram_ctrl'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_0/base_spi_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_pmoda/spi'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_0/base_spi_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_pmoda/spi'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_0/base_timer_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_pmoda/timer'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_0/base_timer_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_pmoda/timer'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_3/base_xbar_3/base_xbar_4_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_3/base_xbar_3/base_xbar_4_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/dlmb_v10'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/dlmb_v10'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/ilmb_v10'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/ilmb_v10'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1/base_lmb_bram_3_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1/base_lmb_bram_3_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_3_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_3_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/arduino_gpio'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/arduino_gpio'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_2_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_2_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_0_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_direct'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_0_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_direct'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_interrupt_concat_0/base_interrupt_concat_0/base_interrupt_concat_0_in_context.xdc] for cell 'base_i/iop_arduino/interrupt_concat'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_interrupt_concat_0/base_interrupt_concat_0/base_interrupt_concat_0_in_context.xdc] for cell 'base_i/iop_arduino/interrupt_concat'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_2_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_2_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0/base_io_switch_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0/base_io_switch_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_0/base_logic_1_0/base_logic_1_3_in_context.xdc] for cell 'base_i/iop_arduino/logic_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_0/base_logic_1_0/base_logic_1_3_in_context.xdc] for cell 'base_i/iop_arduino/logic_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_3_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_3_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_3_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_3_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_0_0/base_mb3_timer_capture_0_0/base_mb3_timer_capture_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_0_0/base_mb3_timer_capture_0_0/base_mb3_timer_capture_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_1_0/base_mb3_timer_capture_1_0/base_mb3_timer_capture_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_1_0/base_mb3_timer_capture_1_0/base_mb3_timer_capture_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_2_0/base_mb3_timer_capture_2_0/base_mb3_timer_capture_2_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_2'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_2_0/base_mb3_timer_capture_2_0/base_mb3_timer_capture_2_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_2'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_3_0/base_mb3_timer_capture_3_0/base_mb3_timer_capture_3_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_3'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_3_0/base_mb3_timer_capture_3_0/base_mb3_timer_capture_3_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_3'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_4_0/base_mb3_timer_capture_4_0/base_mb3_timer_capture_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_4'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_4_0/base_mb3_timer_capture_4_0/base_mb3_timer_capture_4_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_4'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_5_0/base_mb3_timer_capture_5_0/base_mb3_timer_capture_5_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_5'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_5_0/base_mb3_timer_capture_5_0/base_mb3_timer_capture_5_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_5'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_6_0/base_mb3_timer_capture_6_0/base_mb3_timer_capture_6_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_6'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_6_0/base_mb3_timer_capture_6_0/base_mb3_timer_capture_6_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_6'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_7_0/base_mb3_timer_capture_7_0/base_mb3_timer_capture_7_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_7'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_7_0/base_mb3_timer_capture_7_0/base_mb3_timer_capture_7_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_capture_7'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_generate_0/base_mb3_timer_generate_0/base_mb3_timer_generate_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_generate'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_generate_0/base_mb3_timer_generate_0/base_mb3_timer_generate_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_generate'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_pwm_0/base_mb3_timer_pwm_0/base_mb3_timers_interrupt_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_pwm'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_pwm_0/base_mb3_timer_pwm_0/base_mb3_timers_interrupt_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timer_pwm'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timers_interrupt_0/base_mb3_timers_interrupt_0/base_mb3_timers_interrupt_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timers_interrupt'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timers_interrupt_0/base_mb3_timers_interrupt_0/base_mb3_timers_interrupt_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/mb3_timers_interrupt'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_0_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_2/base_xbar_2/base_xbar_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_2/base_xbar_2/base_xbar_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_dlmb_v10_3_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_3_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_3_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_3_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_3_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_1/base_xbar_1/base_xbar_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_1/base_xbar_1/base_xbar_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/xbar'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0/base_xbar_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0/base_xbar_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_uniform_0_0/base_uniform_0_0/base_uniform_0_0_in_context.xdc] for cell 'base_i/uniform_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_uniform_0_0/base_uniform_0_0/base_uniform_0_0_in_context.xdc] for cell 'base_i/uniform_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_12/base_auto_pc_12/base_auto_pc_12_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_12/base_auto_pc_12/base_auto_pc_12_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1/base_auto_us_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1/base_auto_us_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_2/base_m09_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_2/base_m09_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_2/base_m08_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_2/base_m08_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_5/base_m07_regslice_5/base_m07_regslice_5_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_5/base_m07_regslice_5/base_m07_regslice_5_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_5/base_m06_regslice_5/base_m06_regslice_5_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_5/base_m06_regslice_5/base_m06_regslice_5_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_5/base_m05_regslice_5/base_m09_regslice_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_5/base_m05_regslice_5/base_m09_regslice_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_5/base_m04_regslice_5/base_m09_regslice_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_5/base_m04_regslice_5/base_m09_regslice_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_6/base_m03_regslice_6/base_m03_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_6/base_m03_regslice_6/base_m03_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_6/base_m02_regslice_6/base_m06_regslice_5_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_6/base_m02_regslice_6/base_m06_regslice_5_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_6/base_m01_regslice_6/base_m07_regslice_5_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_6/base_m01_regslice_6/base_m07_regslice_5_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_6/base_m00_regslice_6/base_m09_regslice_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_6/base_m00_regslice_6/base_m09_regslice_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_6/base_s00_regslice_6/base_s00_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_6/base_s00_regslice_6/base_s00_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_11/base_auto_pc_11/base_auto_pc_11_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_11/base_auto_pc_11/base_auto_pc_11_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_5/base_m03_regslice_5/base_m03_regslice_5_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_5/base_m03_regslice_5/base_m03_regslice_5_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_5/base_m02_regslice_5/base_m03_regslice_5_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_5/base_m02_regslice_5/base_m03_regslice_5_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_5/base_m01_regslice_5/base_m03_regslice_5_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_5/base_m01_regslice_5/base_m03_regslice_5_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_5/base_m00_regslice_5/base_m03_regslice_5_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_5/base_m00_regslice_5/base_m03_regslice_5_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_5/base_s00_regslice_5/base_s00_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_5/base_s00_regslice_5/base_s00_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_3/base_m08_regslice_3/base_m03_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_3/base_m08_regslice_3/base_m03_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_4/base_m07_regslice_4/base_m09_regslice_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_4/base_m07_regslice_4/base_m09_regslice_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_4/base_m06_regslice_4/base_s00_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_4/base_m06_regslice_4/base_s00_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_4/base_m05_regslice_4/base_m09_regslice_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_4/base_m05_regslice_4/base_m09_regslice_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_4/base_m04_regslice_4/base_m09_regslice_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_4/base_m04_regslice_4/base_m09_regslice_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_4/base_m03_regslice_4/base_m03_regslice_4_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_4/base_m03_regslice_4/base_m03_regslice_4_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_4/base_m02_regslice_4/base_m09_regslice_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_4/base_m02_regslice_4/base_m09_regslice_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_4/base_m01_regslice_4/base_s00_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_4/base_m01_regslice_4/base_s00_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_4/base_m00_regslice_4/base_m09_regslice_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_4/base_m00_regslice_4/base_m09_regslice_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_11_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_4/base_s00_regslice_4/base_s00_regslice_4_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_4/base_s00_regslice_4/base_s00_regslice_4_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m11_regslice_1/base_m11_regslice_1/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m11_regslice_1/base_m11_regslice_1/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m10_regslice_1/base_m10_regslice_1/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m10_regslice_1/base_m10_regslice_1/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_1/base_m09_regslice_1/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_1/base_m09_regslice_1/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_1/base_m08_regslice_1/base_m08_regslice_1_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_1/base_m08_regslice_1/base_m08_regslice_1_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_3/base_m07_regslice_3/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_3/base_m07_regslice_3/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_3/base_m06_regslice_3/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_3/base_m06_regslice_3/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_3/base_m05_regslice_3/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_3/base_m05_regslice_3/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_3/base_m04_regslice_3/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_3/base_m04_regslice_3/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_3/base_m03_regslice_3/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_3/base_m03_regslice_3/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_3/base_m02_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_3/base_m02_regslice_3/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_3/base_m01_regslice_3/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_3/base_m01_regslice_3/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_3/base_m00_regslice_3/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_3/base_m00_regslice_3/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_3/base_s00_regslice_3/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_3/base_s00_regslice_3/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_2/base_m07_regslice_2/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_2/base_m07_regslice_2/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_2/base_m06_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_2/base_m06_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_2/base_m05_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_2/base_m05_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_2/base_m04_regslice_2/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_2/base_m04_regslice_2/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_2/base_m03_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_2/base_m03_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_2/base_m02_regslice_2/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_2/base_m02_regslice_2/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_2/base_m01_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_2/base_m01_regslice_2/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_2/base_m00_regslice_2/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_2/base_m00_regslice_2/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_2/base_s00_regslice_2/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_2/base_s00_regslice_2/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_1/base_m07_regslice_1/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_1/base_m07_regslice_1/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_1/base_m06_regslice_1/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_1/base_m06_regslice_1/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_1/base_m05_regslice_1/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_1/base_m05_regslice_1/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_1/base_m04_regslice_1/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_1/base_m04_regslice_1/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_1/base_m03_regslice_1/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_1/base_m03_regslice_1/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_1/base_m02_regslice_1/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_1/base_m02_regslice_1/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_1/base_m01_regslice_1/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_1/base_m01_regslice_1/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_1/base_m00_regslice_1/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_1/base_m00_regslice_1/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_1/base_s00_regslice_1/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_1/base_s00_regslice_1/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_0_0/base_tier2_xbar_0_0/base_tier2_xbar_0_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_0_0/base_tier2_xbar_0_0/base_tier2_xbar_0_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_1_0/base_tier2_xbar_1_0/base_tier2_xbar_1_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_1_0/base_tier2_xbar_1_0/base_tier2_xbar_1_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_2_0/base_tier2_xbar_2_0/base_tier2_xbar_2_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_2_0/base_tier2_xbar_2_0/base_tier2_xbar_2_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m16_regslice_0/base_m16_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m16_regslice_0/base_m16_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m15_regslice_0/base_m15_regslice_0/base_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m15_regslice_0/base_m15_regslice_0/base_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m14_regslice_0/base_m14_regslice_0/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m14_regslice_0/base_m14_regslice_0/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m13_regslice_0/base_m13_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m13_regslice_0/base_m13_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m12_regslice_0/base_m12_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m12_regslice_0/base_m12_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m11_regslice_0/base_m11_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m11_regslice_0/base_m11_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m10_regslice_0/base_m10_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m10_regslice_0/base_m10_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_0/base_m09_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_0/base_m09_regslice_0/base_m03_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_0/base_m08_regslice_0/base_m08_regslice_1_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_0/base_m08_regslice_0/base_m08_regslice_1_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_0/base_m07_regslice_0/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_0/base_m07_regslice_0/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_0/base_m06_regslice_0/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_0/base_m06_regslice_0/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_0/base_m05_regslice_0/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_0/base_m05_regslice_0/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_0/base_m04_regslice_0/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_0/base_m04_regslice_0/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_0/base_m03_regslice_0/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_0/base_m03_regslice_0/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_0/base_m02_regslice_0/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_0/base_m02_regslice_0/base_m02_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_0/base_m01_regslice_0/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_0/base_m01_regslice_0/base_m09_regslice_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_0/base_m00_regslice_0/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_0/base_m00_regslice_0/base_m06_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_0/base_s00_regslice_0/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_0/base_s00_regslice_0/base_m03_regslice_4_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
Finished Parsing XDC File [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 66 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1167.676 ; gain = 1.297
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_direct' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_shared' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmoda/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmoda/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmodb/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmodb/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/spi_subsystem/spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/spi_subsystem/spi_1' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'base_i/trace_analyzer_pi/axis_data_fifo_0' at clock pin 's_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'base_i/trace_analyzer_pmodb/axis_data_fifo_0' at clock pin 's_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/axi_vdma' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/proc_sys_reset_pixelclk' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/vtc_in' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for base_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio_codec_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/btns_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/clk_wiz_10MHz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_pmodb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_rp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/constant_8bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/leds_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_arduino_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_arduino_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmoda_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmoda_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmodb_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmodb_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_rpi_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_rpi_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/pmoda_rp_pin_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rgbleds_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/slice_pmodb_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/switches_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/system_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/collector_pmoda_rpi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/collector_rpi_27_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/distributor_pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/distributor_rpi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/pmoda_rpi_o_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/pmoda_rpi_t_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_27_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_27_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_27_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_5_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_7_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_5_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_7_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_5_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_7_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_vdma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/proc_sys_reset_pixelclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/pixel_unpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/axi_dynclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/hdmi_out_hpd_video. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/vtc_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/pixel_pack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/axi_gpio_hdmiin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/vtc_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/trace_cntrl_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/trace_cntrl_64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/rpi_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/uartlite. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/mb4_timer_pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/mb4_timers_interrupt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/spi_subsystem/spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/spi_subsystem/spi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/iic_subsystem/iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/iic_subsystem/iic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/arduino_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/iic_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/interrupt_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/uartlite. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_generate. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timers_interrupt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/spi_subsystem/spi_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/spi_subsystem/spi_shared. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/uniform_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m07_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/clk_wiz_10MHz/clk_in1' to pin 'base_i/ps7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/clk_wiz_10MHz/clk_out1' to pin 'base_i/clk_wiz_10MHz/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'base_i/clk_wiz_10MHz/clk_in1' to 'base_i/ps7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Clk_0' to pin 'base_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Clk_1' to pin 'base_i/mdm_1/bbstub_Dbg_Clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Clk_2' to pin 'base_i/mdm_1/bbstub_Dbg_Clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Clk_3' to pin 'base_i/mdm_1/bbstub_Dbg_Clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Update_0' to pin 'base_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Update_1' to pin 'base_i/mdm_1/bbstub_Dbg_Update_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Update_2' to pin 'base_i/mdm_1/bbstub_Dbg_Update_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Update_3' to pin 'base_i/mdm_1/bbstub_Dbg_Update_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK0' to pin 'base_i/ps7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK1' to pin 'base_i/ps7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK2' to pin 'base_i/ps7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK3' to pin 'base_i/ps7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/video/hdmi_out/frontend/rgb2dvi_0/SerialClk' to pin 'base_i/video/hdmi_out/frontend/axi_dynclk/bbstub_PXL_CLK_5X_O/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'base_i/video/hdmi_out/frontend/rgb2dvi_0/PixelClk' to 'base_i/video/hdmi_out/frontend/axi_dynclk/bbstub_PXL_CLK_O/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/video/hdmi_in/frontend/dvi2rgb_0/PixelClk' to pin 'base_i/video/hdmi_in/frontend/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_rpi/mb_bram_ctrl/bram_clk_a' to pin 'base_i/iop_rpi/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmodb/mb_bram_ctrl/bram_clk_a' to pin 'base_i/iop_pmodb/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmoda/mb_bram_ctrl/bram_clk_a' to pin 'base_i/iop_pmoda/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_arduino/mb_bram_ctrl/bram_clk_a' to pin 'base_i/iop_arduino/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 25 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |base_xbar_0                    |         1|
|2     |base_auto_pc_0                 |         1|
|3     |base_xbar_1                    |         1|
|4     |base_auto_pc_1                 |         1|
|5     |base_auto_us_0                 |         1|
|6     |base_xbar_6                    |         1|
|7     |base_auto_pc_2                 |         1|
|8     |base_m00_regslice_4            |         1|
|9     |base_m01_regslice_4            |         1|
|10    |base_auto_pc_3                 |         1|
|11    |base_m02_regslice_4            |         1|
|12    |base_auto_pc_4                 |         1|
|13    |base_m03_regslice_4            |         1|
|14    |base_auto_pc_5                 |         1|
|15    |base_m04_regslice_4            |         1|
|16    |base_auto_pc_6                 |         1|
|17    |base_m05_regslice_4            |         1|
|18    |base_m06_regslice_4            |         1|
|19    |base_auto_pc_7                 |         1|
|20    |base_m07_regslice_4            |         1|
|21    |base_auto_pc_8                 |         1|
|22    |base_m08_regslice_3            |         1|
|23    |base_auto_pc_9                 |         1|
|24    |base_s00_regslice_4            |         1|
|25    |base_xbar_7                    |         1|
|26    |base_m00_regslice_5            |         1|
|27    |base_m01_regslice_5            |         1|
|28    |base_m02_regslice_5            |         1|
|29    |base_m03_regslice_5            |         1|
|30    |base_s00_regslice_5            |         1|
|31    |base_xbar_8                    |         1|
|32    |base_auto_pc_10                |         1|
|33    |base_audio_codec_ctrl_0_0      |         1|
|34    |base_btns_gpio_0               |         1|
|35    |base_clk_wiz_10MHz_0           |         1|
|36    |base_concat_interrupts_0       |         1|
|37    |base_concat_pmodb_0            |         1|
|38    |base_concat_rp_0               |         1|
|39    |base_constant_8bit_0_0         |         1|
|40    |base_iop_interrupts_0          |         1|
|41    |base_leds_gpio_0               |         1|
|42    |base_logic_1_4                 |         1|
|43    |base_mb_iop_arduino_intr_ack_0 |         1|
|44    |base_mb_iop_arduino_reset_0    |         1|
|45    |base_mb_iop_pmoda_intr_ack_0   |         1|
|46    |base_mb_iop_pmoda_reset_0      |         1|
|47    |base_mb_iop_pmodb_intr_ack_0   |         1|
|48    |base_mb_iop_pmodb_reset_0      |         1|
|49    |base_mb_iop_rpi_intr_ack_0     |         1|
|50    |base_mb_iop_rpi_reset_0        |         1|
|51    |base_mdm_1_0                   |         1|
|52    |base_pmoda_rp_pin_sel_0        |         1|
|53    |base_ps7_0_0                   |         1|
|54    |base_rgbleds_gpio_0            |         1|
|55    |base_rst_ps7_0_fclk0_0         |         1|
|56    |base_rst_ps7_0_fclk1_0         |         1|
|57    |base_rst_ps7_0_fclk3_0         |         1|
|58    |base_slice_pmodb_gpio_0        |         1|
|59    |base_switches_gpio_0           |         1|
|60    |base_system_interrupts_0       |         1|
|61    |base_uniform_0_0               |         1|
|62    |base_xlconcat_0_1              |         1|
|63    |base_tier2_xbar_0_0            |         1|
|64    |base_tier2_xbar_1_0            |         1|
|65    |base_tier2_xbar_2_0            |         1|
|66    |base_xbar_2                    |         1|
|67    |base_m00_regslice_0            |         1|
|68    |base_m01_regslice_0            |         1|
|69    |base_m02_regslice_0            |         1|
|70    |base_m03_regslice_0            |         1|
|71    |base_m04_regslice_0            |         1|
|72    |base_m05_regslice_0            |         1|
|73    |base_m06_regslice_0            |         1|
|74    |base_m07_regslice_0            |         1|
|75    |base_m08_regslice_0            |         1|
|76    |base_m09_regslice_0            |         1|
|77    |base_m10_regslice_0            |         1|
|78    |base_m11_regslice_0            |         1|
|79    |base_m12_regslice_0            |         1|
|80    |base_m13_regslice_0            |         1|
|81    |base_m14_regslice_0            |         1|
|82    |base_m15_regslice_0            |         1|
|83    |base_m16_regslice_0            |         1|
|84    |base_s00_regslice_0            |         1|
|85    |base_arduino_gpio_0            |         1|
|86    |base_dff_en_reset_vector_0_0   |         1|
|87    |base_iic_direct_0              |         1|
|88    |base_intc_0                    |         1|
|89    |base_interrupt_concat_0        |         1|
|90    |base_intr_0                    |         1|
|91    |base_io_switch_0               |         1|
|92    |base_logic_1_0                 |         1|
|93    |base_mb_0                      |         1|
|94    |base_mb_bram_ctrl_0            |         1|
|95    |base_rst_clk_wiz_1_100M_0      |         1|
|96    |base_uartlite_0                |         1|
|97    |base_xadc_0                    |         1|
|98    |base_dlmb_v10_0                |         1|
|99    |base_ilmb_v10_0                |         1|
|100   |base_lmb_bram_0                |         1|
|101   |base_lmb_bram_if_cntlr_0       |         1|
|102   |base_spi_direct_0              |         1|
|103   |base_spi_shared_0              |         1|
|104   |base_mb3_timer_capture_0_0     |         1|
|105   |base_mb3_timer_capture_1_0     |         1|
|106   |base_mb3_timer_capture_2_0     |         1|
|107   |base_mb3_timer_capture_3_0     |         1|
|108   |base_mb3_timer_capture_4_0     |         1|
|109   |base_mb3_timer_capture_5_0     |         1|
|110   |base_mb3_timer_capture_6_0     |         1|
|111   |base_mb3_timer_capture_7_0     |         1|
|112   |base_mb3_timer_generate_0      |         1|
|113   |base_mb3_timer_pwm_0           |         1|
|114   |base_mb3_timers_interrupt_0    |         1|
|115   |base_timer_0_0                 |         1|
|116   |base_timer_1_0                 |         1|
|117   |base_timer_2_0                 |         1|
|118   |base_timer_3_0                 |         1|
|119   |base_timer_4_0                 |         1|
|120   |base_timer_5_0                 |         1|
|121   |base_xbar_3                    |         1|
|122   |base_m00_regslice_1            |         1|
|123   |base_m01_regslice_1            |         1|
|124   |base_m02_regslice_1            |         1|
|125   |base_m03_regslice_1            |         1|
|126   |base_m04_regslice_1            |         1|
|127   |base_m05_regslice_1            |         1|
|128   |base_m06_regslice_1            |         1|
|129   |base_m07_regslice_1            |         1|
|130   |base_s00_regslice_1            |         1|
|131   |base_dff_en_reset_vector_0_1   |         1|
|132   |base_gpio_0                    |         1|
|133   |base_iic_0                     |         1|
|134   |base_intc_1                    |         1|
|135   |base_intr_1                    |         1|
|136   |base_intr_concat_0             |         1|
|137   |base_io_switch_1               |         1|
|138   |base_logic_1_1                 |         1|
|139   |base_mb_1                      |         1|
|140   |base_mb_bram_ctrl_1            |         1|
|141   |base_rst_clk_wiz_1_100M_1      |         1|
|142   |base_spi_0                     |         1|
|143   |base_timer_0                   |         1|
|144   |base_dlmb_v10_1                |         1|
|145   |base_ilmb_v10_1                |         1|
|146   |base_lmb_bram_1                |         1|
|147   |base_lmb_bram_if_cntlr_1       |         1|
|148   |base_xbar_4                    |         1|
|149   |base_m00_regslice_2            |         1|
|150   |base_m01_regslice_2            |         1|
|151   |base_m02_regslice_2            |         1|
|152   |base_m03_regslice_2            |         1|
|153   |base_m04_regslice_2            |         1|
|154   |base_m05_regslice_2            |         1|
|155   |base_m06_regslice_2            |         1|
|156   |base_m07_regslice_2            |         1|
|157   |base_s00_regslice_2            |         1|
|158   |base_dff_en_reset_vector_0_2   |         1|
|159   |base_gpio_1                    |         1|
|160   |base_iic_1                     |         1|
|161   |base_intc_2                    |         1|
|162   |base_intr_2                    |         1|
|163   |base_intr_concat_1             |         1|
|164   |base_io_switch_2               |         1|
|165   |base_logic_1_2                 |         1|
|166   |base_mb_2                      |         1|
|167   |base_mb_bram_ctrl_2            |         1|
|168   |base_rst_clk_wiz_1_100M_2      |         1|
|169   |base_spi_1                     |         1|
|170   |base_timer_1                   |         1|
|171   |base_dlmb_v10_2                |         1|
|172   |base_ilmb_v10_2                |         1|
|173   |base_lmb_bram_2                |         1|
|174   |base_lmb_bram_if_cntlr_2       |         1|
|175   |base_xbar_5                    |         1|
|176   |base_m00_regslice_3            |         1|
|177   |base_m01_regslice_3            |         1|
|178   |base_m02_regslice_3            |         1|
|179   |base_m03_regslice_3            |         1|
|180   |base_m04_regslice_3            |         1|
|181   |base_m05_regslice_3            |         1|
|182   |base_m06_regslice_3            |         1|
|183   |base_m07_regslice_3            |         1|
|184   |base_m08_regslice_1            |         1|
|185   |base_m09_regslice_1            |         1|
|186   |base_m10_regslice_1            |         1|
|187   |base_m11_regslice_1            |         1|
|188   |base_s00_regslice_3            |         1|
|189   |base_dff_en_reset_vector_0_3   |         1|
|190   |base_intc_3                    |         1|
|191   |base_intr_3                    |         1|
|192   |base_intr_concat_2             |         1|
|193   |base_io_switch_3               |         1|
|194   |base_logic_1_3                 |         1|
|195   |base_mb_3                      |         1|
|196   |base_mb_bram_ctrl_3            |         1|
|197   |base_rpi_gpio_0                |         1|
|198   |base_rst_clk_wiz_1_100M_3      |         1|
|199   |base_uartlite_1                |         1|
|200   |base_iic_0_0                   |         1|
|201   |base_iic_1_0                   |         1|
|202   |base_dlmb_v10_3                |         1|
|203   |base_ilmb_v10_3                |         1|
|204   |base_lmb_bram_3                |         1|
|205   |base_lmb_bram_if_cntlr_3       |         1|
|206   |base_spi_0_0                   |         1|
|207   |base_spi_1_0                   |         1|
|208   |base_mb4_timer_pwm_0           |         1|
|209   |base_mb4_timers_interrupt_0    |         1|
|210   |base_timer_0_1                 |         1|
|211   |base_timer_1_1                 |         1|
|212   |base_axi_dma_0_0               |         1|
|213   |base_axis_data_fifo_0_0        |         1|
|214   |base_constant_tkeep_tstrb_0    |         1|
|215   |base_trace_cntrl_64_0_0        |         1|
|216   |base_axi_dma_0_1               |         1|
|217   |base_axis_data_fifo_0_1        |         1|
|218   |base_constant_tkeep_tstrb_1    |         1|
|219   |base_trace_cntrl_32_0_0        |         1|
|220   |base_xbar_9                    |         1|
|221   |base_m00_regslice_6            |         1|
|222   |base_auto_cc_0                 |         1|
|223   |base_m01_regslice_6            |         1|
|224   |base_auto_cc_1                 |         1|
|225   |base_m02_regslice_6            |         1|
|226   |base_m03_regslice_6            |         1|
|227   |base_m04_regslice_5            |         1|
|228   |base_m05_regslice_5            |         1|
|229   |base_auto_cc_2                 |         1|
|230   |base_m06_regslice_5            |         1|
|231   |base_auto_cc_3                 |         1|
|232   |base_m07_regslice_5            |         1|
|233   |base_m08_regslice_2            |         1|
|234   |base_m09_regslice_2            |         1|
|235   |base_auto_pc_11                |         1|
|236   |base_s00_regslice_6            |         1|
|237   |base_xbar_10                   |         1|
|238   |base_auto_pc_12                |         1|
|239   |base_auto_us_1                 |         1|
|240   |base_axi_vdma_0                |         1|
|241   |base_proc_sys_reset_pixelclk_0 |         1|
|242   |base_xlconcat_0_0              |         1|
|243   |base_axis_register_slice_0_0   |         1|
|244   |base_color_convert_0           |         1|
|245   |base_pixel_pack_0              |         1|
|246   |base_axi_gpio_hdmiin_0         |         1|
|247   |base_color_swap_0_0            |         1|
|248   |base_dvi2rgb_0_0               |         1|
|249   |base_v_vid_in_axi4s_0_0        |         1|
|250   |base_vtc_in_0                  |         1|
|251   |base_axis_register_slice_0_1   |         1|
|252   |base_color_convert_1           |         1|
|253   |base_pixel_unpack_0            |         1|
|254   |base_axi_dynclk_0              |         1|
|255   |base_color_swap_0_1            |         1|
|256   |base_hdmi_out_hpd_video_0      |         1|
|257   |base_rgb2dvi_0_0               |         1|
|258   |base_v_axi4s_vid_out_0_0       |         1|
|259   |base_vtc_out_0                 |         1|
|260   |base_collector_pmoda_rpi_0     |         1|
|261   |base_collector_rpi_27_8_0      |         1|
|262   |base_distributor_pmoda_0       |         1|
|263   |base_distributor_rpi_0         |         1|
|264   |base_pmoda_rpi_o_sel_0         |         1|
|265   |base_pmoda_rpi_t_sel_0         |         1|
|266   |base_rpi_i_27_0_0              |         1|
|267   |base_rpi_o_27_8_0              |         1|
|268   |base_rpi_t_27_8_0              |         1|
|269   |base_pmoda_rpi_1_0_0           |         1|
|270   |base_pmoda_rpi_3_2_0           |         1|
|271   |base_pmoda_rpi_5_4_0           |         1|
|272   |base_pmoda_rpi_7_6_0           |         1|
|273   |base_rpi2pmoda_0               |         1|
|274   |base_rpi2pmoda_1               |         1|
|275   |base_rpi_1_0_0                 |         1|
|276   |base_rpi_3_2_0                 |         1|
|277   |base_rpi_5_4_0                 |         1|
|278   |base_rpi_7_6_0                 |         1|
|279   |base_rpi2pmoda_2               |         1|
|280   |base_rpi_1_0_1                 |         1|
|281   |base_rpi_3_2_1                 |         1|
|282   |base_rpi_5_4_1                 |         1|
|283   |base_rpi_7_6_1                 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |base_arduino_gpio_0_bbox_12             |     1|
|2     |base_audio_codec_ctrl_0_0_bbox_0        |     1|
|3     |base_auto_cc_0_bbox_219                 |     1|
|4     |base_auto_cc_1_bbox_221                 |     1|
|5     |base_auto_cc_2_bbox_226                 |     1|
|6     |base_auto_cc_3_bbox_228                 |     1|
|7     |base_auto_pc_0_bbox_1                   |     1|
|8     |base_auto_pc_10_bbox_200                |     1|
|9     |base_auto_pc_11_bbox_232                |     1|
|10    |base_auto_pc_12_bbox_235                |     1|
|11    |base_auto_pc_1_bbox_3                   |     1|
|12    |base_auto_pc_2_bbox_175                 |     1|
|13    |base_auto_pc_3_bbox_178                 |     1|
|14    |base_auto_pc_4_bbox_180                 |     1|
|15    |base_auto_pc_5_bbox_182                 |     1|
|16    |base_auto_pc_6_bbox_184                 |     1|
|17    |base_auto_pc_7_bbox_187                 |     1|
|18    |base_auto_pc_8_bbox_189                 |     1|
|19    |base_auto_pc_9_bbox_191                 |     1|
|20    |base_auto_us_0_bbox_4                   |     1|
|21    |base_auto_us_1_bbox_236                 |     1|
|22    |base_axi_dma_0_0_bbox_209               |     1|
|23    |base_axi_dma_0_1_bbox_213               |     1|
|24    |base_axi_dynclk_0_bbox_249              |     1|
|25    |base_axi_gpio_hdmiin_0_bbox_241         |     1|
|26    |base_axi_vdma_0_bbox_238                |     1|
|27    |base_axis_data_fifo_0_0_bbox_210        |     1|
|28    |base_axis_data_fifo_0_1_bbox_214        |     1|
|29    |base_axis_register_slice_0_0_bbox_239   |     1|
|30    |base_axis_register_slice_0_1_bbox_247   |     1|
|31    |base_btns_gpio_0_bbox_6                 |     1|
|32    |base_clk_wiz_10MHz_0_bbox_7             |     1|
|33    |base_collector_pmoda_rpi_0_bbox_258     |     1|
|34    |base_collector_rpi_27_8_0_bbox_259      |     1|
|35    |base_color_convert_0_bbox_240           |     1|
|36    |base_color_convert_1_bbox_248           |     1|
|37    |base_color_swap_0_0_bbox_242            |     1|
|38    |base_color_swap_0_1_bbox_250            |     1|
|39    |base_concat_interrupts_0_bbox_8         |     1|
|40    |base_concat_pmodb_0_bbox_9              |     1|
|41    |base_concat_rp_0_bbox_10                |     1|
|42    |base_constant_8bit_0_0_bbox_11          |     1|
|43    |base_constant_tkeep_tstrb_0_bbox_211    |     1|
|44    |base_constant_tkeep_tstrb_1_bbox_215    |     1|
|45    |base_dff_en_reset_vector_0_0_bbox_13    |     1|
|46    |base_dff_en_reset_vector_0_1_bbox_71    |     1|
|47    |base_dff_en_reset_vector_0_2_bbox_98    |     1|
|48    |base_dff_en_reset_vector_0_3_bbox_125   |     1|
|49    |base_distributor_pmoda_0_bbox_260       |     1|
|50    |base_distributor_rpi_0_bbox_261         |     1|
|51    |base_dlmb_v10_0_bbox_19                 |     1|
|52    |base_dlmb_v10_1_bbox_78                 |     1|
|53    |base_dlmb_v10_2_bbox_105                |     1|
|54    |base_dlmb_v10_3_bbox_132                |     1|
|55    |base_dvi2rgb_0_0_bbox_243               |     1|
|56    |base_gpio_0_bbox_72                     |     1|
|57    |base_gpio_1_bbox_99                     |     1|
|58    |base_hdmi_out_hpd_video_0_bbox_251      |     1|
|59    |base_iic_0_0_bbox_126                   |     1|
|60    |base_iic_0_bbox_73                      |     1|
|61    |base_iic_1_0_bbox_127                   |     1|
|62    |base_iic_1_bbox_100                     |     1|
|63    |base_iic_direct_0_bbox_14               |     1|
|64    |base_ilmb_v10_0_bbox_20                 |     1|
|65    |base_ilmb_v10_1_bbox_79                 |     1|
|66    |base_ilmb_v10_2_bbox_106                |     1|
|67    |base_ilmb_v10_3_bbox_133                |     1|
|68    |base_intc_0_bbox_15                     |     1|
|69    |base_intc_1_bbox_74                     |     1|
|70    |base_intc_2_bbox_101                    |     1|
|71    |base_intc_3_bbox_128                    |     1|
|72    |base_interrupt_concat_0_bbox_16         |     1|
|73    |base_intr_0_bbox_17                     |     1|
|74    |base_intr_1_bbox_75                     |     1|
|75    |base_intr_2_bbox_102                    |     1|
|76    |base_intr_3_bbox_129                    |     1|
|77    |base_intr_concat_0_bbox_76              |     1|
|78    |base_intr_concat_1_bbox_103             |     1|
|79    |base_intr_concat_2_bbox_130             |     1|
|80    |base_io_switch_0_bbox_18                |     1|
|81    |base_io_switch_1_bbox_77                |     1|
|82    |base_io_switch_2_bbox_104               |     1|
|83    |base_io_switch_3_bbox_131               |     1|
|84    |base_iop_interrupts_0_bbox_70           |     1|
|85    |base_leds_gpio_0_bbox_162               |     1|
|86    |base_lmb_bram_0_bbox_21                 |     1|
|87    |base_lmb_bram_1_bbox_80                 |     1|
|88    |base_lmb_bram_2_bbox_107                |     1|
|89    |base_lmb_bram_3_bbox_134                |     1|
|90    |base_lmb_bram_if_cntlr_0_bbox_22        |     1|
|91    |base_lmb_bram_if_cntlr_1_bbox_81        |     1|
|92    |base_lmb_bram_if_cntlr_2_bbox_108       |     1|
|93    |base_lmb_bram_if_cntlr_3_bbox_135       |     1|
|94    |base_logic_1_0_bbox_23                  |     1|
|95    |base_logic_1_1_bbox_82                  |     1|
|96    |base_logic_1_2_bbox_109                 |     1|
|97    |base_logic_1_3_bbox_136                 |     1|
|98    |base_logic_1_4_bbox_163                 |     1|
|99    |base_m00_regslice_0_bbox_26             |     1|
|100   |base_m00_regslice_1_bbox_85             |     1|
|101   |base_m00_regslice_2_bbox_112            |     1|
|102   |base_m00_regslice_3_bbox_139            |     1|
|103   |base_m00_regslice_4_bbox_176            |     1|
|104   |base_m00_regslice_5_bbox_194            |     1|
|105   |base_m00_regslice_6_bbox_218            |     1|
|106   |base_m01_regslice_0_bbox_27             |     1|
|107   |base_m01_regslice_1_bbox_86             |     1|
|108   |base_m01_regslice_2_bbox_113            |     1|
|109   |base_m01_regslice_3_bbox_140            |     1|
|110   |base_m01_regslice_4_bbox_177            |     1|
|111   |base_m01_regslice_5_bbox_195            |     1|
|112   |base_m01_regslice_6_bbox_220            |     1|
|113   |base_m02_regslice_0_bbox_28             |     1|
|114   |base_m02_regslice_1_bbox_87             |     1|
|115   |base_m02_regslice_2_bbox_114            |     1|
|116   |base_m02_regslice_3_bbox_141            |     1|
|117   |base_m02_regslice_4_bbox_179            |     1|
|118   |base_m02_regslice_5_bbox_196            |     1|
|119   |base_m02_regslice_6_bbox_222            |     1|
|120   |base_m03_regslice_0_bbox_29             |     1|
|121   |base_m03_regslice_1_bbox_88             |     1|
|122   |base_m03_regslice_2_bbox_115            |     1|
|123   |base_m03_regslice_3_bbox_142            |     1|
|124   |base_m03_regslice_4_bbox_181            |     1|
|125   |base_m03_regslice_5_bbox_197            |     1|
|126   |base_m03_regslice_6_bbox_223            |     1|
|127   |base_m04_regslice_0_bbox_30             |     1|
|128   |base_m04_regslice_1_bbox_89             |     1|
|129   |base_m04_regslice_2_bbox_116            |     1|
|130   |base_m04_regslice_3_bbox_143            |     1|
|131   |base_m04_regslice_4_bbox_183            |     1|
|132   |base_m04_regslice_5_bbox_224            |     1|
|133   |base_m05_regslice_0_bbox_31             |     1|
|134   |base_m05_regslice_1_bbox_90             |     1|
|135   |base_m05_regslice_2_bbox_117            |     1|
|136   |base_m05_regslice_3_bbox_144            |     1|
|137   |base_m05_regslice_4_bbox_185            |     1|
|138   |base_m05_regslice_5_bbox_225            |     1|
|139   |base_m06_regslice_0_bbox_32             |     1|
|140   |base_m06_regslice_1_bbox_91             |     1|
|141   |base_m06_regslice_2_bbox_118            |     1|
|142   |base_m06_regslice_3_bbox_145            |     1|
|143   |base_m06_regslice_4_bbox_186            |     1|
|144   |base_m06_regslice_5_bbox_227            |     1|
|145   |base_m07_regslice_0_bbox_33             |     1|
|146   |base_m07_regslice_1_bbox_92             |     1|
|147   |base_m07_regslice_2_bbox_119            |     1|
|148   |base_m07_regslice_3_bbox_146            |     1|
|149   |base_m07_regslice_4_bbox_188            |     1|
|150   |base_m07_regslice_5_bbox_229            |     1|
|151   |base_m08_regslice_0_bbox_34             |     1|
|152   |base_m08_regslice_1_bbox_147            |     1|
|153   |base_m08_regslice_2_bbox_230            |     1|
|154   |base_m08_regslice_3_bbox_190            |     1|
|155   |base_m09_regslice_0_bbox_35             |     1|
|156   |base_m09_regslice_1_bbox_148            |     1|
|157   |base_m09_regslice_2_bbox_231            |     1|
|158   |base_m10_regslice_0_bbox_36             |     1|
|159   |base_m10_regslice_1_bbox_149            |     1|
|160   |base_m11_regslice_0_bbox_37             |     1|
|161   |base_m11_regslice_1_bbox_150            |     1|
|162   |base_m12_regslice_0_bbox_38             |     1|
|163   |base_m13_regslice_0_bbox_39             |     1|
|164   |base_m14_regslice_0_bbox_40             |     1|
|165   |base_m15_regslice_0_bbox_41             |     1|
|166   |base_m16_regslice_0_bbox_42             |     1|
|167   |base_mb3_timer_capture_0_0_bbox_51      |     1|
|168   |base_mb3_timer_capture_1_0_bbox_52      |     1|
|169   |base_mb3_timer_capture_2_0_bbox_53      |     1|
|170   |base_mb3_timer_capture_3_0_bbox_54      |     1|
|171   |base_mb3_timer_capture_4_0_bbox_55      |     1|
|172   |base_mb3_timer_capture_5_0_bbox_56      |     1|
|173   |base_mb3_timer_capture_6_0_bbox_57      |     1|
|174   |base_mb3_timer_capture_7_0_bbox_58      |     1|
|175   |base_mb3_timer_generate_0_bbox_59       |     1|
|176   |base_mb3_timer_pwm_0_bbox_60            |     1|
|177   |base_mb3_timers_interrupt_0_bbox_61     |     1|
|178   |base_mb4_timer_pwm_0_bbox_157           |     1|
|179   |base_mb4_timers_interrupt_0_bbox_158    |     1|
|180   |base_mb_0_bbox_24                       |     1|
|181   |base_mb_1_bbox_83                       |     1|
|182   |base_mb_2_bbox_110                      |     1|
|183   |base_mb_3_bbox_137                      |     1|
|184   |base_mb_bram_ctrl_0_bbox_25             |     1|
|185   |base_mb_bram_ctrl_1_bbox_84             |     1|
|186   |base_mb_bram_ctrl_2_bbox_111            |     1|
|187   |base_mb_bram_ctrl_3_bbox_138            |     1|
|188   |base_mb_iop_arduino_intr_ack_0_bbox_164 |     1|
|189   |base_mb_iop_arduino_reset_0_bbox_165    |     1|
|190   |base_mb_iop_pmoda_intr_ack_0_bbox_166   |     1|
|191   |base_mb_iop_pmoda_reset_0_bbox_167      |     1|
|192   |base_mb_iop_pmodb_intr_ack_0_bbox_168   |     1|
|193   |base_mb_iop_pmodb_reset_0_bbox_169      |     1|
|194   |base_mb_iop_rpi_intr_ack_0_bbox_170     |     1|
|195   |base_mb_iop_rpi_reset_0_bbox_171        |     1|
|196   |base_mdm_1_0_bbox_172                   |     1|
|197   |base_pixel_pack_0_bbox_246              |     1|
|198   |base_pixel_unpack_0_bbox_255            |     1|
|199   |base_pmoda_rp_pin_sel_0_bbox_173        |     1|
|200   |base_pmoda_rpi_1_0_0_bbox_265           |     1|
|201   |base_pmoda_rpi_3_2_0_bbox_266           |     1|
|202   |base_pmoda_rpi_5_4_0_bbox_267           |     1|
|203   |base_pmoda_rpi_7_6_0_bbox_268           |     1|
|204   |base_pmoda_rpi_o_sel_0_bbox_262         |     1|
|205   |base_pmoda_rpi_t_sel_0_bbox_263         |     1|
|206   |base_proc_sys_reset_pixelclk_0_bbox_256 |     1|
|207   |base_ps7_0_0_bbox_174                   |     1|
|208   |base_rgb2dvi_0_0_bbox_252               |     1|
|209   |base_rgbleds_gpio_0_bbox_202            |     1|
|210   |base_rpi2pmoda_0_bbox_269               |     1|
|211   |base_rpi2pmoda_1_bbox_271               |     1|
|212   |base_rpi2pmoda_2_bbox_277               |     1|
|213   |base_rpi_1_0_0_bbox_272                 |     1|
|214   |base_rpi_1_0_1_bbox_278                 |     1|
|215   |base_rpi_3_2_0_bbox_273                 |     1|
|216   |base_rpi_3_2_1_bbox_279                 |     1|
|217   |base_rpi_5_4_0_bbox_274                 |     1|
|218   |base_rpi_5_4_1_bbox_280                 |     1|
|219   |base_rpi_7_6_0_bbox_275                 |     1|
|220   |base_rpi_7_6_1_bbox_281                 |     1|
|221   |base_rpi_gpio_0_bbox_153                |     1|
|222   |base_rpi_i_27_0_0_bbox_264              |     1|
|223   |base_rpi_o_27_8_0_bbox_270              |     1|
|224   |base_rpi_t_27_8_0_bbox_276              |     1|
|225   |base_rst_clk_wiz_1_100M_0_bbox_48       |     1|
|226   |base_rst_clk_wiz_1_100M_1_bbox_95       |     1|
|227   |base_rst_clk_wiz_1_100M_2_bbox_122      |     1|
|228   |base_rst_clk_wiz_1_100M_3_bbox_154      |     1|
|229   |base_rst_ps7_0_fclk0_0_bbox_203         |     1|
|230   |base_rst_ps7_0_fclk1_0_bbox_204         |     1|
|231   |base_rst_ps7_0_fclk3_0_bbox_205         |     1|
|232   |base_s00_regslice_0_bbox_43             |     1|
|233   |base_s00_regslice_1_bbox_93             |     1|
|234   |base_s00_regslice_2_bbox_120            |     1|
|235   |base_s00_regslice_3_bbox_151            |     1|
|236   |base_s00_regslice_4_bbox_192            |     1|
|237   |base_s00_regslice_5_bbox_198            |     1|
|238   |base_s00_regslice_6_bbox_233            |     1|
|239   |base_slice_pmodb_gpio_0_bbox_206        |     1|
|240   |base_spi_0_0_bbox_155                   |     1|
|241   |base_spi_0_bbox_96                      |     1|
|242   |base_spi_1_0_bbox_156                   |     1|
|243   |base_spi_1_bbox_123                     |     1|
|244   |base_spi_direct_0_bbox_49               |     1|
|245   |base_spi_shared_0_bbox_50               |     1|
|246   |base_switches_gpio_0_bbox_207           |     1|
|247   |base_system_interrupts_0_bbox_208       |     1|
|248   |base_tier2_xbar_0_0_bbox_44             |     1|
|249   |base_tier2_xbar_1_0_bbox_45             |     1|
|250   |base_tier2_xbar_2_0_bbox_46             |     1|
|251   |base_timer_0_0_bbox_62                  |     1|
|252   |base_timer_0_1_bbox_159                 |     1|
|253   |base_timer_0_bbox_97                    |     1|
|254   |base_timer_1_0_bbox_63                  |     1|
|255   |base_timer_1_1_bbox_160                 |     1|
|256   |base_timer_1_bbox_124                   |     1|
|257   |base_timer_2_0_bbox_64                  |     1|
|258   |base_timer_3_0_bbox_65                  |     1|
|259   |base_timer_4_0_bbox_66                  |     1|
|260   |base_timer_5_0_bbox_67                  |     1|
|261   |base_trace_cntrl_32_0_0_bbox_216        |     1|
|262   |base_trace_cntrl_64_0_0_bbox_212        |     1|
|263   |base_uartlite_0_bbox_68                 |     1|
|264   |base_uartlite_1_bbox_161                |     1|
|265   |base_uniform_0_0_bbox_217               |     1|
|266   |base_v_axi4s_vid_out_0_0_bbox_253       |     1|
|267   |base_v_vid_in_axi4s_0_0_bbox_244        |     1|
|268   |base_vtc_in_0_bbox_245                  |     1|
|269   |base_vtc_out_0_bbox_254                 |     1|
|270   |base_xadc_0_bbox_69                     |     1|
|271   |base_xbar_0_bbox_2                      |     1|
|272   |base_xbar_10_bbox_237                   |     1|
|273   |base_xbar_1_bbox_5                      |     1|
|274   |base_xbar_2_bbox_47                     |     1|
|275   |base_xbar_3_bbox_94                     |     1|
|276   |base_xbar_4_bbox_121                    |     1|
|277   |base_xbar_5_bbox_152                    |     1|
|278   |base_xbar_6_bbox_193                    |     1|
|279   |base_xbar_7_bbox_199                    |     1|
|280   |base_xbar_8_bbox_201                    |     1|
|281   |base_xbar_9_bbox_234                    |     1|
|282   |base_xlconcat_0_0_bbox_257              |     1|
|283   |base_xlconcat_0_1_bbox_282              |     1|
|284   |IBUF                                    |    21|
|285   |IOBUF                                   |    66|
|286   |OBUF                                    |    18|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      | 32390|
|2     |  base_i                      |base                                  | 32285|
|3     |    axi_interconnect_0        |base_axi_interconnect_0_0             |   466|
|4     |      m00_couplers            |m00_couplers_imp_1QJ9JNT              |   191|
|5     |    axi_mem_intercon          |base_axi_mem_intercon_0               |   761|
|6     |      m00_couplers            |m00_couplers_imp_1UXCXRT              |   265|
|7     |      s00_couplers            |s00_couplers_imp_FF1AKS               |   142|
|8     |    ps7_0_axi_periph          |base_ps7_0_axi_periph_0               |  4791|
|9     |      m00_couplers            |m00_couplers_imp_DE2YVW               |   283|
|10    |      m01_couplers            |m01_couplers_imp_1C31QAY              |   254|
|11    |      m02_couplers            |m02_couplers_imp_1M1FQ9D              |   283|
|12    |      m03_couplers            |m03_couplers_imp_L4H1ON               |   329|
|13    |      m04_couplers            |m04_couplers_imp_BMW16V               |   283|
|14    |      m05_couplers            |m05_couplers_imp_1E6Q06P              |   283|
|15    |      m06_couplers            |m06_couplers_imp_1JMSMUI              |   254|
|16    |      m07_couplers            |m07_couplers_imp_NQLRRW               |   283|
|17    |      m08_couplers            |m08_couplers_imp_UZHGQ                |   275|
|18    |      s00_couplers            |s00_couplers_imp_1WI8JL5              |   506|
|19    |    ps7_0_axi_periph1         |base_ps7_0_axi_periph1_0              |  1960|
|20    |      m00_couplers            |m00_couplers_imp_7VXYTM               |   222|
|21    |      m01_couplers            |m01_couplers_imp_ZWEDQ4               |   222|
|22    |      m02_couplers            |m02_couplers_imp_1Y7ASDJ              |   222|
|23    |      m03_couplers            |m03_couplers_imp_QNDXZL               |   222|
|24    |      s00_couplers            |s00_couplers_imp_1OPDNLR              |   254|
|25    |    ps7_0_axi_periph_1        |base_ps7_0_axi_periph_1_0             |   662|
|26    |      s00_couplers            |s00_couplers_imp_GS28VM               |   177|
|27    |    iop_arduino               |iop_arduino_imp_HQH550                |  5963|
|28    |      microblaze_0_axi_periph |base_microblaze_0_axi_periph_0        |  4362|
|29    |        m00_couplers          |m00_couplers_imp_83OWNR               |   102|
|30    |        m01_couplers          |m01_couplers_imp_ZKWTUP               |   106|
|31    |        m02_couplers          |m02_couplers_imp_1Y0SZJU              |   100|
|32    |        m03_couplers          |m03_couplers_imp_R04NF0               |   106|
|33    |        m04_couplers          |m04_couplers_imp_1A5ZKC               |   106|
|34    |        m05_couplers          |m05_couplers_imp_16LXAGQ              |   106|
|35    |        m06_couplers          |m06_couplers_imp_1RSUW2P              |   102|
|36    |        m07_couplers          |m07_couplers_imp_XKK68N               |   152|
|37    |        m08_couplers          |m08_couplers_imp_CVN3HD               |    96|
|38    |        m09_couplers          |m09_couplers_imp_1DRXJPZ              |    98|
|39    |        m10_couplers          |m10_couplers_imp_19PYWFZ              |    98|
|40    |        m11_couplers          |m11_couplers_imp_G15421               |    98|
|41    |        m12_couplers          |m12_couplers_imp_JBQ1HU               |    98|
|42    |        m13_couplers          |m13_couplers_imp_1O461D0              |    98|
|43    |        m14_couplers          |m14_couplers_imp_1GJT0H0              |   152|
|44    |        m15_couplers          |m15_couplers_imp_8ZTDCI               |   110|
|45    |        m16_couplers          |m16_couplers_imp_PJCXZD               |    98|
|46    |        s00_couplers          |s00_couplers_imp_1OXEFDU              |   152|
|47    |      lmb                     |lmb_imp_1LYQ59K                       |   425|
|48    |      spi_subsystem           |spi_subsystem_imp_O4QPRN              |   100|
|49    |      timers_subsystem        |timers_subsystem_imp_1NTZ26T          |   298|
|50    |    iop_pmoda                 |iop_pmoda_imp_HNMICV                  |  3086|
|51    |      microblaze_0_axi_periph |base_microblaze_0_axi_periph_1        |  1957|
|52    |        m00_couplers          |m00_couplers_imp_GHMSZ5               |   102|
|53    |        m01_couplers          |m01_couplers_imp_1A5XYYV              |   106|
|54    |        m02_couplers          |m02_couplers_imp_1OHKRKS              |   100|
|55    |        m03_couplers          |m03_couplers_imp_JPSAGA               |   106|
|56    |        m04_couplers          |m04_couplers_imp_9N7L7U               |    98|
|57    |        m05_couplers          |m05_couplers_imp_1H7URTO              |   106|
|58    |        m06_couplers          |m06_couplers_imp_1IAIZK7              |   106|
|59    |        m07_couplers          |m07_couplers_imp_Q9BJE9               |   152|
|60    |        s00_couplers          |s00_couplers_imp_1YF3OCK              |   152|
|61    |      lmb                     |lmb_imp_166ANAQ                       |   425|
|62    |    iop_pmodb                 |iop_pmodb_imp_XAQ8JJ                  |  3086|
|63    |      microblaze_0_axi_periph |base_microblaze_0_axi_periph_2        |  1957|
|64    |        m00_couplers          |m00_couplers_imp_XB39E                |   102|
|65    |        m01_couplers          |m01_couplers_imp_17XQNN8              |   106|
|66    |        m02_couplers          |m02_couplers_imp_1QRRNJJ              |   100|
|67    |        m03_couplers          |m03_couplers_imp_ZAM74P               |   106|
|68    |        m04_couplers          |m04_couplers_imp_7HFFIX               |    98|
|69    |        m05_couplers          |m05_couplers_imp_11Q3TWV              |   106|
|70    |        m06_couplers          |m06_couplers_imp_1XT3HTG              |   106|
|71    |        m07_couplers          |m07_couplers_imp_SGS5TU               |   152|
|72    |        s00_couplers          |s00_couplers_imp_1IX5QIF              |   152|
|73    |      lmb                     |lmb_imp_18TPDPZ                       |   425|
|74    |    iop_rpi                   |iop_rpi_imp_RNFCEZ                    |  4233|
|75    |      microblaze_0_axi_periph |base_microblaze_0_axi_periph_3        |  2803|
|76    |        m00_couplers          |m00_couplers_imp_W3M98E               |   102|
|77    |        m01_couplers          |m01_couplers_imp_1U8RG3S              |   106|
|78    |        m02_couplers          |m02_couplers_imp_14R3D03              |   100|
|79    |        m03_couplers          |m03_couplers_imp_4DY8YT               |   106|
|80    |        m04_couplers          |m04_couplers_imp_TFYOMD               |   106|
|81    |        m05_couplers          |m05_couplers_imp_1WJXGLV              |   106|
|82    |        m06_couplers          |m06_couplers_imp_12OXPQG              |   102|
|83    |        m07_couplers          |m07_couplers_imp_68M1OE               |   106|
|84    |        m08_couplers          |m08_couplers_imp_I0C3K8               |    96|
|85    |        m09_couplers          |m09_couplers_imp_1PKJTKU              |    98|
|86    |        m10_couplers          |m10_couplers_imp_1K4N5QU              |    98|
|87    |        m11_couplers          |m11_couplers_imp_O7PLSW               |   152|
|88    |        s00_couplers          |s00_couplers_imp_1E8RXMZ              |   152|
|89    |      iic_subsystem           |iic_subsystem_imp_W90RK2              |    94|
|90    |      lmb                     |lmb_imp_5ZZM1E                        |   425|
|91    |      spi_subsystem           |spi_subsystem_imp_3MP9TC              |   101|
|92    |      timers_subsystem        |timers_subsystem_imp_1YNJCLD          |    94|
|93    |    trace_analyzer_pi         |trace_analyzer_pi_imp_1J3RDWS         |   522|
|94    |    trace_analyzer_pmodb      |trace_analyzer_pmodb_imp_1C8RRO3      |   402|
|95    |    video                     |video_imp_1KRFORE                     |  4807|
|96    |      axi_interconnect_0      |base_axi_interconnect_0_1             |  3010|
|97    |        m00_couplers          |m00_couplers_imp_1FYRJNX              |   106|
|98    |        m01_couplers          |m01_couplers_imp_AMBB5N               |   196|
|99    |        m02_couplers          |m02_couplers_imp_P0IUHS               |   204|
|100   |        m03_couplers          |m03_couplers_imp_1J9C68M              |    98|
|101   |        m04_couplers          |m04_couplers_imp_19743FA              |   106|
|102   |        m05_couplers          |m05_couplers_imp_HQG6QO               |   106|
|103   |        m06_couplers          |m06_couplers_imp_IQPA7V               |   204|
|104   |        m07_couplers          |m07_couplers_imp_1PQNA19              |   196|
|105   |        m08_couplers          |m08_couplers_imp_11R48SB              |   106|
|106   |        m09_couplers          |m09_couplers_imp_5UZHFX               |   106|
|107   |        s00_couplers          |s00_couplers_imp_YXTABC               |   431|
|108   |      axi_mem_intercon        |base_axi_mem_intercon_1               |   719|
|109   |        m00_couplers          |m00_couplers_imp_1UNZW92              |   265|
|110   |        s01_couplers          |s01_couplers_imp_1BPETZ9              |   100|
|111   |      hdmi_in                 |hdmi_in_imp_1J5I8O                    |   387|
|112   |        frontend              |frontend_imp_13KUJBY                  |   213|
|113   |      hdmi_out                |hdmi_out_imp_1RSCXJD                  |   403|
|114   |        frontend              |frontend_imp_1JYZ9V6                  |   237|
|115   |    wire_distribution_network |wire_distribution_network_imp_1AE1J8P |   324|
|116   |      rpi_i_reorder_7_0       |rpi_i_reorder_7_0_imp_NLGZSK          |    16|
|117   |      rpi_o_reorder_7_0       |rpi_o_reorder_7_0_imp_1V7R9RW         |    16|
|118   |      rpi_t_reorder_7_0       |rpi_t_reorder_7_0_imp_MG01NF          |    16|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.801 ; gain = 723.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1168.801 ; gain = 309.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1168.801 ; gain = 723.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 66 instances

INFO: [Common 17-83] Releasing license: Synthesis
694 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1168.801 ; gain = 736.039
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lpb16134/PYNQ-2.3/boards/Pynq-Z2/base/base/base.runs/synth_1/base_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_synth.rpt -pb base_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1168.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 15 15:51:35 2019...
