
SENSORS_V6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d1c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002dc  08006eac  08006eac  00016eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007188  08007188  00017188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007190  08007190  00017190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007194  08007194  00017194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001fc  20000000  08007198  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004494  200001fc  08007394  000201fc  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  20004690  08007394  00024690  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   000256d1  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004789  00000000  00000000  000458fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00013175  00000000  00000000  0004a086  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000012e0  00000000  00000000  0005d200  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001c38  00000000  00000000  0005e4e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000bcee  00000000  00000000  00060118  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006db7  00000000  00000000  0006be06  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00072bbd  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003e24  00000000  00000000  00072c3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006e94 	.word	0x08006e94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	08006e94 	.word	0x08006e94

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000590:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000592:	4b0a      	ldr	r3, [pc, #40]	; (80005bc <HAL_InitTick+0x2c>)
{
 8000594:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000596:	6818      	ldr	r0, [r3, #0]
 8000598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059c:	fbb0 f0f3 	udiv	r0, r0, r3
 80005a0:	f000 fd60 	bl	8001064 <HAL_SYSTICK_Config>
 80005a4:	4604      	mov	r4, r0
 80005a6:	b938      	cbnz	r0, 80005b8 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80005a8:	4602      	mov	r2, r0
 80005aa:	4629      	mov	r1, r5
 80005ac:	f04f 30ff 	mov.w	r0, #4294967295
 80005b0:	f000 fd18 	bl	8000fe4 <HAL_NVIC_SetPriority>
 80005b4:	4620      	mov	r0, r4
 80005b6:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 80005b8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80005ba:	bd38      	pop	{r3, r4, r5, pc}
 80005bc:	20000028 	.word	0x20000028

080005c0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005c0:	4a09      	ldr	r2, [pc, #36]	; (80005e8 <HAL_Init+0x28>)
 80005c2:	6813      	ldr	r3, [r2, #0]
 80005c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 80005c8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ca:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005cc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ce:	f000 fcf7 	bl	8000fc0 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005d2:	2000      	movs	r0, #0
 80005d4:	f7ff ffdc 	bl	8000590 <HAL_InitTick>
 80005d8:	4604      	mov	r4, r0
 80005da:	b918      	cbnz	r0, 80005e4 <HAL_Init+0x24>
    HAL_MspInit();
 80005dc:	f005 fdc4 	bl	8006168 <HAL_MspInit>
}
 80005e0:	4620      	mov	r0, r4
 80005e2:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005e4:	2401      	movs	r4, #1
 80005e6:	e7fb      	b.n	80005e0 <HAL_Init+0x20>
 80005e8:	40022000 	.word	0x40022000

080005ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005ec:	4a02      	ldr	r2, [pc, #8]	; (80005f8 <HAL_IncTick+0xc>)
 80005ee:	6813      	ldr	r3, [r2, #0]
 80005f0:	3301      	adds	r3, #1
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	20000258 	.word	0x20000258

080005fc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005fc:	4b01      	ldr	r3, [pc, #4]	; (8000604 <HAL_GetTick+0x8>)
 80005fe:	6818      	ldr	r0, [r3, #0]
}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	20000258 	.word	0x20000258

08000608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000608:	b538      	push	{r3, r4, r5, lr}
 800060a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800060c:	f7ff fff6 	bl	80005fc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000610:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000612:	4605      	mov	r5, r0
  {
    wait++;
 8000614:	bf18      	it	ne
 8000616:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000618:	f7ff fff0 	bl	80005fc <HAL_GetTick>
 800061c:	1b40      	subs	r0, r0, r5
 800061e:	4284      	cmp	r4, r0
 8000620:	d8fa      	bhi.n	8000618 <HAL_Delay+0x10>
  {
  }
}
 8000622:	bd38      	pop	{r3, r4, r5, pc}

08000624 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000624:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000626:	0dcc      	lsrs	r4, r1, #23
 8000628:	f004 0404 	and.w	r4, r4, #4
 800062c:	3014      	adds	r0, #20
  
  MODIFY_REG(*preg,
 800062e:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000632:	2307      	movs	r3, #7
 8000634:	fa03 f501 	lsl.w	r5, r3, r1
 8000638:	5823      	ldr	r3, [r4, r0]
 800063a:	fa02 f101 	lsl.w	r1, r2, r1
 800063e:	ea23 0305 	bic.w	r3, r3, r5
 8000642:	4319      	orrs	r1, r3
 8000644:	5021      	str	r1, [r4, r0]
 8000646:	bd30      	pop	{r4, r5, pc}

08000648 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000648:	6880      	ldr	r0, [r0, #8]
}
 800064a:	f000 0001 	and.w	r0, r0, #1
 800064e:	4770      	bx	lr

08000650 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000650:	6880      	ldr	r0, [r0, #8]
}
 8000652:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000656:	4770      	bx	lr

08000658 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000658:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800065e:	4604      	mov	r4, r0
 8000660:	2800      	cmp	r0, #0
 8000662:	f000 8085 	beq.w	8000770 <HAL_ADC_Init+0x118>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000666:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000668:	b925      	cbnz	r5, 8000674 <HAL_ADC_Init+0x1c>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800066a:	f004 fc67 	bl	8004f3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800066e:	65a5      	str	r5, [r4, #88]	; 0x58
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000670:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if(LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000674:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000676:	6883      	ldr	r3, [r0, #8]
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	d47b      	bmi.n	8000774 <HAL_ADC_Init+0x11c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800067c:	6883      	ldr	r3, [r0, #8]
 800067e:	00dd      	lsls	r5, r3, #3
 8000680:	d57f      	bpl.n	8000782 <HAL_ADC_Init+0x12a>
 8000682:	6883      	ldr	r3, [r0, #8]
 8000684:	00d9      	lsls	r1, r3, #3
 8000686:	f140 808a 	bpl.w	800079e <HAL_ADC_Init+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800068a:	2100      	movs	r1, #0
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800068c:	f7ff ffe0 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000690:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000692:	f013 0f10 	tst.w	r3, #16
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000696:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000698:	d167      	bne.n	800076a <HAL_ADC_Init+0x112>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800069a:	2800      	cmp	r0, #0
 800069c:	d165      	bne.n	800076a <HAL_ADC_Init+0x112>
    ADC_STATE_CLR_SET(hadc->State,
 800069e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80006a2:	f043 0302 	orr.w	r3, r3, #2
 80006a6:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80006a8:	6820      	ldr	r0, [r4, #0]
 80006aa:	f7ff ffcd 	bl	8000648 <LL_ADC_IsEnabled>
 80006ae:	b998      	cbnz	r0, 80006d8 <HAL_ADC_Init+0x80>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80006b0:	4852      	ldr	r0, [pc, #328]	; (80007fc <HAL_ADC_Init+0x1a4>)
 80006b2:	f7ff ffc9 	bl	8000648 <LL_ADC_IsEnabled>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4851      	ldr	r0, [pc, #324]	; (8000800 <HAL_ADC_Init+0x1a8>)
 80006ba:	f7ff ffc5 	bl	8000648 <LL_ADC_IsEnabled>
 80006be:	4303      	orrs	r3, r0
 80006c0:	4850      	ldr	r0, [pc, #320]	; (8000804 <HAL_ADC_Init+0x1ac>)
 80006c2:	f7ff ffc1 	bl	8000648 <LL_ADC_IsEnabled>
 80006c6:	4303      	orrs	r3, r0
 80006c8:	d106      	bne.n	80006d8 <HAL_ADC_Init+0x80>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80006ca:	4a4f      	ldr	r2, [pc, #316]	; (8000808 <HAL_ADC_Init+0x1b0>)
 80006cc:	6860      	ldr	r0, [r4, #4]
 80006ce:	6893      	ldr	r3, [r2, #8]
 80006d0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80006d4:	4303      	orrs	r3, r0
 80006d6:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80006d8:	68e0      	ldr	r0, [r4, #12]
 80006da:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode)  );
 80006dc:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80006e0:	4303      	orrs	r3, r0
 80006e2:	68a0      	ldr	r0, [r4, #8]
 80006e4:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006e6:	7e60      	ldrb	r0, [r4, #25]
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80006e8:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 80006ea:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80006f2:	bf02      	ittt	eq
 80006f4:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 80006f6:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80006fa:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80006fe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000700:	b122      	cbz	r2, 800070c <HAL_ADC_Init+0xb4>
    {
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8000702:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000704:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8000708:	4302      	orrs	r2, r0
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800070a:	4313      	orrs	r3, r2
                 );
    }
    
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 800070c:	6820      	ldr	r0, [r4, #0]
 800070e:	4a3f      	ldr	r2, [pc, #252]	; (800080c <HAL_ADC_Init+0x1b4>)
 8000710:	68c5      	ldr	r5, [r0, #12]
 8000712:	402a      	ands	r2, r5
 8000714:	4313      	orrs	r3, r2
 8000716:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000718:	f7ff ff9a 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800071c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800071e:	689a      	ldr	r2, [r3, #8]
 8000720:	0712      	lsls	r2, r2, #28
 8000722:	d546      	bpl.n	80007b2 <HAL_ADC_Init+0x15a>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000724:	6922      	ldr	r2, [r4, #16]
 8000726:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000728:	bf05      	ittet	eq
 800072a:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 800072c:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800072e:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000730:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8000734:	bf06      	itte	eq
 8000736:	f020 000f 	biceq.w	r0, r0, #15
 800073a:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800073c:	f022 020f 	bicne.w	r2, r2, #15
 8000740:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000742:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000744:	f023 0303 	bic.w	r3, r3, #3
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800074e:	4608      	mov	r0, r1
 8000750:	b003      	add	sp, #12
 8000752:	bd30      	pop	{r4, r5, pc}
      wait_loop_index--;
 8000754:	9b01      	ldr	r3, [sp, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 800075a:	9b01      	ldr	r3, [sp, #4]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d1f9      	bne.n	8000754 <HAL_ADC_Init+0xfc>
 8000760:	e78f      	b.n	8000682 <HAL_ADC_Init+0x2a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000762:	691a      	ldr	r2, [r3, #16]
 8000764:	f022 0201 	bic.w	r2, r2, #1
 8000768:	e045      	b.n	80007f6 <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800076a:	f043 0310 	orr.w	r3, r3, #16
 800076e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000770:	2101      	movs	r1, #1
 8000772:	e7ec      	b.n	800074e <HAL_ADC_Init+0xf6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000774:	6883      	ldr	r3, [r0, #8]
 8000776:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800077a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800077e:	6083      	str	r3, [r0, #8]
 8000780:	e77c      	b.n	800067c <HAL_ADC_Init+0x24>
  MODIFY_REG(ADCx->CR,
 8000782:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000784:	4a22      	ldr	r2, [pc, #136]	; (8000810 <HAL_ADC_Init+0x1b8>)
 8000786:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800078a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800078e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000792:	6083      	str	r3, [r0, #8]
 8000794:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <HAL_ADC_Init+0x1bc>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	fbb3 f3f2 	udiv	r3, r3, r2
 800079c:	e7dc      	b.n	8000758 <HAL_ADC_Init+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800079e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80007a0:	f043 0310 	orr.w	r3, r3, #16
 80007a4:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80007ae:	2101      	movs	r1, #1
 80007b0:	e76c      	b.n	800068c <HAL_ADC_Init+0x34>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 80007b2:	2800      	cmp	r0, #0
 80007b4:	d1b6      	bne.n	8000724 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007b6:	68d8      	ldr	r0, [r3, #12]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007b8:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80007bc:	7e25      	ldrb	r5, [r4, #24]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007be:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007c0:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                            |
 80007c4:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007c8:	f020 0002 	bic.w	r0, r0, #2
 80007cc:	4302      	orrs	r2, r0
 80007ce:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80007d0:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80007d4:	2a01      	cmp	r2, #1
 80007d6:	d1c4      	bne.n	8000762 <HAL_ADC_Init+0x10a>
        MODIFY_REG(hadc->Instance->CFGR2,
 80007d8:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80007da:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80007dc:	6918      	ldr	r0, [r3, #16]
 80007de:	432a      	orrs	r2, r5
 80007e0:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80007e2:	f042 0201 	orr.w	r2, r2, #1
 80007e6:	432a      	orrs	r2, r5
 80007e8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80007ea:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80007ee:	432a      	orrs	r2, r5
 80007f0:	f020 0004 	bic.w	r0, r0, #4
 80007f4:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80007f6:	611a      	str	r2, [r3, #16]
 80007f8:	e794      	b.n	8000724 <HAL_ADC_Init+0xcc>
 80007fa:	bf00      	nop
 80007fc:	50040000 	.word	0x50040000
 8000800:	50040100 	.word	0x50040100
 8000804:	50040200 	.word	0x50040200
 8000808:	50040300 	.word	0x50040300
 800080c:	fff0c007 	.word	0xfff0c007
 8000810:	00030d40 	.word	0x00030d40
 8000814:	20000028 	.word	0x20000028

08000818 <HAL_ADC_ConvCpltCallback>:
 8000818:	4770      	bx	lr

0800081a <HAL_ADC_ConvHalfCpltCallback>:
 800081a:	4770      	bx	lr

0800081c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800081c:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800081e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8000820:	f7ff fffb 	bl	800081a <HAL_ADC_ConvHalfCpltCallback>
 8000824:	bd08      	pop	{r3, pc}

08000826 <HAL_ADC_ErrorCallback>:
{
 8000826:	4770      	bx	lr

08000828 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000828:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800082a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800082c:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8000830:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000832:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  if((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8000834:	d121      	bne.n	800087a <ADC_DMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000836:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800083a:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	6811      	ldr	r1, [r2, #0]
 8000840:	0708      	lsls	r0, r1, #28
 8000842:	d507      	bpl.n	8000854 <ADC_DMAConvCplt+0x2c>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000844:	68d1      	ldr	r1, [r2, #12]
 8000846:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 800084a:	d112      	bne.n	8000872 <ADC_DMAConvCplt+0x4a>
        if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800084c:	68d2      	ldr	r2, [r2, #12]
 800084e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8000852:	e002      	b.n	800085a <ADC_DMAConvCplt+0x32>
      if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8000854:	68d2      	ldr	r2, [r2, #12]
 8000856:	f012 0f02 	tst.w	r2, #2
 800085a:	d10a      	bne.n	8000872 <ADC_DMAConvCplt+0x4a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800085c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800085e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000862:	655a      	str	r2, [r3, #84]	; 0x54
        if((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000864:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000866:	04d1      	lsls	r1, r2, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000868:	bf5e      	ittt	pl
 800086a:	6d5a      	ldrpl	r2, [r3, #84]	; 0x54
 800086c:	f042 0201 	orrpl.w	r2, r2, #1
 8000870:	655a      	strpl	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff ffd0 	bl	8000818 <HAL_ADC_ConvCpltCallback>
 8000878:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800087a:	06d2      	lsls	r2, r2, #27
 800087c:	d503      	bpl.n	8000886 <ADC_DMAConvCplt+0x5e>
      HAL_ADC_ErrorCallback(hadc);
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff ffd1 	bl	8000826 <HAL_ADC_ErrorCallback>
 8000884:	bd10      	pop	{r4, pc}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8000886:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800088c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800088e:	4718      	bx	r3

08000890 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000890:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8000892:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000894:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800089a:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800089c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800089e:	f043 0304 	orr.w	r3, r3, #4
 80008a2:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80008a4:	f7ff ffbf 	bl	8000826 <HAL_ADC_ErrorCallback>
 80008a8:	bd08      	pop	{r3, pc}
	...

080008ac <HAL_ADC_ConfigChannel>:
{
 80008ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80008b2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80008b6:	2b01      	cmp	r3, #1
{
 80008b8:	4605      	mov	r5, r0
 80008ba:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 80008bc:	f000 8187 	beq.w	8000bce <HAL_ADC_ConfigChannel+0x322>
 80008c0:	2301      	movs	r3, #1
 80008c2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80008c6:	6800      	ldr	r0, [r0, #0]
 80008c8:	f7ff fec2 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 80008cc:	2800      	cmp	r0, #0
 80008ce:	f040 8178 	bne.w	8000bc2 <HAL_ADC_ConfigChannel+0x316>
    if (sConfig->Rank <= 5U)
 80008d2:	684b      	ldr	r3, [r1, #4]
 80008d4:	2b05      	cmp	r3, #5
 80008d6:	d808      	bhi.n	80008ea <HAL_ADC_ConfigChannel+0x3e>
      switch (sConfig->Rank)
 80008d8:	3b02      	subs	r3, #2
 80008da:	2b03      	cmp	r3, #3
 80008dc:	d865      	bhi.n	80009aa <HAL_ADC_ConfigChannel+0xfe>
 80008de:	e8df f003 	tbb	[pc, r3]
 80008e2:	5d02      	.short	0x5d02
 80008e4:	615f      	.short	0x615f
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80008e6:	230c      	movs	r3, #12
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80008e8:	6063      	str	r3, [r4, #4]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80008ea:	6861      	ldr	r1, [r4, #4]
 80008ec:	6828      	ldr	r0, [r5, #0]
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80008ee:	098e      	lsrs	r6, r1, #6
 80008f0:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80008f4:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 80008f8:	f001 011f 	and.w	r1, r1, #31
 80008fc:	231f      	movs	r3, #31
 80008fe:	fa03 f201 	lsl.w	r2, r3, r1
 8000902:	59f3      	ldr	r3, [r6, r7]
 8000904:	ea23 0302 	bic.w	r3, r3, r2
 8000908:	6822      	ldr	r2, [r4, #0]
 800090a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800090e:	408a      	lsls	r2, r1
 8000910:	4313      	orrs	r3, r2
 8000912:	51f3      	str	r3, [r6, r7]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000914:	f7ff fe9c 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000918:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800091a:	689a      	ldr	r2, [r3, #8]
 800091c:	0711      	lsls	r1, r2, #28
 800091e:	f140 8158 	bpl.w	8000bd2 <HAL_ADC_ConfigChannel+0x326>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000922:	6828      	ldr	r0, [r5, #0]
 8000924:	f7ff fe90 	bl	8000648 <LL_ADC_IsEnabled>
 8000928:	2800      	cmp	r0, #0
 800092a:	f040 80d7 	bne.w	8000adc <HAL_ADC_ConfigChannel+0x230>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800092e:	68e6      	ldr	r6, [r4, #12]
 8000930:	6828      	ldr	r0, [r5, #0]
 8000932:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8000934:	4ac3      	ldr	r2, [pc, #780]	; (8000c44 <HAL_ADC_ConfigChannel+0x398>)
 8000936:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 800093a:	f006 0e18 	and.w	lr, r6, #24
 800093e:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8000942:	fa22 f20e 	lsr.w	r2, r2, lr
 8000946:	401a      	ands	r2, r3
 8000948:	ea21 0107 	bic.w	r1, r1, r7
 800094c:	430a      	orrs	r2, r1
 800094e:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000952:	4abd      	ldr	r2, [pc, #756]	; (8000c48 <HAL_ADC_ConfigChannel+0x39c>)
 8000954:	4296      	cmp	r6, r2
 8000956:	f040 80c1 	bne.w	8000adc <HAL_ADC_ConfigChannel+0x230>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 800095a:	2f00      	cmp	r7, #0
 800095c:	f040 8093 	bne.w	8000a86 <HAL_ADC_ConfigChannel+0x1da>
 8000960:	0e9e      	lsrs	r6, r3, #26
 8000962:	3601      	adds	r6, #1
 8000964:	f006 021f 	and.w	r2, r6, #31
 8000968:	2a09      	cmp	r2, #9
 800096a:	f04f 0101 	mov.w	r1, #1
 800096e:	ea4f 6686 	mov.w	r6, r6, lsl #26
 8000972:	f240 80a2 	bls.w	8000aba <HAL_ADC_ConfigChannel+0x20e>
 8000976:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 800097a:	4091      	lsls	r1, r2
 800097c:	ea41 0206 	orr.w	r2, r1, r6
 8000980:	2f00      	cmp	r7, #0
 8000982:	f040 80cb 	bne.w	8000b1c <HAL_ADC_ConfigChannel+0x270>
 8000986:	0e9b      	lsrs	r3, r3, #26
 8000988:	3301      	adds	r3, #1
 800098a:	f003 031f 	and.w	r3, r3, #31
 800098e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8000992:	391e      	subs	r1, #30
 8000994:	0509      	lsls	r1, r1, #20
 8000996:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 800099a:	e09b      	b.n	8000ad4 <HAL_ADC_ConfigChannel+0x228>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 800099c:	2312      	movs	r3, #18
 800099e:	e7a3      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80009a0:	2318      	movs	r3, #24
 80009a2:	e7a1      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 80009a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009a8:	e79e      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80009aa:	2306      	movs	r3, #6
 80009ac:	e79c      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009ae:	f8de 1060 	ldr.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009b2:	f3c3 0012 	ubfx	r0, r3, #0, #19
 80009b6:	f3c1 6784 	ubfx	r7, r1, #26, #5
 80009ba:	f10e 0664 	add.w	r6, lr, #100	; 0x64
 80009be:	2800      	cmp	r0, #0
 80009c0:	d13a      	bne.n	8000a38 <HAL_ADC_ConfigChannel+0x18c>
 80009c2:	f3c3 6084 	ubfx	r0, r3, #26, #5
 80009c6:	4287      	cmp	r7, r0
 80009c8:	f040 8128 	bne.w	8000c1c <HAL_ADC_ConfigChannel+0x370>
  MODIFY_REG(*preg,
 80009cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009d0:	f8ce 1060 	str.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009d4:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009d6:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 80009da:	f3c3 0712 	ubfx	r7, r3, #0, #19
 80009de:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80009e2:	bb9f      	cbnz	r7, 8000a4c <HAL_ADC_ConfigChannel+0x1a0>
 80009e4:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80009e8:	4283      	cmp	r3, r0
 80009ea:	f040 811c 	bne.w	8000c26 <HAL_ADC_ConfigChannel+0x37a>
  MODIFY_REG(*preg,
 80009ee:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009f2:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009f4:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009f6:	6891      	ldr	r1, [r2, #8]
 80009f8:	f3c3 0712 	ubfx	r7, r3, #0, #19
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80009fc:	f102 0608 	add.w	r6, r2, #8
 8000a00:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000a04:	bb77      	cbnz	r7, 8000a64 <HAL_ADC_ConfigChannel+0x1b8>
 8000a06:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000a0a:	4283      	cmp	r3, r0
 8000a0c:	f040 8112 	bne.w	8000c34 <HAL_ADC_ConfigChannel+0x388>
  MODIFY_REG(*preg,
 8000a10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000a14:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a16:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a18:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a1c:	68d2      	ldr	r2, [r2, #12]
 8000a1e:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8000a22:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000a26:	bb4e      	cbnz	r6, 8000a7c <HAL_ADC_ConfigChannel+0x1d0>
 8000a28:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000a2c:	428b      	cmp	r3, r1
  MODIFY_REG(*preg,
 8000a2e:	bf04      	itt	eq
 8000a30:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000a34:	6002      	streq	r2, [r0, #0]
 8000a36:	e774      	b.n	8000922 <HAL_ADC_ConfigChannel+0x76>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a38:	fa93 f0a3 	rbit	r0, r3
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a3c:	fab0 f080 	clz	r0, r0
 8000a40:	4287      	cmp	r7, r0
 8000a42:	d0c3      	beq.n	80009cc <HAL_ADC_ConfigChannel+0x120>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a44:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a48:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000a4c:	fa93 f3a3 	rbit	r3, r3
 8000a50:	fab3 f383 	clz	r3, r3
 8000a54:	4283      	cmp	r3, r0
 8000a56:	d0ca      	beq.n	80009ee <HAL_ADC_ConfigChannel+0x142>
 8000a58:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a5a:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a5c:	f102 0608 	add.w	r6, r2, #8
 8000a60:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000a64:	fa93 f3a3 	rbit	r3, r3
 8000a68:	fab3 f383 	clz	r3, r3
 8000a6c:	4283      	cmp	r3, r0
 8000a6e:	d0cf      	beq.n	8000a10 <HAL_ADC_ConfigChannel+0x164>
 8000a70:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a74:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a76:	6823      	ldr	r3, [r4, #0]
 8000a78:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000a7c:	fa93 f3a3 	rbit	r3, r3
 8000a80:	fab3 f383 	clz	r3, r3
 8000a84:	e7d2      	b.n	8000a2c <HAL_ADC_ConfigChannel+0x180>
 8000a86:	fa93 f2a3 	rbit	r2, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000a8a:	fab2 f282 	clz	r2, r2
 8000a8e:	3201      	adds	r2, #1
 8000a90:	f002 021f 	and.w	r2, r2, #31
 8000a94:	2a09      	cmp	r2, #9
 8000a96:	d830      	bhi.n	8000afa <HAL_ADC_ConfigChannel+0x24e>
 8000a98:	fa93 f6a3 	rbit	r6, r3
 8000a9c:	fab6 f686 	clz	r6, r6
 8000aa0:	3601      	adds	r6, #1
 8000aa2:	06b6      	lsls	r6, r6, #26
 8000aa4:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000aa8:	fa93 f1a3 	rbit	r1, r3
 8000aac:	fab1 f181 	clz	r1, r1
 8000ab0:	3101      	adds	r1, #1
 8000ab2:	f001 021f 	and.w	r2, r1, #31
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	e001      	b.n	8000abe <HAL_ADC_ConfigChannel+0x212>
 8000aba:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000abe:	4091      	lsls	r1, r2
 8000ac0:	ea41 0206 	orr.w	r2, r1, r6
 8000ac4:	b9a7      	cbnz	r7, 8000af0 <HAL_ADC_ConfigChannel+0x244>
 8000ac6:	0e99      	lsrs	r1, r3, #26
 8000ac8:	3101      	adds	r1, #1
 8000aca:	f001 011f 	and.w	r1, r1, #31
 8000ace:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000ad2:	0509      	lsls	r1, r1, #20
 8000ad4:	4311      	orrs	r1, r2
 8000ad6:	68a2      	ldr	r2, [r4, #8]
 8000ad8:	f7ff fda4 	bl	8000624 <LL_ADC_SetChannelSamplingTime>
    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000adc:	6822      	ldr	r2, [r4, #0]
 8000ade:	4b5b      	ldr	r3, [pc, #364]	; (8000c4c <HAL_ADC_ConfigChannel+0x3a0>)
 8000ae0:	421a      	tst	r2, r3
 8000ae2:	d120      	bne.n	8000b26 <HAL_ADC_ConfigChannel+0x27a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ae4:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 8000aec:	b003      	add	sp, #12
 8000aee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000af0:	fa93 f1a3 	rbit	r1, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000af4:	fab1 f181 	clz	r1, r1
 8000af8:	e7e6      	b.n	8000ac8 <HAL_ADC_ConfigChannel+0x21c>
 8000afa:	fa93 f2a3 	rbit	r2, r3
 8000afe:	fab2 f282 	clz	r2, r2
 8000b02:	3201      	adds	r2, #1
 8000b04:	0692      	lsls	r2, r2, #26
 8000b06:	f002 46f8 	and.w	r6, r2, #2080374784	; 0x7c000000
 8000b0a:	fa93 f1a3 	rbit	r1, r3
 8000b0e:	fab1 f181 	clz	r1, r1
 8000b12:	3101      	adds	r1, #1
 8000b14:	f001 021f 	and.w	r2, r1, #31
 8000b18:	2101      	movs	r1, #1
 8000b1a:	e72e      	b.n	800097a <HAL_ADC_ConfigChannel+0xce>
 8000b1c:	fa93 f3a3 	rbit	r3, r3
 8000b20:	fab3 f383 	clz	r3, r3
 8000b24:	e730      	b.n	8000988 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000b26:	494a      	ldr	r1, [pc, #296]	; (8000c50 <HAL_ADC_ConfigChannel+0x3a4>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000b28:	4b4a      	ldr	r3, [pc, #296]	; (8000c54 <HAL_ADC_ConfigChannel+0x3a8>)
 8000b2a:	6888      	ldr	r0, [r1, #8]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8000b32:	460c      	mov	r4, r1
 8000b34:	d11e      	bne.n	8000b74 <HAL_ADC_ConfigChannel+0x2c8>
 8000b36:	0202      	lsls	r2, r0, #8
 8000b38:	d4d4      	bmi.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 8000b3a:	682b      	ldr	r3, [r5, #0]
 8000b3c:	4a46      	ldr	r2, [pc, #280]	; (8000c58 <HAL_ADC_ConfigChannel+0x3ac>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d003      	beq.n	8000b4a <HAL_ADC_ConfigChannel+0x29e>
 8000b42:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d1cc      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000b4a:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000b4c:	4a43      	ldr	r2, [pc, #268]	; (8000c5c <HAL_ADC_ConfigChannel+0x3b0>)
 8000b4e:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000b52:	4333      	orrs	r3, r6
 8000b54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000b58:	60a3      	str	r3, [r4, #8]
 8000b5a:	4b41      	ldr	r3, [pc, #260]	; (8000c60 <HAL_ADC_ConfigChannel+0x3b4>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b62:	230c      	movs	r3, #12
 8000b64:	4353      	muls	r3, r2
            wait_loop_index--;
 8000b66:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0UL)
 8000b68:	9b01      	ldr	r3, [sp, #4]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d0ba      	beq.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
            wait_loop_index--;
 8000b6e:	9b01      	ldr	r3, [sp, #4]
 8000b70:	3b01      	subs	r3, #1
 8000b72:	e7f8      	b.n	8000b66 <HAL_ADC_ConfigChannel+0x2ba>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000b74:	4b3b      	ldr	r3, [pc, #236]	; (8000c64 <HAL_ADC_ConfigChannel+0x3b8>)
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d111      	bne.n	8000b9e <HAL_ADC_ConfigChannel+0x2f2>
 8000b7a:	01c3      	lsls	r3, r0, #7
 8000b7c:	d4b2      	bmi.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8000b7e:	682b      	ldr	r3, [r5, #0]
 8000b80:	4a35      	ldr	r2, [pc, #212]	; (8000c58 <HAL_ADC_ConfigChannel+0x3ac>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d003      	beq.n	8000b8e <HAL_ADC_ConfigChannel+0x2e2>
 8000b86:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d1aa      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
 8000b8e:	68a3      	ldr	r3, [r4, #8]
 8000b90:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000b94:	4333      	orrs	r3, r6
 8000b96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b9a:	60a3      	str	r3, [r4, #8]
 8000b9c:	e7a2      	b.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000b9e:	4b32      	ldr	r3, [pc, #200]	; (8000c68 <HAL_ADC_ConfigChannel+0x3bc>)
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d19f      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
 8000ba4:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8000ba8:	d19c      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_VREFINT_INSTANCE(hadc))
 8000baa:	682a      	ldr	r2, [r5, #0]
 8000bac:	4b2a      	ldr	r3, [pc, #168]	; (8000c58 <HAL_ADC_ConfigChannel+0x3ac>)
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d198      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
 8000bb2:	688b      	ldr	r3, [r1, #8]
 8000bb4:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000bb8:	4333      	orrs	r3, r6
 8000bba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000bbe:	608b      	str	r3, [r1, #8]
 8000bc0:	e791      	b.n	8000ae6 <HAL_ADC_ConfigChannel+0x23a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000bc2:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8000bc4:	f042 0220 	orr.w	r2, r2, #32
 8000bc8:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000bca:	4618      	mov	r0, r3
 8000bcc:	e78b      	b.n	8000ae6 <HAL_ADC_ConfigChannel+0x23a>
  __HAL_LOCK(hadc);
 8000bce:	2002      	movs	r0, #2
 8000bd0:	e78c      	b.n	8000aec <HAL_ADC_ConfigChannel+0x240>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000bd2:	2800      	cmp	r0, #0
 8000bd4:	f47f aea5 	bne.w	8000922 <HAL_ADC_ConfigChannel+0x76>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000bd8:	68a2      	ldr	r2, [r4, #8]
 8000bda:	6821      	ldr	r1, [r4, #0]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff fd21 	bl	8000624 <LL_ADC_SetChannelSamplingTime>
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000be2:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000be4:	f8d5 e000 	ldr.w	lr, [r5]
 8000be8:	6823      	ldr	r3, [r4, #0]
 8000bea:	f8de 100c 	ldr.w	r1, [lr, #12]
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000bee:	2e04      	cmp	r6, #4
 8000bf0:	f10e 0260 	add.w	r2, lr, #96	; 0x60
 8000bf4:	f43f aedb 	beq.w	80009ae <HAL_ADC_ConfigChannel+0x102>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000bf8:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8000bfc:	0048      	lsls	r0, r1, #1
 8000bfe:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8000c00:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
 8000c04:	4081      	lsls	r1, r0
 8000c06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c0a:	4319      	orrs	r1, r3
 8000c0c:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 8000c10:	4b16      	ldr	r3, [pc, #88]	; (8000c6c <HAL_ADC_ConfigChannel+0x3c0>)
 8000c12:	4003      	ands	r3, r0
 8000c14:	4319      	orrs	r1, r3
 8000c16:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
 8000c1a:	e682      	b.n	8000922 <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c1c:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c20:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000c24:	e6de      	b.n	80009e4 <HAL_ADC_ConfigChannel+0x138>
 8000c26:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c28:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c2a:	f102 0608 	add.w	r6, r2, #8
 8000c2e:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000c32:	e6e8      	b.n	8000a06 <HAL_ADC_ConfigChannel+0x15a>
 8000c34:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c38:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c3a:	6823      	ldr	r3, [r4, #0]
 8000c3c:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000c40:	e6f2      	b.n	8000a28 <HAL_ADC_ConfigChannel+0x17c>
 8000c42:	bf00      	nop
 8000c44:	0007ffff 	.word	0x0007ffff
 8000c48:	407f0000 	.word	0x407f0000
 8000c4c:	80080000 	.word	0x80080000
 8000c50:	50040300 	.word	0x50040300
 8000c54:	c7520000 	.word	0xc7520000
 8000c58:	50040000 	.word	0x50040000
 8000c5c:	00030d40 	.word	0x00030d40
 8000c60:	20000028 	.word	0x20000028
 8000c64:	cb840000 	.word	0xcb840000
 8000c68:	80000001 	.word	0x80000001
 8000c6c:	03fff000 	.word	0x03fff000

08000c70 <ADC_Enable>:
{
 8000c70:	b570      	push	{r4, r5, r6, lr}
 8000c72:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000c74:	6800      	ldr	r0, [r0, #0]
 8000c76:	f7ff fce7 	bl	8000648 <LL_ADC_IsEnabled>
 8000c7a:	b108      	cbz	r0, 8000c80 <ADC_Enable+0x10>
  return HAL_OK;
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000c80:	6822      	ldr	r2, [r4, #0]
 8000c82:	4b15      	ldr	r3, [pc, #84]	; (8000cd8 <ADC_Enable+0x68>)
 8000c84:	6891      	ldr	r1, [r2, #8]
 8000c86:	4219      	tst	r1, r3
 8000c88:	d009      	beq.n	8000c9e <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c8a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000c8c:	f043 0310 	orr.w	r3, r3, #16
 8000c90:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8000c9e:	6893      	ldr	r3, [r2, #8]
 8000ca0:	4d0e      	ldr	r5, [pc, #56]	; (8000cdc <ADC_Enable+0x6c>)
 8000ca2:	402b      	ands	r3, r5
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8000caa:	f7ff fca7 	bl	80005fc <HAL_GetTick>
 8000cae:	4606      	mov	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000cb0:	6820      	ldr	r0, [r4, #0]
 8000cb2:	6803      	ldr	r3, [r0, #0]
 8000cb4:	07db      	lsls	r3, r3, #31
 8000cb6:	d4e1      	bmi.n	8000c7c <ADC_Enable+0xc>
      if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000cb8:	f7ff fcc6 	bl	8000648 <LL_ADC_IsEnabled>
 8000cbc:	b928      	cbnz	r0, 8000cca <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 8000cbe:	6822      	ldr	r2, [r4, #0]
 8000cc0:	6893      	ldr	r3, [r2, #8]
 8000cc2:	402b      	ands	r3, r5
 8000cc4:	f043 0301 	orr.w	r3, r3, #1
 8000cc8:	6093      	str	r3, [r2, #8]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000cca:	f7ff fc97 	bl	80005fc <HAL_GetTick>
 8000cce:	1b80      	subs	r0, r0, r6
 8000cd0:	2802      	cmp	r0, #2
 8000cd2:	d9ed      	bls.n	8000cb0 <ADC_Enable+0x40>
 8000cd4:	e7d9      	b.n	8000c8a <ADC_Enable+0x1a>
 8000cd6:	bf00      	nop
 8000cd8:	8000003f 	.word	0x8000003f
 8000cdc:	7fffffc0 	.word	0x7fffffc0

08000ce0 <HAL_ADC_Start>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000ce0:	4b35      	ldr	r3, [pc, #212]	; (8000db8 <HAL_ADC_Start+0xd8>)
{
 8000ce2:	b570      	push	{r4, r5, r6, lr}
 8000ce4:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000ce6:	6800      	ldr	r0, [r0, #0]
 8000ce8:	689e      	ldr	r6, [r3, #8]
 8000cea:	f7ff fcb1 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 8000cee:	4605      	mov	r5, r0
 8000cf0:	2800      	cmp	r0, #0
 8000cf2:	d15a      	bne.n	8000daa <HAL_ADC_Start+0xca>
    __HAL_LOCK(hadc);
 8000cf4:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d056      	beq.n	8000daa <HAL_ADC_Start+0xca>
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8000d02:	4620      	mov	r0, r4
 8000d04:	f7ff ffb4 	bl	8000c70 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000d08:	2800      	cmp	r0, #0
 8000d0a:	d14b      	bne.n	8000da4 <HAL_ADC_Start+0xc4>
      ADC_STATE_CLR_SET(hadc->State,
 8000d0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d0e:	4a2b      	ldr	r2, [pc, #172]	; (8000dbc <HAL_ADC_Start+0xdc>)
      ADC_STATE_CLR_SET(hadc->State,
 8000d10:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000d14:	f023 0301 	bic.w	r3, r3, #1
 8000d18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d1c:	6563      	str	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d1e:	6823      	ldr	r3, [r4, #0]
 8000d20:	4293      	cmp	r3, r2
 8000d22:	f006 061f 	and.w	r6, r6, #31
 8000d26:	d042      	beq.n	8000dae <HAL_ADC_Start+0xce>
 8000d28:	461d      	mov	r5, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d2a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000d2c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000d30:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d32:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000d34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000d38:	bf1c      	itt	ne
 8000d3a:	6da2      	ldrne	r2, [r4, #88]	; 0x58
 8000d3c:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc); 
 8000d40:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000d42:	221c      	movs	r2, #28
 8000d44:	601a      	str	r2, [r3, #0]
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d46:	42ab      	cmp	r3, r5
      __HAL_UNLOCK(hadc);
 8000d48:	f04f 0200 	mov.w	r2, #0
 8000d4c:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d50:	d008      	beq.n	8000d64 <HAL_ADC_Start+0x84>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000d52:	2e09      	cmp	r6, #9
 8000d54:	bf9d      	ittte	ls
 8000d56:	f240 2221 	movwls	r2, #545	; 0x221
 8000d5a:	40f2      	lsrls	r2, r6
 8000d5c:	43d2      	mvnls	r2, r2
 8000d5e:	2201      	movhi	r2, #1
 8000d60:	07d1      	lsls	r1, r2, #31
 8000d62:	d411      	bmi.n	8000d88 <HAL_ADC_Start+0xa8>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000d64:	68da      	ldr	r2, [r3, #12]
 8000d66:	0192      	lsls	r2, r2, #6
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000d68:	bf41      	itttt	mi
 8000d6a:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8000d6c:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000d70:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000d74:	6562      	strmi	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8000d76:	689a      	ldr	r2, [r3, #8]
 8000d78:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000d7c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8000d80:	f042 0204 	orr.w	r2, r2, #4
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d88:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000d8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d8e:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000d90:	68eb      	ldr	r3, [r5, #12]
 8000d92:	019b      	lsls	r3, r3, #6
 8000d94:	d50f      	bpl.n	8000db6 <HAL_ADC_Start+0xd6>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d96:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000d98:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000da0:	6563      	str	r3, [r4, #84]	; 0x54
 8000da2:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8000da4:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8000da8:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8000daa:	2002      	movs	r0, #2
 8000dac:	bd70      	pop	{r4, r5, r6, pc}
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000dae:	4d04      	ldr	r5, [pc, #16]	; (8000dc0 <HAL_ADC_Start+0xe0>)
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d0ba      	beq.n	8000d2a <HAL_ADC_Start+0x4a>
 8000db4:	e7bd      	b.n	8000d32 <HAL_ADC_Start+0x52>
}
 8000db6:	bd70      	pop	{r4, r5, r6, pc}
 8000db8:	50040300 	.word	0x50040300
 8000dbc:	50040100 	.word	0x50040100
 8000dc0:	50040000 	.word	0x50040000

08000dc4 <HAL_ADC_Start_DMA>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000dc4:	4b39      	ldr	r3, [pc, #228]	; (8000eac <HAL_ADC_Start_DMA+0xe8>)
{
 8000dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000dca:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000dcc:	6800      	ldr	r0, [r0, #0]
 8000dce:	689b      	ldr	r3, [r3, #8]
{
 8000dd0:	460e      	mov	r6, r1
 8000dd2:	4617      	mov	r7, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000dd4:	f7ff fc3c 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 8000dd8:	2800      	cmp	r0, #0
 8000dda:	d15f      	bne.n	8000e9c <HAL_ADC_Start_DMA+0xd8>
    __HAL_LOCK(hadc);
 8000ddc:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 8000de0:	2a01      	cmp	r2, #1
 8000de2:	d05b      	beq.n	8000e9c <HAL_ADC_Start_DMA+0xd8>
 8000de4:	f003 081f 	and.w	r8, r3, #31
    if (    (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000de8:	f1b8 0f09 	cmp.w	r8, #9
    __HAL_LOCK(hadc);
 8000dec:	f04f 0301 	mov.w	r3, #1
 8000df0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    if (    (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000df4:	bf9e      	ittt	ls
 8000df6:	f240 2321 	movwls	r3, #545	; 0x221
 8000dfa:	fa23 f308 	lsrls.w	r3, r3, r8
 8000dfe:	43db      	mvnls	r3, r3
 8000e00:	f013 0501 	ands.w	r5, r3, #1
 8000e04:	d144      	bne.n	8000e90 <HAL_ADC_Start_DMA+0xcc>
      tmp_hal_status = ADC_Enable(hadc);
 8000e06:	4620      	mov	r0, r4
 8000e08:	f7ff ff32 	bl	8000c70 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8000e0c:	2800      	cmp	r0, #0
 8000e0e:	d13b      	bne.n	8000e88 <HAL_ADC_Start_DMA+0xc4>
        ADC_STATE_CLR_SET(hadc->State,
 8000e10:	6d63      	ldr	r3, [r4, #84]	; 0x54
        if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000e12:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8000e14:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000e18:	f023 0301 	bic.w	r3, r3, #1
 8000e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e20:	6563      	str	r3, [r4, #84]	; 0x54
        if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000e22:	4b23      	ldr	r3, [pc, #140]	; (8000eb0 <HAL_ADC_Start_DMA+0xec>)
 8000e24:	4299      	cmp	r1, r3
 8000e26:	d03c      	beq.n	8000ea2 <HAL_ADC_Start_DMA+0xde>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000e28:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000e2a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000e2e:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000e30:	6d63      	ldr	r3, [r4, #84]	; 0x54
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000e32:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000e34:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000e38:	bf1c      	itt	ne
 8000e3a:	6da3      	ldrne	r3, [r4, #88]	; 0x58
 8000e3c:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc); 
 8000e40:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000e42:	4b1c      	ldr	r3, [pc, #112]	; (8000eb4 <HAL_ADC_Start_DMA+0xf0>)
 8000e44:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000e46:	4b1c      	ldr	r3, [pc, #112]	; (8000eb8 <HAL_ADC_Start_DMA+0xf4>)
 8000e48:	6303      	str	r3, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000e4a:	4b1c      	ldr	r3, [pc, #112]	; (8000ebc <HAL_ADC_Start_DMA+0xf8>)
 8000e4c:	6343      	str	r3, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000e4e:	231c      	movs	r3, #28
 8000e50:	600b      	str	r3, [r1, #0]
        __HAL_UNLOCK(hadc);
 8000e52:	2300      	movs	r3, #0
 8000e54:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000e58:	684b      	ldr	r3, [r1, #4]
 8000e5a:	f043 0310 	orr.w	r3, r3, #16
 8000e5e:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000e60:	68cb      	ldr	r3, [r1, #12]
 8000e62:	f043 0301 	orr.w	r3, r3, #1
 8000e66:	60cb      	str	r3, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000e68:	4632      	mov	r2, r6
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	3140      	adds	r1, #64	; 0x40
 8000e6e:	f000 f971 	bl	8001154 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8000e72:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8000e74:	6893      	ldr	r3, [r2, #8]
 8000e76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000e7a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e7e:	f043 0304 	orr.w	r3, r3, #4
 8000e82:	6093      	str	r3, [r2, #8]
 8000e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8000e88:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8000e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_UNLOCK(hadc);
 8000e90:	2300      	movs	r3, #0
 8000e92:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      tmp_hal_status = HAL_ERROR;
 8000e96:	2001      	movs	r0, #1
 8000e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmp_hal_status = HAL_BUSY;
 8000e9c:	2002      	movs	r0, #2
 8000e9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
             || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000ea2:	f1b8 0f00 	cmp.w	r8, #0
 8000ea6:	d0bf      	beq.n	8000e28 <HAL_ADC_Start_DMA+0x64>
 8000ea8:	e7c2      	b.n	8000e30 <HAL_ADC_Start_DMA+0x6c>
 8000eaa:	bf00      	nop
 8000eac:	50040300 	.word	0x50040300
 8000eb0:	50040100 	.word	0x50040100
 8000eb4:	08000829 	.word	0x08000829
 8000eb8:	0800081d 	.word	0x0800081d
 8000ebc:	08000891 	.word	0x08000891

08000ec0 <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ec0:	6880      	ldr	r0, [r0, #8]
}
 8000ec2:	f000 0001 	and.w	r0, r0, #1
 8000ec6:	4770      	bx	lr

08000ec8 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000ec8:	6880      	ldr	r0, [r0, #8]
}
 8000eca:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000ece:	4770      	bx	lr

08000ed0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8000ed0:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ed2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000ed6:	2b01      	cmp	r3, #1
{
 8000ed8:	b09b      	sub	sp, #108	; 0x6c
 8000eda:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8000edc:	d066      	beq.n	8000fac <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 8000ede:	2301      	movs	r3, #1
 8000ee0:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8000ee4:	4b32      	ldr	r3, [pc, #200]	; (8000fb0 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8000ee6:	6800      	ldr	r0, [r0, #0]
 8000ee8:	4298      	cmp	r0, r3
 8000eea:	bf0c      	ite	eq
 8000eec:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8000ef0:	2300      	movne	r3, #0
 8000ef2:	9301      	str	r3, [sp, #4]
  
  if (tmphadcSlave.Instance == NULL)
 8000ef4:	9801      	ldr	r0, [sp, #4]
 8000ef6:	b940      	cbnz	r0, 8000f0a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ef8:	6d53      	ldr	r3, [r2, #84]	; 0x54
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000efa:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000efe:	f043 0320 	orr.w	r3, r3, #32
 8000f02:	6553      	str	r3, [r2, #84]	; 0x54
    
    return HAL_ERROR;
 8000f04:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
} 
 8000f06:	b01b      	add	sp, #108	; 0x6c
 8000f08:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8000f0a:	f7ff ffdd 	bl	8000ec8 <LL_ADC_REG_IsConversionOngoing>
 8000f0e:	4603      	mov	r3, r0
  if ( (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) 
 8000f10:	6810      	ldr	r0, [r2, #0]
 8000f12:	f7ff ffd9 	bl	8000ec8 <LL_ADC_REG_IsConversionOngoing>
 8000f16:	2800      	cmp	r0, #0
 8000f18:	d142      	bne.n	8000fa0 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    && (tmphadcSlave_conversion_on_going == 0UL) )
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d140      	bne.n	8000fa0 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000f1e:	680b      	ldr	r3, [r1, #0]
 8000f20:	4c24      	ldr	r4, [pc, #144]	; (8000fb4 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 8000f22:	b333      	cbz	r3, 8000f72 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, 
 8000f24:	68a3      	ldr	r3, [r4, #8]
 8000f26:	6848      	ldr	r0, [r1, #4]
 8000f28:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000f2c:	4303      	orrs	r3, r0
 8000f2e:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 8000f32:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 8000f36:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000f38:	481d      	ldr	r0, [pc, #116]	; (8000fb0 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8000f3a:	f7ff ffc1 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	481d      	ldr	r0, [pc, #116]	; (8000fb8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8000f42:	f7ff ffbd 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f46:	4303      	orrs	r3, r0
 8000f48:	481c      	ldr	r0, [pc, #112]	; (8000fbc <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000f4a:	f7ff ffb9 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f4e:	4318      	orrs	r0, r3
 8000f50:	d004      	beq.n	8000f5c <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f52:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000f54:	2300      	movs	r3, #0
 8000f56:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 8000f5a:	e7d4      	b.n	8000f06 <HAL_ADCEx_MultiModeConfigChannel+0x36>
          MODIFY_REG(tmpADC_Common->CCR,
 8000f5c:	680b      	ldr	r3, [r1, #0]
 8000f5e:	68a5      	ldr	r5, [r4, #8]
 8000f60:	6889      	ldr	r1, [r1, #8]
 8000f62:	430b      	orrs	r3, r1
 8000f64:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 8000f68:	f021 010f 	bic.w	r1, r1, #15
 8000f6c:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000f6e:	60a3      	str	r3, [r4, #8]
 8000f70:	e7f0      	b.n	8000f54 <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000f72:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000f74:	480e      	ldr	r0, [pc, #56]	; (8000fb0 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000f76:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000f7a:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000f7c:	f7ff ffa0 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f80:	4603      	mov	r3, r0
 8000f82:	480d      	ldr	r0, [pc, #52]	; (8000fb8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8000f84:	f7ff ff9c 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f88:	4303      	orrs	r3, r0
 8000f8a:	480c      	ldr	r0, [pc, #48]	; (8000fbc <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000f8c:	f7ff ff98 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f90:	4318      	orrs	r0, r3
 8000f92:	d1de      	bne.n	8000f52 <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000f94:	68a3      	ldr	r3, [r4, #8]
 8000f96:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8000f9a:	f023 030f 	bic.w	r3, r3, #15
 8000f9e:	e7e6      	b.n	8000f6e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fa0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8000fa2:	f043 0320 	orr.w	r3, r3, #32
 8000fa6:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000fa8:	2001      	movs	r0, #1
 8000faa:	e7d3      	b.n	8000f54 <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 8000fac:	2002      	movs	r0, #2
 8000fae:	e7aa      	b.n	8000f06 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8000fb0:	50040000 	.word	0x50040000
 8000fb4:	50040300 	.word	0x50040300
 8000fb8:	50040100 	.word	0x50040100
 8000fbc:	50040200 	.word	0x50040200

08000fc0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fc0:	4a07      	ldr	r2, [pc, #28]	; (8000fe0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000fc2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fc4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fc8:	041b      	lsls	r3, r3, #16
 8000fca:	0c1b      	lsrs	r3, r3, #16
 8000fcc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000fd0:	0200      	lsls	r0, r0, #8
 8000fd2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fd6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000fda:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000fdc:	60d3      	str	r3, [r2, #12]
 8000fde:	4770      	bx	lr
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe4:	4b17      	ldr	r3, [pc, #92]	; (8001044 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe6:	b530      	push	{r4, r5, lr}
 8000fe8:	68dc      	ldr	r4, [r3, #12]
 8000fea:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fee:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff4:	2b04      	cmp	r3, #4
 8000ff6:	bf28      	it	cs
 8000ff8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffa:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffc:	f04f 0501 	mov.w	r5, #1
 8001000:	fa05 f303 	lsl.w	r3, r5, r3
 8001004:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001008:	bf8c      	ite	hi
 800100a:	3c03      	subhi	r4, #3
 800100c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100e:	4019      	ands	r1, r3
 8001010:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001012:	fa05 f404 	lsl.w	r4, r5, r4
 8001016:	3c01      	subs	r4, #1
 8001018:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800101a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800101c:	ea42 0201 	orr.w	r2, r2, r1
 8001020:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001024:	bfaf      	iteee	ge
 8001026:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102a:	f000 000f 	andlt.w	r0, r0, #15
 800102e:	4b06      	ldrlt	r3, [pc, #24]	; (8001048 <HAL_NVIC_SetPriority+0x64>)
 8001030:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001032:	bfa5      	ittet	ge
 8001034:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001038:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001040:	bd30      	pop	{r4, r5, pc}
 8001042:	bf00      	nop
 8001044:	e000ed00 	.word	0xe000ed00
 8001048:	e000ed14 	.word	0xe000ed14

0800104c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800104c:	0942      	lsrs	r2, r0, #5
 800104e:	2301      	movs	r3, #1
 8001050:	f000 001f 	and.w	r0, r0, #31
 8001054:	fa03 f000 	lsl.w	r0, r3, r0
 8001058:	4b01      	ldr	r3, [pc, #4]	; (8001060 <HAL_NVIC_EnableIRQ+0x14>)
 800105a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800105e:	4770      	bx	lr
 8001060:	e000e100 	.word	0xe000e100

08001064 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001064:	3801      	subs	r0, #1
 8001066:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800106a:	d20a      	bcs.n	8001082 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800106e:	4a07      	ldr	r2, [pc, #28]	; (800108c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001070:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001072:	21f0      	movs	r1, #240	; 0xf0
 8001074:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001078:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800107c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001082:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	e000e010 	.word	0xe000e010
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001090:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001092:	2800      	cmp	r0, #0
 8001094:	d04e      	beq.n	8001134 <HAL_DMA_Init+0xa4>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001096:	6801      	ldr	r1, [r0, #0]
 8001098:	4b27      	ldr	r3, [pc, #156]	; (8001138 <HAL_DMA_Init+0xa8>)
 800109a:	4299      	cmp	r1, r3
 800109c:	f04f 0414 	mov.w	r4, #20
 80010a0:	d840      	bhi.n	8001124 <HAL_DMA_Init+0x94>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80010a2:	4a26      	ldr	r2, [pc, #152]	; (800113c <HAL_DMA_Init+0xac>)
 80010a4:	440a      	add	r2, r1
 80010a6:	fbb2 f2f4 	udiv	r2, r2, r4
 80010aa:	0092      	lsls	r2, r2, #2
 80010ac:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80010ae:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
 80010b2:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010b4:	2302      	movs	r3, #2
 80010b6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80010ba:	6884      	ldr	r4, [r0, #8]
 80010bc:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010be:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 80010c0:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 80010c2:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010c4:	432b      	orrs	r3, r5
 80010c6:	6945      	ldr	r5, [r0, #20]
 80010c8:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010ca:	6985      	ldr	r5, [r0, #24]
 80010cc:	432b      	orrs	r3, r5
 80010ce:	69c5      	ldr	r5, [r0, #28]
 80010d0:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80010d2:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80010d4:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 80010d8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80010dc:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 80010de:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80010e0:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 80010e4:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80010e6:	d014      	beq.n	8001112 <HAL_DMA_Init+0x82>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80010e8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80010ea:	4b15      	ldr	r3, [pc, #84]	; (8001140 <HAL_DMA_Init+0xb0>)
 80010ec:	429a      	cmp	r2, r3
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80010ee:	bf0c      	ite	eq
 80010f0:	4914      	ldreq	r1, [pc, #80]	; (8001144 <HAL_DMA_Init+0xb4>)
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80010f2:	4915      	ldrne	r1, [pc, #84]	; (8001148 <HAL_DMA_Init+0xb8>)
 80010f4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010f6:	680a      	ldr	r2, [r1, #0]
 80010f8:	f003 031c 	and.w	r3, r3, #28
 80010fc:	240f      	movs	r4, #15
 80010fe:	409c      	lsls	r4, r3
 8001100:	ea22 0204 	bic.w	r2, r2, r4
 8001104:	600a      	str	r2, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001106:	6842      	ldr	r2, [r0, #4]
 8001108:	680c      	ldr	r4, [r1, #0]
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	4323      	orrs	r3, r4
 8001110:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001112:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001114:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001116:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001118:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 800111c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 8001120:	4618      	mov	r0, r3
 8001122:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001124:	4b09      	ldr	r3, [pc, #36]	; (800114c <HAL_DMA_Init+0xbc>)
 8001126:	440b      	add	r3, r1
 8001128:	fbb3 f3f4 	udiv	r3, r3, r4
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001130:	4b07      	ldr	r3, [pc, #28]	; (8001150 <HAL_DMA_Init+0xc0>)
 8001132:	e7be      	b.n	80010b2 <HAL_DMA_Init+0x22>
    return HAL_ERROR;
 8001134:	2001      	movs	r0, #1
}
 8001136:	bd30      	pop	{r4, r5, pc}
 8001138:	40020407 	.word	0x40020407
 800113c:	bffdfff8 	.word	0xbffdfff8
 8001140:	40020000 	.word	0x40020000
 8001144:	400200a8 	.word	0x400200a8
 8001148:	400204a8 	.word	0x400204a8
 800114c:	bffdfbf8 	.word	0xbffdfbf8
 8001150:	40020400 	.word	0x40020400

08001154 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001154:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001156:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 800115a:	2c01      	cmp	r4, #1
 800115c:	d038      	beq.n	80011d0 <HAL_DMA_Start_IT+0x7c>

  if(HAL_DMA_STATE_READY == hdma->State)
 800115e:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
  __HAL_LOCK(hdma);
 8001162:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8001164:	b2ed      	uxtb	r5, r5
 8001166:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8001168:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
 800116c:	f04f 0600 	mov.w	r6, #0
 8001170:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 8001174:	d12a      	bne.n	80011cc <HAL_DMA_Start_IT+0x78>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001176:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800117a:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800117c:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800117e:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001180:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8001182:	f026 0601 	bic.w	r6, r6, #1
 8001186:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001188:	6c46      	ldr	r6, [r0, #68]	; 0x44
 800118a:	f006 061c 	and.w	r6, r6, #28
 800118e:	40b5      	lsls	r5, r6
 8001190:	607d      	str	r5, [r7, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001192:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001194:	6883      	ldr	r3, [r0, #8]
 8001196:	6805      	ldr	r5, [r0, #0]
 8001198:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 800119a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800119c:	bf0b      	itete	eq
 800119e:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80011a0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80011a2:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80011a4:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80011a6:	b14b      	cbz	r3, 80011bc <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011a8:	6823      	ldr	r3, [r4, #0]
 80011aa:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80011ae:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80011b0:	682b      	ldr	r3, [r5, #0]
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80011b8:	2000      	movs	r0, #0
 80011ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80011bc:	6823      	ldr	r3, [r4, #0]
 80011be:	f023 0304 	bic.w	r3, r3, #4
 80011c2:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80011c4:	6823      	ldr	r3, [r4, #0]
 80011c6:	f043 030a 	orr.w	r3, r3, #10
 80011ca:	e7f0      	b.n	80011ae <HAL_DMA_Start_IT+0x5a>
    __HAL_UNLOCK(hdma);
 80011cc:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 80011d0:	2002      	movs	r0, #2
}
 80011d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080011d4 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011d4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80011d6:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 80011d8:	6803      	ldr	r3, [r0, #0]
{
 80011da:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80011dc:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011e0:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80011e2:	681d      	ldr	r5, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80011e4:	2404      	movs	r4, #4
 80011e6:	4094      	lsls	r4, r2
 80011e8:	4226      	tst	r6, r4
 80011ea:	d00e      	beq.n	800120a <HAL_DMA_IRQHandler+0x36>
 80011ec:	f015 0f04 	tst.w	r5, #4
 80011f0:	d00b      	beq.n	800120a <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80011f6:	bf5e      	ittt	pl
 80011f8:	681a      	ldrpl	r2, [r3, #0]
 80011fa:	f022 0204 	bicpl.w	r2, r2, #4
 80011fe:	601a      	strpl	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8001200:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001202:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8001204:	b373      	cbz	r3, 8001264 <HAL_DMA_IRQHandler+0x90>
}
 8001206:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001208:	4718      	bx	r3
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800120a:	2402      	movs	r4, #2
 800120c:	4094      	lsls	r4, r2
 800120e:	4226      	tst	r6, r4
 8001210:	d012      	beq.n	8001238 <HAL_DMA_IRQHandler+0x64>
 8001212:	f015 0f02 	tst.w	r5, #2
 8001216:	d00f      	beq.n	8001238 <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	0695      	lsls	r5, r2, #26
 800121c:	d406      	bmi.n	800122c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	f022 020a 	bic.w	r2, r2, #10
 8001224:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001226:	2301      	movs	r3, #1
 8001228:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800122c:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800122e:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001230:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8001234:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001236:	e7e5      	b.n	8001204 <HAL_DMA_IRQHandler+0x30>
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001238:	2408      	movs	r4, #8
 800123a:	4094      	lsls	r4, r2
 800123c:	4234      	tst	r4, r6
 800123e:	d011      	beq.n	8001264 <HAL_DMA_IRQHandler+0x90>
 8001240:	072c      	lsls	r4, r5, #28
 8001242:	d50f      	bpl.n	8001264 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001244:	681c      	ldr	r4, [r3, #0]
 8001246:	f024 040e 	bic.w	r4, r4, #14
 800124a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800124c:	2301      	movs	r3, #1
 800124e:	fa03 f202 	lsl.w	r2, r3, r2
 8001252:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001254:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001256:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800125a:	2300      	movs	r3, #0
 800125c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8001260:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001262:	e7cf      	b.n	8001204 <HAL_DMA_IRQHandler+0x30>
}
 8001264:	bc70      	pop	{r4, r5, r6}
 8001266:	4770      	bx	lr

08001268 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800126c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800126e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001270:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800141c <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001274:	4c67      	ldr	r4, [pc, #412]	; (8001414 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001276:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8001278:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800127a:	9a01      	ldr	r2, [sp, #4]
 800127c:	40da      	lsrs	r2, r3
 800127e:	d102      	bne.n	8001286 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8001280:	b005      	add	sp, #20
 8001282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001286:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8001288:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800128a:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 800128c:	ea12 0e06 	ands.w	lr, r2, r6
 8001290:	f000 80b1 	beq.w	80013f6 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001294:	684a      	ldr	r2, [r1, #4]
 8001296:	f022 0710 	bic.w	r7, r2, #16
 800129a:	2f02      	cmp	r7, #2
 800129c:	d116      	bne.n	80012cc <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 800129e:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80012a2:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012a6:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80012aa:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012ae:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80012b2:	f04f 0c0f 	mov.w	ip, #15
 80012b6:	fa0c fc0a 	lsl.w	ip, ip, sl
 80012ba:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012be:	690d      	ldr	r5, [r1, #16]
 80012c0:	fa05 f50a 	lsl.w	r5, r5, sl
 80012c4:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 80012c8:	f8c9 5020 	str.w	r5, [r9, #32]
 80012cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012d0:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80012d2:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012d6:	fa05 f50c 	lsl.w	r5, r5, ip
 80012da:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012dc:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012e0:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012e4:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012e8:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012ea:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012ee:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80012f0:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012f4:	d811      	bhi.n	800131a <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 80012f6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80012f8:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012fc:	68cf      	ldr	r7, [r1, #12]
 80012fe:	fa07 f70c 	lsl.w	r7, r7, ip
 8001302:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001306:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001308:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800130a:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800130e:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001312:	409f      	lsls	r7, r3
 8001314:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001318:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800131a:	f1ba 0f03 	cmp.w	sl, #3
 800131e:	d107      	bne.n	8001330 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001320:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001322:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001326:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 800132a:	409f      	lsls	r7, r3
 800132c:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 800132e:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001330:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001332:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001334:	688e      	ldr	r6, [r1, #8]
 8001336:	fa06 f60c 	lsl.w	r6, r6, ip
 800133a:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 800133c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800133e:	00d5      	lsls	r5, r2, #3
 8001340:	d559      	bpl.n	80013f6 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001342:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001346:	f045 0501 	orr.w	r5, r5, #1
 800134a:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 800134e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001352:	f023 0603 	bic.w	r6, r3, #3
 8001356:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800135a:	f005 0501 	and.w	r5, r5, #1
 800135e:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001362:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001364:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001368:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 800136a:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800136c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001370:	270f      	movs	r7, #15
 8001372:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001376:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800137a:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800137e:	d03c      	beq.n	80013fa <HAL_GPIO_Init+0x192>
 8001380:	4d25      	ldr	r5, [pc, #148]	; (8001418 <HAL_GPIO_Init+0x1b0>)
 8001382:	42a8      	cmp	r0, r5
 8001384:	d03b      	beq.n	80013fe <HAL_GPIO_Init+0x196>
 8001386:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800138a:	42a8      	cmp	r0, r5
 800138c:	d039      	beq.n	8001402 <HAL_GPIO_Init+0x19a>
 800138e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001392:	42a8      	cmp	r0, r5
 8001394:	d037      	beq.n	8001406 <HAL_GPIO_Init+0x19e>
 8001396:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800139a:	42a8      	cmp	r0, r5
 800139c:	d035      	beq.n	800140a <HAL_GPIO_Init+0x1a2>
 800139e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013a2:	42a8      	cmp	r0, r5
 80013a4:	d033      	beq.n	800140e <HAL_GPIO_Init+0x1a6>
 80013a6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013aa:	42a8      	cmp	r0, r5
 80013ac:	bf14      	ite	ne
 80013ae:	2507      	movne	r5, #7
 80013b0:	2506      	moveq	r5, #6
 80013b2:	fa05 f50c 	lsl.w	r5, r5, ip
 80013b6:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80013b8:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80013ba:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80013bc:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013c0:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 80013c2:	bf54      	ite	pl
 80013c4:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80013c6:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80013ca:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 80013cc:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013ce:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 80013d0:	bf54      	ite	pl
 80013d2:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80013d4:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 80013d8:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80013da:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013dc:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 80013de:	bf54      	ite	pl
 80013e0:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80013e2:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 80013e6:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80013e8:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013ea:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 80013ec:	bf54      	ite	pl
 80013ee:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80013f0:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 80013f4:	60e5      	str	r5, [r4, #12]
    position++;
 80013f6:	3301      	adds	r3, #1
 80013f8:	e73f      	b.n	800127a <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013fa:	2500      	movs	r5, #0
 80013fc:	e7d9      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 80013fe:	2501      	movs	r5, #1
 8001400:	e7d7      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 8001402:	2502      	movs	r5, #2
 8001404:	e7d5      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 8001406:	2503      	movs	r5, #3
 8001408:	e7d3      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 800140a:	2504      	movs	r5, #4
 800140c:	e7d1      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 800140e:	2505      	movs	r5, #5
 8001410:	e7cf      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 8001412:	bf00      	nop
 8001414:	40010400 	.word	0x40010400
 8001418:	48000400 	.word	0x48000400
 800141c:	40021000 	.word	0x40021000

08001420 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001420:	b10a      	cbz	r2, 8001426 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001422:	6181      	str	r1, [r0, #24]
 8001424:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001426:	6281      	str	r1, [r0, #40]	; 0x28
 8001428:	4770      	bx	lr

0800142a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800142a:	6943      	ldr	r3, [r0, #20]
 800142c:	4059      	eors	r1, r3
 800142e:	6141      	str	r1, [r0, #20]
 8001430:	4770      	bx	lr

08001432 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001432:	6803      	ldr	r3, [r0, #0]
 8001434:	699a      	ldr	r2, [r3, #24]
 8001436:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001438:	bf44      	itt	mi
 800143a:	2200      	movmi	r2, #0
 800143c:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800143e:	699a      	ldr	r2, [r3, #24]
 8001440:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001442:	bf5e      	ittt	pl
 8001444:	699a      	ldrpl	r2, [r3, #24]
 8001446:	f042 0201 	orrpl.w	r2, r2, #1
 800144a:	619a      	strpl	r2, [r3, #24]
 800144c:	4770      	bx	lr

0800144e <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800144e:	b530      	push	{r4, r5, lr}
 8001450:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001452:	6805      	ldr	r5, [r0, #0]
 8001454:	4323      	orrs	r3, r4
 8001456:	0d64      	lsrs	r4, r4, #21
 8001458:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 800145c:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001460:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8001464:	6868      	ldr	r0, [r5, #4]
 8001466:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800146a:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 800146e:	4319      	orrs	r1, r3
 8001470:	f044 0403 	orr.w	r4, r4, #3
 8001474:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001478:	ea20 0404 	bic.w	r4, r0, r4
 800147c:	4321      	orrs	r1, r4
 800147e:	6069      	str	r1, [r5, #4]
 8001480:	bd30      	pop	{r4, r5, pc}

08001482 <I2C_WaitOnFlagUntilTimeout>:
{
 8001482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001486:	9f06      	ldr	r7, [sp, #24]
 8001488:	4604      	mov	r4, r0
 800148a:	4688      	mov	r8, r1
 800148c:	4616      	mov	r6, r2
 800148e:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001490:	6822      	ldr	r2, [r4, #0]
 8001492:	6993      	ldr	r3, [r2, #24]
 8001494:	ea38 0303 	bics.w	r3, r8, r3
 8001498:	bf0c      	ite	eq
 800149a:	2301      	moveq	r3, #1
 800149c:	2300      	movne	r3, #0
 800149e:	42b3      	cmp	r3, r6
 80014a0:	d002      	beq.n	80014a8 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80014a2:	2000      	movs	r0, #0
}
 80014a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80014a8:	1c6b      	adds	r3, r5, #1
 80014aa:	d0f2      	beq.n	8001492 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014ac:	f7ff f8a6 	bl	80005fc <HAL_GetTick>
 80014b0:	1bc0      	subs	r0, r0, r7
 80014b2:	4285      	cmp	r5, r0
 80014b4:	d301      	bcc.n	80014ba <I2C_WaitOnFlagUntilTimeout+0x38>
 80014b6:	2d00      	cmp	r5, #0
 80014b8:	d1ea      	bne.n	8001490 <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80014ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80014bc:	f043 0320 	orr.w	r3, r3, #32
 80014c0:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80014c2:	2320      	movs	r3, #32
 80014c4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80014c8:	2300      	movs	r3, #0
 80014ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80014ce:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80014d2:	2001      	movs	r0, #1
 80014d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080014d8 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80014d8:	6803      	ldr	r3, [r0, #0]
{
 80014da:	b570      	push	{r4, r5, r6, lr}
 80014dc:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80014de:	6998      	ldr	r0, [r3, #24]
 80014e0:	f010 0010 	ands.w	r0, r0, #16
{
 80014e4:	460d      	mov	r5, r1
 80014e6:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80014e8:	d116      	bne.n	8001518 <I2C_IsAcknowledgeFailed+0x40>
 80014ea:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 80014ec:	1c69      	adds	r1, r5, #1
 80014ee:	d014      	beq.n	800151a <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014f0:	f7ff f884 	bl	80005fc <HAL_GetTick>
 80014f4:	1b80      	subs	r0, r0, r6
 80014f6:	4285      	cmp	r5, r0
 80014f8:	d300      	bcc.n	80014fc <I2C_IsAcknowledgeFailed+0x24>
 80014fa:	b96d      	cbnz	r5, 8001518 <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80014fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80014fe:	f043 0320 	orr.w	r3, r3, #32
 8001502:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001504:	2320      	movs	r3, #32
 8001506:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800150a:	2300      	movs	r3, #0
 800150c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001510:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001514:	2001      	movs	r0, #1
}
 8001516:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001518:	6823      	ldr	r3, [r4, #0]
 800151a:	6999      	ldr	r1, [r3, #24]
 800151c:	068a      	lsls	r2, r1, #26
 800151e:	d5e5      	bpl.n	80014ec <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001520:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001522:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001524:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001526:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001528:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800152a:	f7ff ff82 	bl	8001432 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800152e:	6822      	ldr	r2, [r4, #0]
 8001530:	6853      	ldr	r3, [r2, #4]
 8001532:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001536:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800153a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800153e:	f023 0301 	bic.w	r3, r3, #1
 8001542:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001544:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001546:	f043 0304 	orr.w	r3, r3, #4
 800154a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800154c:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 8001550:	e7db      	b.n	800150a <I2C_IsAcknowledgeFailed+0x32>

08001552 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001552:	b570      	push	{r4, r5, r6, lr}
 8001554:	4604      	mov	r4, r0
 8001556:	460d      	mov	r5, r1
 8001558:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800155a:	6823      	ldr	r3, [r4, #0]
 800155c:	699b      	ldr	r3, [r3, #24]
 800155e:	079b      	lsls	r3, r3, #30
 8001560:	d501      	bpl.n	8001566 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001562:	2000      	movs	r0, #0
 8001564:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001566:	4632      	mov	r2, r6
 8001568:	4629      	mov	r1, r5
 800156a:	4620      	mov	r0, r4
 800156c:	f7ff ffb4 	bl	80014d8 <I2C_IsAcknowledgeFailed>
 8001570:	b9a0      	cbnz	r0, 800159c <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 8001572:	1c6a      	adds	r2, r5, #1
 8001574:	d0f1      	beq.n	800155a <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001576:	f7ff f841 	bl	80005fc <HAL_GetTick>
 800157a:	1b80      	subs	r0, r0, r6
 800157c:	4285      	cmp	r5, r0
 800157e:	d301      	bcc.n	8001584 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8001580:	2d00      	cmp	r5, #0
 8001582:	d1ea      	bne.n	800155a <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001584:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001586:	f043 0320 	orr.w	r3, r3, #32
 800158a:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800158c:	2320      	movs	r3, #32
 800158e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001592:	2300      	movs	r3, #0
 8001594:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001598:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800159c:	2001      	movs	r0, #1
}
 800159e:	bd70      	pop	{r4, r5, r6, pc}

080015a0 <I2C_RequestMemoryWrite>:
{
 80015a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80015a2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80015a4:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80015a6:	4b16      	ldr	r3, [pc, #88]	; (8001600 <I2C_RequestMemoryWrite+0x60>)
 80015a8:	9300      	str	r3, [sp, #0]
{
 80015aa:	4605      	mov	r5, r0
 80015ac:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80015ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015b2:	b2fa      	uxtb	r2, r7
 80015b4:	f7ff ff4b 	bl	800144e <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80015b8:	4632      	mov	r2, r6
 80015ba:	9908      	ldr	r1, [sp, #32]
 80015bc:	4628      	mov	r0, r5
 80015be:	f7ff ffc8 	bl	8001552 <I2C_WaitOnTXISFlagUntilTimeout>
 80015c2:	b110      	cbz	r0, 80015ca <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 80015c4:	2001      	movs	r0, #1
}
 80015c6:	b003      	add	sp, #12
 80015c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80015ca:	2f01      	cmp	r7, #1
 80015cc:	682b      	ldr	r3, [r5, #0]
 80015ce:	d10c      	bne.n	80015ea <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80015d0:	b2e4      	uxtb	r4, r4
 80015d2:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80015d4:	9b08      	ldr	r3, [sp, #32]
 80015d6:	9600      	str	r6, [sp, #0]
 80015d8:	2200      	movs	r2, #0
 80015da:	2180      	movs	r1, #128	; 0x80
 80015dc:	4628      	mov	r0, r5
 80015de:	f7ff ff50 	bl	8001482 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 80015e2:	3000      	adds	r0, #0
 80015e4:	bf18      	it	ne
 80015e6:	2001      	movne	r0, #1
 80015e8:	e7ed      	b.n	80015c6 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80015ea:	0a22      	lsrs	r2, r4, #8
 80015ec:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80015ee:	9908      	ldr	r1, [sp, #32]
 80015f0:	4632      	mov	r2, r6
 80015f2:	4628      	mov	r0, r5
 80015f4:	f7ff ffad 	bl	8001552 <I2C_WaitOnTXISFlagUntilTimeout>
 80015f8:	2800      	cmp	r0, #0
 80015fa:	d1e3      	bne.n	80015c4 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80015fc:	682b      	ldr	r3, [r5, #0]
 80015fe:	e7e7      	b.n	80015d0 <I2C_RequestMemoryWrite+0x30>
 8001600:	80002000 	.word	0x80002000

08001604 <I2C_RequestMemoryRead>:
{
 8001604:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001606:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001608:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800160a:	4b16      	ldr	r3, [pc, #88]	; (8001664 <I2C_RequestMemoryRead+0x60>)
 800160c:	9300      	str	r3, [sp, #0]
{
 800160e:	4605      	mov	r5, r0
 8001610:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001612:	2300      	movs	r3, #0
 8001614:	b2fa      	uxtb	r2, r7
 8001616:	f7ff ff1a 	bl	800144e <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800161a:	4632      	mov	r2, r6
 800161c:	9908      	ldr	r1, [sp, #32]
 800161e:	4628      	mov	r0, r5
 8001620:	f7ff ff97 	bl	8001552 <I2C_WaitOnTXISFlagUntilTimeout>
 8001624:	b110      	cbz	r0, 800162c <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8001626:	2001      	movs	r0, #1
}
 8001628:	b003      	add	sp, #12
 800162a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800162c:	2f01      	cmp	r7, #1
 800162e:	682b      	ldr	r3, [r5, #0]
 8001630:	d10c      	bne.n	800164c <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001632:	b2e4      	uxtb	r4, r4
 8001634:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001636:	9b08      	ldr	r3, [sp, #32]
 8001638:	9600      	str	r6, [sp, #0]
 800163a:	2200      	movs	r2, #0
 800163c:	2140      	movs	r1, #64	; 0x40
 800163e:	4628      	mov	r0, r5
 8001640:	f7ff ff1f 	bl	8001482 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001644:	3000      	adds	r0, #0
 8001646:	bf18      	it	ne
 8001648:	2001      	movne	r0, #1
 800164a:	e7ed      	b.n	8001628 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800164c:	0a22      	lsrs	r2, r4, #8
 800164e:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001650:	9908      	ldr	r1, [sp, #32]
 8001652:	4632      	mov	r2, r6
 8001654:	4628      	mov	r0, r5
 8001656:	f7ff ff7c 	bl	8001552 <I2C_WaitOnTXISFlagUntilTimeout>
 800165a:	2800      	cmp	r0, #0
 800165c:	d1e3      	bne.n	8001626 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800165e:	682b      	ldr	r3, [r5, #0]
 8001660:	e7e7      	b.n	8001632 <I2C_RequestMemoryRead+0x2e>
 8001662:	bf00      	nop
 8001664:	80002000 	.word	0x80002000

08001668 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001668:	b570      	push	{r4, r5, r6, lr}
 800166a:	4604      	mov	r4, r0
 800166c:	460d      	mov	r5, r1
 800166e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001670:	6823      	ldr	r3, [r4, #0]
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	069b      	lsls	r3, r3, #26
 8001676:	d501      	bpl.n	800167c <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8001678:	2000      	movs	r0, #0
 800167a:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800167c:	4632      	mov	r2, r6
 800167e:	4629      	mov	r1, r5
 8001680:	4620      	mov	r0, r4
 8001682:	f7ff ff29 	bl	80014d8 <I2C_IsAcknowledgeFailed>
 8001686:	b990      	cbnz	r0, 80016ae <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001688:	f7fe ffb8 	bl	80005fc <HAL_GetTick>
 800168c:	1b80      	subs	r0, r0, r6
 800168e:	4285      	cmp	r5, r0
 8001690:	d301      	bcc.n	8001696 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8001692:	2d00      	cmp	r5, #0
 8001694:	d1ec      	bne.n	8001670 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001696:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001698:	f043 0320 	orr.w	r3, r3, #32
 800169c:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800169e:	2320      	movs	r3, #32
 80016a0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016a4:	2300      	movs	r3, #0
 80016a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80016aa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80016ae:	2001      	movs	r0, #1
}
 80016b0:	bd70      	pop	{r4, r5, r6, pc}

080016b2 <HAL_I2C_Init>:
{
 80016b2:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 80016b4:	4604      	mov	r4, r0
 80016b6:	2800      	cmp	r0, #0
 80016b8:	d04a      	beq.n	8001750 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016ba:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80016be:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016c2:	b91b      	cbnz	r3, 80016cc <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 80016c4:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80016c8:	f003 fd76 	bl	80051b8 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80016cc:	2324      	movs	r3, #36	; 0x24
 80016ce:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80016d2:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80016d4:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	f022 0201 	bic.w	r2, r2, #1
 80016dc:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80016de:	6862      	ldr	r2, [r4, #4]
 80016e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80016e4:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80016e6:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80016e8:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80016ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80016f2:	d124      	bne.n	800173e <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80016f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80016f8:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80016fa:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80016fc:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80016fe:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001702:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001706:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001708:	68da      	ldr	r2, [r3, #12]
 800170a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800170e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001710:	6922      	ldr	r2, [r4, #16]
 8001712:	430a      	orrs	r2, r1
 8001714:	69a1      	ldr	r1, [r4, #24]
 8001716:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800171a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800171c:	6a21      	ldr	r1, [r4, #32]
 800171e:	69e2      	ldr	r2, [r4, #28]
 8001720:	430a      	orrs	r2, r1
 8001722:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	f042 0201 	orr.w	r2, r2, #1
 800172a:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800172c:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800172e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001730:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001732:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001736:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001738:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 800173c:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800173e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001742:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001744:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001746:	bf04      	itt	eq
 8001748:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 800174c:	605a      	streq	r2, [r3, #4]
 800174e:	e7d4      	b.n	80016fa <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001750:	2001      	movs	r0, #1
}
 8001752:	bd10      	pop	{r4, pc}

08001754 <HAL_I2C_Mem_Write>:
{
 8001754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001758:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800175a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800175e:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001760:	2b20      	cmp	r3, #32
{
 8001762:	4604      	mov	r4, r0
 8001764:	460f      	mov	r7, r1
 8001766:	9203      	str	r2, [sp, #12]
 8001768:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 800176c:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001770:	f040 80a5 	bne.w	80018be <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 8001774:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001776:	b113      	cbz	r3, 800177e <HAL_I2C_Mem_Write+0x2a>
 8001778:	f1ba 0f00 	cmp.w	sl, #0
 800177c:	d106      	bne.n	800178c <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800177e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001782:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8001784:	2001      	movs	r0, #1
}
 8001786:	b005      	add	sp, #20
 8001788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 800178c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001790:	2b01      	cmp	r3, #1
 8001792:	f000 8094 	beq.w	80018be <HAL_I2C_Mem_Write+0x16a>
 8001796:	2501      	movs	r5, #1
 8001798:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800179c:	f7fe ff2e 	bl	80005fc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80017a0:	2319      	movs	r3, #25
 80017a2:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80017a4:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80017a6:	462a      	mov	r2, r5
 80017a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017ac:	4620      	mov	r0, r4
 80017ae:	f7ff fe68 	bl	8001482 <I2C_WaitOnFlagUntilTimeout>
 80017b2:	4681      	mov	r9, r0
 80017b4:	2800      	cmp	r0, #0
 80017b6:	d1e5      	bne.n	8001784 <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80017b8:	2321      	movs	r3, #33	; 0x21
 80017ba:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80017be:	2340      	movs	r3, #64	; 0x40
 80017c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 80017c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017c6:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80017c8:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 80017ca:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80017cc:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80017d0:	9601      	str	r6, [sp, #4]
 80017d2:	f8cd 8000 	str.w	r8, [sp]
 80017d6:	465b      	mov	r3, fp
 80017d8:	9a03      	ldr	r2, [sp, #12]
 80017da:	4639      	mov	r1, r7
 80017dc:	4620      	mov	r0, r4
 80017de:	f7ff fedf 	bl	80015a0 <I2C_RequestMemoryWrite>
 80017e2:	b110      	cbz	r0, 80017ea <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 80017e4:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 80017e8:	e7cc      	b.n	8001784 <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017ea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	2bff      	cmp	r3, #255	; 0xff
 80017f0:	d955      	bls.n	800189e <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80017f2:	22ff      	movs	r2, #255	; 0xff
 80017f4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80017f6:	9000      	str	r0, [sp, #0]
 80017f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80017fc:	4639      	mov	r1, r7
 80017fe:	4620      	mov	r0, r4
 8001800:	f7ff fe25 	bl	800144e <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001804:	4632      	mov	r2, r6
 8001806:	4641      	mov	r1, r8
 8001808:	4620      	mov	r0, r4
 800180a:	f7ff fea2 	bl	8001552 <I2C_WaitOnTXISFlagUntilTimeout>
 800180e:	2800      	cmp	r0, #0
 8001810:	d1b8      	bne.n	8001784 <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001812:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001814:	6822      	ldr	r2, [r4, #0]
 8001816:	f813 1b01 	ldrb.w	r1, [r3], #1
 800181a:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 800181c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800181e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001820:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001822:	3b01      	subs	r3, #1
 8001824:	b29b      	uxth	r3, r3
 8001826:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001828:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800182a:	3a01      	subs	r2, #1
 800182c:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800182e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001830:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001832:	b1ab      	cbz	r3, 8001860 <HAL_I2C_Mem_Write+0x10c>
 8001834:	b9a2      	cbnz	r2, 8001860 <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001836:	9600      	str	r6, [sp, #0]
 8001838:	4643      	mov	r3, r8
 800183a:	2180      	movs	r1, #128	; 0x80
 800183c:	4620      	mov	r0, r4
 800183e:	f7ff fe20 	bl	8001482 <I2C_WaitOnFlagUntilTimeout>
 8001842:	2800      	cmp	r0, #0
 8001844:	d19e      	bne.n	8001784 <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001846:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001848:	b29b      	uxth	r3, r3
 800184a:	2bff      	cmp	r3, #255	; 0xff
 800184c:	d92f      	bls.n	80018ae <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800184e:	22ff      	movs	r2, #255	; 0xff
 8001850:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001852:	9000      	str	r0, [sp, #0]
 8001854:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001858:	4639      	mov	r1, r7
 800185a:	4620      	mov	r0, r4
 800185c:	f7ff fdf7 	bl	800144e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001860:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001862:	b29b      	uxth	r3, r3
 8001864:	2b00      	cmp	r3, #0
 8001866:	d1cd      	bne.n	8001804 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001868:	4632      	mov	r2, r6
 800186a:	4641      	mov	r1, r8
 800186c:	4620      	mov	r0, r4
 800186e:	f7ff fefb 	bl	8001668 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001872:	2800      	cmp	r0, #0
 8001874:	d186      	bne.n	8001784 <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001876:	6823      	ldr	r3, [r4, #0]
 8001878:	2120      	movs	r1, #32
 800187a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800187c:	685a      	ldr	r2, [r3, #4]
 800187e:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001882:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001886:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800188a:	f022 0201 	bic.w	r2, r2, #1
 800188e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001890:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001894:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001898:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800189c:	e773      	b.n	8001786 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 800189e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018a0:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80018a2:	b292      	uxth	r2, r2
 80018a4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018aa:	b2d2      	uxtb	r2, r2
 80018ac:	e7a6      	b.n	80017fc <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 80018ae:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018b0:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80018b2:	b292      	uxth	r2, r2
 80018b4:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018ba:	b2d2      	uxtb	r2, r2
 80018bc:	e7cc      	b.n	8001858 <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 80018be:	2002      	movs	r0, #2
 80018c0:	e761      	b.n	8001786 <HAL_I2C_Mem_Write+0x32>
	...

080018c4 <HAL_I2C_Mem_Read>:
{
 80018c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018c8:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80018ca:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80018ce:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 80018d0:	2b20      	cmp	r3, #32
{
 80018d2:	4604      	mov	r4, r0
 80018d4:	460f      	mov	r7, r1
 80018d6:	9203      	str	r2, [sp, #12]
 80018d8:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 80018dc:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 80018e0:	f040 80a9 	bne.w	8001a36 <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 80018e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80018e6:	b113      	cbz	r3, 80018ee <HAL_I2C_Mem_Read+0x2a>
 80018e8:	f1ba 0f00 	cmp.w	sl, #0
 80018ec:	d106      	bne.n	80018fc <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80018ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018f2:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 80018f4:	2001      	movs	r0, #1
}
 80018f6:	b005      	add	sp, #20
 80018f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 80018fc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001900:	2b01      	cmp	r3, #1
 8001902:	f000 8098 	beq.w	8001a36 <HAL_I2C_Mem_Read+0x172>
 8001906:	2501      	movs	r5, #1
 8001908:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800190c:	f7fe fe76 	bl	80005fc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001910:	2319      	movs	r3, #25
 8001912:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001914:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001916:	462a      	mov	r2, r5
 8001918:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800191c:	4620      	mov	r0, r4
 800191e:	f7ff fdb0 	bl	8001482 <I2C_WaitOnFlagUntilTimeout>
 8001922:	4681      	mov	r9, r0
 8001924:	2800      	cmp	r0, #0
 8001926:	d1e5      	bne.n	80018f4 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001928:	2322      	movs	r3, #34	; 0x22
 800192a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800192e:	2340      	movs	r3, #64	; 0x40
 8001930:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001934:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001936:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001938:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800193a:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 800193c:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001940:	9601      	str	r6, [sp, #4]
 8001942:	f8cd 8000 	str.w	r8, [sp]
 8001946:	465b      	mov	r3, fp
 8001948:	9a03      	ldr	r2, [sp, #12]
 800194a:	4639      	mov	r1, r7
 800194c:	4620      	mov	r0, r4
 800194e:	f7ff fe59 	bl	8001604 <I2C_RequestMemoryRead>
 8001952:	b110      	cbz	r0, 800195a <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 8001954:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8001958:	e7cc      	b.n	80018f4 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800195a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800195c:	b29b      	uxth	r3, r3
 800195e:	2bff      	cmp	r3, #255	; 0xff
 8001960:	4b36      	ldr	r3, [pc, #216]	; (8001a3c <HAL_I2C_Mem_Read+0x178>)
 8001962:	d958      	bls.n	8001a16 <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001964:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001966:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001968:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800196a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800196e:	4639      	mov	r1, r7
 8001970:	4620      	mov	r0, r4
 8001972:	f7ff fd6c 	bl	800144e <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001976:	9600      	str	r6, [sp, #0]
 8001978:	4643      	mov	r3, r8
 800197a:	2200      	movs	r2, #0
 800197c:	2104      	movs	r1, #4
 800197e:	4620      	mov	r0, r4
 8001980:	f7ff fd7f 	bl	8001482 <I2C_WaitOnFlagUntilTimeout>
 8001984:	2800      	cmp	r0, #0
 8001986:	d1b5      	bne.n	80018f4 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001988:	6822      	ldr	r2, [r4, #0]
 800198a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800198c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800198e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8001990:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001992:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001994:	3301      	adds	r3, #1
 8001996:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001998:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800199a:	3b01      	subs	r3, #1
 800199c:	b29b      	uxth	r3, r3
 800199e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80019a2:	3a01      	subs	r2, #1
 80019a4:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019a6:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80019a8:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019aa:	b1ab      	cbz	r3, 80019d8 <HAL_I2C_Mem_Read+0x114>
 80019ac:	b9a2      	cbnz	r2, 80019d8 <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019ae:	9600      	str	r6, [sp, #0]
 80019b0:	4643      	mov	r3, r8
 80019b2:	2180      	movs	r1, #128	; 0x80
 80019b4:	4620      	mov	r0, r4
 80019b6:	f7ff fd64 	bl	8001482 <I2C_WaitOnFlagUntilTimeout>
 80019ba:	2800      	cmp	r0, #0
 80019bc:	d19a      	bne.n	80018f4 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	2bff      	cmp	r3, #255	; 0xff
 80019c4:	d92f      	bls.n	8001a26 <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80019c6:	22ff      	movs	r2, #255	; 0xff
 80019c8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80019ca:	9000      	str	r0, [sp, #0]
 80019cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80019d0:	4639      	mov	r1, r7
 80019d2:	4620      	mov	r0, r4
 80019d4:	f7ff fd3b 	bl	800144e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80019d8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019da:	b29b      	uxth	r3, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d1ca      	bne.n	8001976 <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019e0:	4632      	mov	r2, r6
 80019e2:	4641      	mov	r1, r8
 80019e4:	4620      	mov	r0, r4
 80019e6:	f7ff fe3f 	bl	8001668 <I2C_WaitOnSTOPFlagUntilTimeout>
 80019ea:	2800      	cmp	r0, #0
 80019ec:	d182      	bne.n	80018f4 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019ee:	6823      	ldr	r3, [r4, #0]
 80019f0:	2120      	movs	r1, #32
 80019f2:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80019fa:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80019fe:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001a02:	f022 0201 	bic.w	r2, r2, #1
 8001a06:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001a08:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001a0c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a10:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001a14:	e76f      	b.n	80018f6 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8001a16:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001a18:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001a1a:	b292      	uxth	r2, r2
 8001a1c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001a1e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	e7a3      	b.n	800196e <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 8001a26:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a28:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001a2a:	b292      	uxth	r2, r2
 8001a2c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a32:	b2d2      	uxtb	r2, r2
 8001a34:	e7cc      	b.n	80019d0 <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 8001a36:	2002      	movs	r0, #2
 8001a38:	e75d      	b.n	80018f6 <HAL_I2C_Mem_Read+0x32>
 8001a3a:	bf00      	nop
 8001a3c:	80002400 	.word	0x80002400

08001a40 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a40:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	2a20      	cmp	r2, #32
{
 8001a48:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a4a:	d11d      	bne.n	8001a88 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a4c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d019      	beq.n	8001a88 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a54:	2324      	movs	r3, #36	; 0x24
 8001a56:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a5a:	6803      	ldr	r3, [r0, #0]
 8001a5c:	681c      	ldr	r4, [r3, #0]
 8001a5e:	f024 0401 	bic.w	r4, r4, #1
 8001a62:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001a64:	681c      	ldr	r4, [r3, #0]
 8001a66:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8001a6a:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001a6c:	681c      	ldr	r4, [r3, #0]
 8001a6e:	4321      	orrs	r1, r4
 8001a70:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a72:	6819      	ldr	r1, [r3, #0]
 8001a74:	f041 0101 	orr.w	r1, r1, #1
 8001a78:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a7a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001a7c:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001a80:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001a84:	4618      	mov	r0, r3
 8001a86:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001a88:	2002      	movs	r0, #2
  }
}
 8001a8a:	bd10      	pop	{r4, pc}

08001a8c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001a8c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a8e:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001a92:	b2e4      	uxtb	r4, r4
 8001a94:	2c20      	cmp	r4, #32
 8001a96:	d11c      	bne.n	8001ad2 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a98:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d018      	beq.n	8001ad2 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001aa0:	2324      	movs	r3, #36	; 0x24
 8001aa2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001aa6:	6803      	ldr	r3, [r0, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	f022 0201 	bic.w	r2, r2, #1
 8001aae:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ab0:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ab2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001ab6:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001aba:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	f042 0201 	orr.w	r2, r2, #1
 8001ac2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ac4:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001ac6:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001aca:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001ace:	4618      	mov	r0, r3
 8001ad0:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001ad2:	2002      	movs	r0, #2
  }
}
 8001ad4:	bd10      	pop	{r4, pc}
	...

08001ad8 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ad8:	4b02      	ldr	r3, [pc, #8]	; (8001ae4 <HAL_PWREx_GetVoltageRange+0xc>)
 8001ada:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001adc:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	40007000 	.word	0x40007000

08001ae8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ae8:	4b17      	ldr	r3, [pc, #92]	; (8001b48 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001aea:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001aec:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001af0:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001af4:	d11c      	bne.n	8001b30 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001af6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001afa:	d015      	beq.n	8001b28 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001b02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b06:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b08:	4a10      	ldr	r2, [pc, #64]	; (8001b4c <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001b0a:	6811      	ldr	r1, [r2, #0]
 8001b0c:	2232      	movs	r2, #50	; 0x32
 8001b0e:	434a      	muls	r2, r1
 8001b10:	490f      	ldr	r1, [pc, #60]	; (8001b50 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8001b12:	fbb2 f2f1 	udiv	r2, r2, r1
 8001b16:	4619      	mov	r1, r3
 8001b18:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b1a:	6958      	ldr	r0, [r3, #20]
 8001b1c:	0540      	lsls	r0, r0, #21
 8001b1e:	d500      	bpl.n	8001b22 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8001b20:	b922      	cbnz	r2, 8001b2c <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b22:	694b      	ldr	r3, [r1, #20]
 8001b24:	055b      	lsls	r3, r3, #21
 8001b26:	d40d      	bmi.n	8001b44 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001b28:	2000      	movs	r0, #0
 8001b2a:	4770      	bx	lr
        wait_loop_index--;
 8001b2c:	3a01      	subs	r2, #1
 8001b2e:	e7f4      	b.n	8001b1a <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b30:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b34:	bf1f      	itttt	ne
 8001b36:	681a      	ldrne	r2, [r3, #0]
 8001b38:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001b3c:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001b40:	601a      	strne	r2, [r3, #0]
 8001b42:	e7f1      	b.n	8001b28 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8001b44:	2003      	movs	r0, #3
}
 8001b46:	4770      	bx	lr
 8001b48:	40007000 	.word	0x40007000
 8001b4c:	20000028 	.word	0x20000028
 8001b50:	000f4240 	.word	0x000f4240

08001b54 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001b54:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001b56:	4d1e      	ldr	r5, [pc, #120]	; (8001bd0 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001b58:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001b5a:	00da      	lsls	r2, r3, #3
{
 8001b5c:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001b5e:	d518      	bpl.n	8001b92 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001b60:	f7ff ffba 	bl	8001ad8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b64:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001b68:	d123      	bne.n	8001bb2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001b6a:	2c80      	cmp	r4, #128	; 0x80
 8001b6c:	d929      	bls.n	8001bc2 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001b6e:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b70:	bf8c      	ite	hi
 8001b72:	2002      	movhi	r0, #2
 8001b74:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001b76:	4a17      	ldr	r2, [pc, #92]	; (8001bd4 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8001b78:	6813      	ldr	r3, [r2, #0]
 8001b7a:	f023 0307 	bic.w	r3, r3, #7
 8001b7e:	4303      	orrs	r3, r0
 8001b80:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001b82:	6813      	ldr	r3, [r2, #0]
 8001b84:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8001b88:	1a18      	subs	r0, r3, r0
 8001b8a:	bf18      	it	ne
 8001b8c:	2001      	movne	r0, #1
 8001b8e:	b003      	add	sp, #12
 8001b90:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b92:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b98:	65ab      	str	r3, [r5, #88]	; 0x58
 8001b9a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba0:	9301      	str	r3, [sp, #4]
 8001ba2:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001ba4:	f7ff ff98 	bl	8001ad8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ba8:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001baa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bae:	65ab      	str	r3, [r5, #88]	; 0x58
 8001bb0:	e7d8      	b.n	8001b64 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8001bb2:	2c80      	cmp	r4, #128	; 0x80
 8001bb4:	d807      	bhi.n	8001bc6 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8001bb6:	d008      	beq.n	8001bca <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8001bb8:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001bbc:	4258      	negs	r0, r3
 8001bbe:	4158      	adcs	r0, r3
 8001bc0:	e7d9      	b.n	8001b76 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	e7d7      	b.n	8001b76 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001bc6:	2003      	movs	r0, #3
 8001bc8:	e7d5      	b.n	8001b76 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001bca:	2002      	movs	r0, #2
 8001bcc:	e7d3      	b.n	8001b76 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8001bce:	bf00      	nop
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40022000 	.word	0x40022000

08001bd8 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bd8:	4b25      	ldr	r3, [pc, #148]	; (8001c70 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bda:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bdc:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001bde:	f012 020c 	ands.w	r2, r2, #12
 8001be2:	d005      	beq.n	8001bf0 <HAL_RCC_GetSysClockFreq+0x18>
 8001be4:	2a0c      	cmp	r2, #12
 8001be6:	d115      	bne.n	8001c14 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001be8:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001bec:	2901      	cmp	r1, #1
 8001bee:	d118      	bne.n	8001c22 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001bf0:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8001bf2:	4820      	ldr	r0, [pc, #128]	; (8001c74 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001bf4:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001bf6:	bf55      	itete	pl
 8001bf8:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001bfc:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001bfe:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001c02:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8001c06:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c0a:	b382      	cbz	r2, 8001c6e <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001c0c:	2a0c      	cmp	r2, #12
 8001c0e:	d009      	beq.n	8001c24 <HAL_RCC_GetSysClockFreq+0x4c>
 8001c10:	2000      	movs	r0, #0
  return sysclockfreq;
 8001c12:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001c14:	2a04      	cmp	r2, #4
 8001c16:	d029      	beq.n	8001c6c <HAL_RCC_GetSysClockFreq+0x94>
 8001c18:	2a08      	cmp	r2, #8
 8001c1a:	4817      	ldr	r0, [pc, #92]	; (8001c78 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001c1c:	bf18      	it	ne
 8001c1e:	2000      	movne	r0, #0
 8001c20:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c22:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c24:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c26:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c28:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c2c:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8001c30:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c32:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8001c36:	d005      	beq.n	8001c44 <HAL_RCC_GetSysClockFreq+0x6c>
 8001c38:	2903      	cmp	r1, #3
 8001c3a:	d012      	beq.n	8001c62 <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c3c:	68d9      	ldr	r1, [r3, #12]
 8001c3e:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001c42:	e003      	b.n	8001c4c <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c44:	68d9      	ldr	r1, [r3, #12]
 8001c46:	480d      	ldr	r0, [pc, #52]	; (8001c7c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001c48:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c4c:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c4e:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c52:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001c56:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c58:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c5a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8001c5c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001c60:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c62:	68d9      	ldr	r1, [r3, #12]
 8001c64:	4804      	ldr	r0, [pc, #16]	; (8001c78 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001c66:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001c6a:	e7ef      	b.n	8001c4c <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8001c6c:	4803      	ldr	r0, [pc, #12]	; (8001c7c <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8001c6e:	4770      	bx	lr
 8001c70:	40021000 	.word	0x40021000
 8001c74:	08006ff4 	.word	0x08006ff4
 8001c78:	007a1200 	.word	0x007a1200
 8001c7c:	00f42400 	.word	0x00f42400

08001c80 <HAL_RCC_OscConfig>:
{
 8001c80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001c84:	4605      	mov	r5, r0
 8001c86:	b918      	cbnz	r0, 8001c90 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001c88:	2001      	movs	r0, #1
}
 8001c8a:	b003      	add	sp, #12
 8001c8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c90:	4ca5      	ldr	r4, [pc, #660]	; (8001f28 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c92:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c94:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c96:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c98:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c9a:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c9e:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ca2:	d53c      	bpl.n	8001d1e <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ca4:	b11e      	cbz	r6, 8001cae <HAL_RCC_OscConfig+0x2e>
 8001ca6:	2e0c      	cmp	r6, #12
 8001ca8:	d163      	bne.n	8001d72 <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001caa:	2f01      	cmp	r7, #1
 8001cac:	d161      	bne.n	8001d72 <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cae:	6823      	ldr	r3, [r4, #0]
 8001cb0:	0798      	lsls	r0, r3, #30
 8001cb2:	d502      	bpl.n	8001cba <HAL_RCC_OscConfig+0x3a>
 8001cb4:	69ab      	ldr	r3, [r5, #24]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d0e6      	beq.n	8001c88 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001cba:	6823      	ldr	r3, [r4, #0]
 8001cbc:	6a28      	ldr	r0, [r5, #32]
 8001cbe:	0719      	lsls	r1, r3, #28
 8001cc0:	bf56      	itet	pl
 8001cc2:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001cc6:	6823      	ldrmi	r3, [r4, #0]
 8001cc8:	091b      	lsrpl	r3, r3, #4
 8001cca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cce:	4283      	cmp	r3, r0
 8001cd0:	d23a      	bcs.n	8001d48 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001cd2:	f7ff ff3f 	bl	8001b54 <RCC_SetFlashLatencyFromMSIRange>
 8001cd6:	2800      	cmp	r0, #0
 8001cd8:	d1d6      	bne.n	8001c88 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cda:	6823      	ldr	r3, [r4, #0]
 8001cdc:	f043 0308 	orr.w	r3, r3, #8
 8001ce0:	6023      	str	r3, [r4, #0]
 8001ce2:	6823      	ldr	r3, [r4, #0]
 8001ce4:	6a2a      	ldr	r2, [r5, #32]
 8001ce6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001cea:	4313      	orrs	r3, r2
 8001cec:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cee:	6863      	ldr	r3, [r4, #4]
 8001cf0:	69ea      	ldr	r2, [r5, #28]
 8001cf2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001cf6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001cfa:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cfc:	f7ff ff6c 	bl	8001bd8 <HAL_RCC_GetSysClockFreq>
 8001d00:	68a3      	ldr	r3, [r4, #8]
 8001d02:	4a8a      	ldr	r2, [pc, #552]	; (8001f2c <HAL_RCC_OscConfig+0x2ac>)
 8001d04:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001d08:	5cd3      	ldrb	r3, [r2, r3]
 8001d0a:	f003 031f 	and.w	r3, r3, #31
 8001d0e:	40d8      	lsrs	r0, r3
 8001d10:	4b87      	ldr	r3, [pc, #540]	; (8001f30 <HAL_RCC_OscConfig+0x2b0>)
 8001d12:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001d14:	2000      	movs	r0, #0
 8001d16:	f7fe fc3b 	bl	8000590 <HAL_InitTick>
        if(status != HAL_OK)
 8001d1a:	2800      	cmp	r0, #0
 8001d1c:	d1b5      	bne.n	8001c8a <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d1e:	682b      	ldr	r3, [r5, #0]
 8001d20:	07d8      	lsls	r0, r3, #31
 8001d22:	d45d      	bmi.n	8001de0 <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d24:	682b      	ldr	r3, [r5, #0]
 8001d26:	0799      	lsls	r1, r3, #30
 8001d28:	f100 809c 	bmi.w	8001e64 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d2c:	682b      	ldr	r3, [r5, #0]
 8001d2e:	0718      	lsls	r0, r3, #28
 8001d30:	f100 80d0 	bmi.w	8001ed4 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d34:	682b      	ldr	r3, [r5, #0]
 8001d36:	0759      	lsls	r1, r3, #29
 8001d38:	f100 80fc 	bmi.w	8001f34 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d3c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f040 8165 	bne.w	800200e <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8001d44:	2000      	movs	r0, #0
 8001d46:	e7a0      	b.n	8001c8a <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d48:	6823      	ldr	r3, [r4, #0]
 8001d4a:	f043 0308 	orr.w	r3, r3, #8
 8001d4e:	6023      	str	r3, [r4, #0]
 8001d50:	6823      	ldr	r3, [r4, #0]
 8001d52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001d56:	4303      	orrs	r3, r0
 8001d58:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d5a:	6863      	ldr	r3, [r4, #4]
 8001d5c:	69ea      	ldr	r2, [r5, #28]
 8001d5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d62:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001d66:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d68:	f7ff fef4 	bl	8001b54 <RCC_SetFlashLatencyFromMSIRange>
 8001d6c:	2800      	cmp	r0, #0
 8001d6e:	d0c5      	beq.n	8001cfc <HAL_RCC_OscConfig+0x7c>
 8001d70:	e78a      	b.n	8001c88 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d72:	69ab      	ldr	r3, [r5, #24]
 8001d74:	b31b      	cbz	r3, 8001dbe <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8001d76:	6823      	ldr	r3, [r4, #0]
 8001d78:	f043 0301 	orr.w	r3, r3, #1
 8001d7c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001d7e:	f7fe fc3d 	bl	80005fc <HAL_GetTick>
 8001d82:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d84:	6823      	ldr	r3, [r4, #0]
 8001d86:	079a      	lsls	r2, r3, #30
 8001d88:	d511      	bpl.n	8001dae <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d8a:	6823      	ldr	r3, [r4, #0]
 8001d8c:	f043 0308 	orr.w	r3, r3, #8
 8001d90:	6023      	str	r3, [r4, #0]
 8001d92:	6823      	ldr	r3, [r4, #0]
 8001d94:	6a2a      	ldr	r2, [r5, #32]
 8001d96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d9e:	6863      	ldr	r3, [r4, #4]
 8001da0:	69ea      	ldr	r2, [r5, #28]
 8001da2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001da6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001daa:	6063      	str	r3, [r4, #4]
 8001dac:	e7b7      	b.n	8001d1e <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dae:	f7fe fc25 	bl	80005fc <HAL_GetTick>
 8001db2:	eba0 0008 	sub.w	r0, r0, r8
 8001db6:	2802      	cmp	r0, #2
 8001db8:	d9e4      	bls.n	8001d84 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8001dba:	2003      	movs	r0, #3
 8001dbc:	e765      	b.n	8001c8a <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8001dbe:	6823      	ldr	r3, [r4, #0]
 8001dc0:	f023 0301 	bic.w	r3, r3, #1
 8001dc4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001dc6:	f7fe fc19 	bl	80005fc <HAL_GetTick>
 8001dca:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001dcc:	6823      	ldr	r3, [r4, #0]
 8001dce:	079b      	lsls	r3, r3, #30
 8001dd0:	d5a5      	bpl.n	8001d1e <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dd2:	f7fe fc13 	bl	80005fc <HAL_GetTick>
 8001dd6:	eba0 0008 	sub.w	r0, r0, r8
 8001dda:	2802      	cmp	r0, #2
 8001ddc:	d9f6      	bls.n	8001dcc <HAL_RCC_OscConfig+0x14c>
 8001dde:	e7ec      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001de0:	2e08      	cmp	r6, #8
 8001de2:	d003      	beq.n	8001dec <HAL_RCC_OscConfig+0x16c>
 8001de4:	2e0c      	cmp	r6, #12
 8001de6:	d108      	bne.n	8001dfa <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001de8:	2f03      	cmp	r7, #3
 8001dea:	d106      	bne.n	8001dfa <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dec:	6823      	ldr	r3, [r4, #0]
 8001dee:	039a      	lsls	r2, r3, #14
 8001df0:	d598      	bpl.n	8001d24 <HAL_RCC_OscConfig+0xa4>
 8001df2:	686b      	ldr	r3, [r5, #4]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d195      	bne.n	8001d24 <HAL_RCC_OscConfig+0xa4>
 8001df8:	e746      	b.n	8001c88 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dfa:	686b      	ldr	r3, [r5, #4]
 8001dfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e00:	d110      	bne.n	8001e24 <HAL_RCC_OscConfig+0x1a4>
 8001e02:	6823      	ldr	r3, [r4, #0]
 8001e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e08:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e0a:	f7fe fbf7 	bl	80005fc <HAL_GetTick>
 8001e0e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e10:	6823      	ldr	r3, [r4, #0]
 8001e12:	039b      	lsls	r3, r3, #14
 8001e14:	d486      	bmi.n	8001d24 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e16:	f7fe fbf1 	bl	80005fc <HAL_GetTick>
 8001e1a:	eba0 0008 	sub.w	r0, r0, r8
 8001e1e:	2864      	cmp	r0, #100	; 0x64
 8001e20:	d9f6      	bls.n	8001e10 <HAL_RCC_OscConfig+0x190>
 8001e22:	e7ca      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e28:	d104      	bne.n	8001e34 <HAL_RCC_OscConfig+0x1b4>
 8001e2a:	6823      	ldr	r3, [r4, #0]
 8001e2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e30:	6023      	str	r3, [r4, #0]
 8001e32:	e7e6      	b.n	8001e02 <HAL_RCC_OscConfig+0x182>
 8001e34:	6822      	ldr	r2, [r4, #0]
 8001e36:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001e3a:	6022      	str	r2, [r4, #0]
 8001e3c:	6822      	ldr	r2, [r4, #0]
 8001e3e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e42:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d1e0      	bne.n	8001e0a <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8001e48:	f7fe fbd8 	bl	80005fc <HAL_GetTick>
 8001e4c:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e4e:	6823      	ldr	r3, [r4, #0]
 8001e50:	0398      	lsls	r0, r3, #14
 8001e52:	f57f af67 	bpl.w	8001d24 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e56:	f7fe fbd1 	bl	80005fc <HAL_GetTick>
 8001e5a:	eba0 0008 	sub.w	r0, r0, r8
 8001e5e:	2864      	cmp	r0, #100	; 0x64
 8001e60:	d9f5      	bls.n	8001e4e <HAL_RCC_OscConfig+0x1ce>
 8001e62:	e7aa      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001e64:	2e04      	cmp	r6, #4
 8001e66:	d003      	beq.n	8001e70 <HAL_RCC_OscConfig+0x1f0>
 8001e68:	2e0c      	cmp	r6, #12
 8001e6a:	d110      	bne.n	8001e8e <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8001e6c:	2f02      	cmp	r7, #2
 8001e6e:	d10e      	bne.n	8001e8e <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e70:	6823      	ldr	r3, [r4, #0]
 8001e72:	0559      	lsls	r1, r3, #21
 8001e74:	d503      	bpl.n	8001e7e <HAL_RCC_OscConfig+0x1fe>
 8001e76:	68eb      	ldr	r3, [r5, #12]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f43f af05 	beq.w	8001c88 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e7e:	6863      	ldr	r3, [r4, #4]
 8001e80:	692a      	ldr	r2, [r5, #16]
 8001e82:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001e86:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001e8a:	6063      	str	r3, [r4, #4]
 8001e8c:	e74e      	b.n	8001d2c <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e8e:	68eb      	ldr	r3, [r5, #12]
 8001e90:	b17b      	cbz	r3, 8001eb2 <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8001e92:	6823      	ldr	r3, [r4, #0]
 8001e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e98:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e9a:	f7fe fbaf 	bl	80005fc <HAL_GetTick>
 8001e9e:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ea0:	6823      	ldr	r3, [r4, #0]
 8001ea2:	055a      	lsls	r2, r3, #21
 8001ea4:	d4eb      	bmi.n	8001e7e <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ea6:	f7fe fba9 	bl	80005fc <HAL_GetTick>
 8001eaa:	1bc0      	subs	r0, r0, r7
 8001eac:	2802      	cmp	r0, #2
 8001eae:	d9f7      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x220>
 8001eb0:	e783      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 8001eb2:	6823      	ldr	r3, [r4, #0]
 8001eb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001eb8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001eba:	f7fe fb9f 	bl	80005fc <HAL_GetTick>
 8001ebe:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ec0:	6823      	ldr	r3, [r4, #0]
 8001ec2:	055b      	lsls	r3, r3, #21
 8001ec4:	f57f af32 	bpl.w	8001d2c <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ec8:	f7fe fb98 	bl	80005fc <HAL_GetTick>
 8001ecc:	1bc0      	subs	r0, r0, r7
 8001ece:	2802      	cmp	r0, #2
 8001ed0:	d9f6      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x240>
 8001ed2:	e772      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ed4:	696b      	ldr	r3, [r5, #20]
 8001ed6:	b19b      	cbz	r3, 8001f00 <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8001ed8:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001ee4:	f7fe fb8a 	bl	80005fc <HAL_GetTick>
 8001ee8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eea:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001eee:	079a      	lsls	r2, r3, #30
 8001ef0:	f53f af20 	bmi.w	8001d34 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ef4:	f7fe fb82 	bl	80005fc <HAL_GetTick>
 8001ef8:	1bc0      	subs	r0, r0, r7
 8001efa:	2802      	cmp	r0, #2
 8001efc:	d9f5      	bls.n	8001eea <HAL_RCC_OscConfig+0x26a>
 8001efe:	e75c      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 8001f00:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001f04:	f023 0301 	bic.w	r3, r3, #1
 8001f08:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001f0c:	f7fe fb76 	bl	80005fc <HAL_GetTick>
 8001f10:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f12:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001f16:	079b      	lsls	r3, r3, #30
 8001f18:	f57f af0c 	bpl.w	8001d34 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f1c:	f7fe fb6e 	bl	80005fc <HAL_GetTick>
 8001f20:	1bc0      	subs	r0, r0, r7
 8001f22:	2802      	cmp	r0, #2
 8001f24:	d9f5      	bls.n	8001f12 <HAL_RCC_OscConfig+0x292>
 8001f26:	e748      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	08006fdc 	.word	0x08006fdc
 8001f30:	20000028 	.word	0x20000028
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001f36:	00d8      	lsls	r0, r3, #3
 8001f38:	d429      	bmi.n	8001f8e <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001f3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f40:	65a3      	str	r3, [r4, #88]	; 0x58
 8001f42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f48:	9301      	str	r3, [sp, #4]
 8001f4a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001f4c:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f50:	4f5d      	ldr	r7, [pc, #372]	; (80020c8 <HAL_RCC_OscConfig+0x448>)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	05d9      	lsls	r1, r3, #23
 8001f56:	d51d      	bpl.n	8001f94 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f58:	68ab      	ldr	r3, [r5, #8]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d12b      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x336>
 8001f5e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001f62:	f043 0301 	orr.w	r3, r3, #1
 8001f66:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001f6a:	f7fe fb47 	bl	80005fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6e:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001f72:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f74:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001f78:	079b      	lsls	r3, r3, #30
 8001f7a:	d542      	bpl.n	8002002 <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8001f7c:	f1b8 0f00 	cmp.w	r8, #0
 8001f80:	f43f aedc 	beq.w	8001d3c <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f84:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f8a:	65a3      	str	r3, [r4, #88]	; 0x58
 8001f8c:	e6d6      	b.n	8001d3c <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 8001f8e:	f04f 0800 	mov.w	r8, #0
 8001f92:	e7dd      	b.n	8001f50 <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f9a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001f9c:	f7fe fb2e 	bl	80005fc <HAL_GetTick>
 8001fa0:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	05da      	lsls	r2, r3, #23
 8001fa6:	d4d7      	bmi.n	8001f58 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fa8:	f7fe fb28 	bl	80005fc <HAL_GetTick>
 8001fac:	eba0 0009 	sub.w	r0, r0, r9
 8001fb0:	2802      	cmp	r0, #2
 8001fb2:	d9f6      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x322>
 8001fb4:	e701      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fb6:	2b05      	cmp	r3, #5
 8001fb8:	d106      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x348>
 8001fba:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001fbe:	f043 0304 	orr.w	r3, r3, #4
 8001fc2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8001fc6:	e7ca      	b.n	8001f5e <HAL_RCC_OscConfig+0x2de>
 8001fc8:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001fcc:	f022 0201 	bic.w	r2, r2, #1
 8001fd0:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8001fd4:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001fd8:	f022 0204 	bic.w	r2, r2, #4
 8001fdc:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1c2      	bne.n	8001f6a <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8001fe4:	f7fe fb0a 	bl	80005fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe8:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001fec:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fee:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001ff2:	0798      	lsls	r0, r3, #30
 8001ff4:	d5c2      	bpl.n	8001f7c <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff6:	f7fe fb01 	bl	80005fc <HAL_GetTick>
 8001ffa:	1bc0      	subs	r0, r0, r7
 8001ffc:	4548      	cmp	r0, r9
 8001ffe:	d9f6      	bls.n	8001fee <HAL_RCC_OscConfig+0x36e>
 8002000:	e6db      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002002:	f7fe fafb 	bl	80005fc <HAL_GetTick>
 8002006:	1bc0      	subs	r0, r0, r7
 8002008:	4548      	cmp	r0, r9
 800200a:	d9b3      	bls.n	8001f74 <HAL_RCC_OscConfig+0x2f4>
 800200c:	e6d5      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800200e:	2e0c      	cmp	r6, #12
 8002010:	f43f ae3a 	beq.w	8001c88 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002014:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8002016:	6823      	ldr	r3, [r4, #0]
 8002018:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800201c:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800201e:	d137      	bne.n	8002090 <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 8002020:	f7fe faec 	bl	80005fc <HAL_GetTick>
 8002024:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002026:	6823      	ldr	r3, [r4, #0]
 8002028:	0199      	lsls	r1, r3, #6
 800202a:	d42b      	bmi.n	8002084 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800202c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800202e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002030:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002034:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002036:	3a01      	subs	r2, #1
 8002038:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800203c:	6baa      	ldr	r2, [r5, #56]	; 0x38
 800203e:	0912      	lsrs	r2, r2, #4
 8002040:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002044:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002046:	0852      	lsrs	r2, r2, #1
 8002048:	3a01      	subs	r2, #1
 800204a:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800204e:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002050:	0852      	lsrs	r2, r2, #1
 8002052:	3a01      	subs	r2, #1
 8002054:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002058:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 800205a:	6823      	ldr	r3, [r4, #0]
 800205c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002060:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002062:	68e3      	ldr	r3, [r4, #12]
 8002064:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002068:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 800206a:	f7fe fac7 	bl	80005fc <HAL_GetTick>
 800206e:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002070:	6823      	ldr	r3, [r4, #0]
 8002072:	019a      	lsls	r2, r3, #6
 8002074:	f53f ae66 	bmi.w	8001d44 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002078:	f7fe fac0 	bl	80005fc <HAL_GetTick>
 800207c:	1b40      	subs	r0, r0, r5
 800207e:	2802      	cmp	r0, #2
 8002080:	d9f6      	bls.n	8002070 <HAL_RCC_OscConfig+0x3f0>
 8002082:	e69a      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002084:	f7fe faba 	bl	80005fc <HAL_GetTick>
 8002088:	1b80      	subs	r0, r0, r6
 800208a:	2802      	cmp	r0, #2
 800208c:	d9cb      	bls.n	8002026 <HAL_RCC_OscConfig+0x3a6>
 800208e:	e694      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002090:	6823      	ldr	r3, [r4, #0]
 8002092:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002096:	bf02      	ittt	eq
 8002098:	68e3      	ldreq	r3, [r4, #12]
 800209a:	f023 0303 	biceq.w	r3, r3, #3
 800209e:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80020a0:	68e3      	ldr	r3, [r4, #12]
 80020a2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80020a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020aa:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80020ac:	f7fe faa6 	bl	80005fc <HAL_GetTick>
 80020b0:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020b2:	6823      	ldr	r3, [r4, #0]
 80020b4:	019b      	lsls	r3, r3, #6
 80020b6:	f57f ae45 	bpl.w	8001d44 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ba:	f7fe fa9f 	bl	80005fc <HAL_GetTick>
 80020be:	1b40      	subs	r0, r0, r5
 80020c0:	2802      	cmp	r0, #2
 80020c2:	d9f6      	bls.n	80020b2 <HAL_RCC_OscConfig+0x432>
 80020c4:	e679      	b.n	8001dba <HAL_RCC_OscConfig+0x13a>
 80020c6:	bf00      	nop
 80020c8:	40007000 	.word	0x40007000

080020cc <HAL_RCC_ClockConfig>:
{
 80020cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020d0:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 80020d2:	4604      	mov	r4, r0
 80020d4:	b910      	cbnz	r0, 80020dc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80020d6:	2001      	movs	r0, #1
 80020d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020dc:	4a40      	ldr	r2, [pc, #256]	; (80021e0 <HAL_RCC_ClockConfig+0x114>)
 80020de:	6813      	ldr	r3, [r2, #0]
 80020e0:	f003 0307 	and.w	r3, r3, #7
 80020e4:	428b      	cmp	r3, r1
 80020e6:	d329      	bcc.n	800213c <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020e8:	6823      	ldr	r3, [r4, #0]
 80020ea:	07d9      	lsls	r1, r3, #31
 80020ec:	d431      	bmi.n	8002152 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ee:	6821      	ldr	r1, [r4, #0]
 80020f0:	078a      	lsls	r2, r1, #30
 80020f2:	d45b      	bmi.n	80021ac <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020f4:	4a3a      	ldr	r2, [pc, #232]	; (80021e0 <HAL_RCC_ClockConfig+0x114>)
 80020f6:	6813      	ldr	r3, [r2, #0]
 80020f8:	f003 0307 	and.w	r3, r3, #7
 80020fc:	429e      	cmp	r6, r3
 80020fe:	d35d      	bcc.n	80021bc <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002100:	f011 0f04 	tst.w	r1, #4
 8002104:	4d37      	ldr	r5, [pc, #220]	; (80021e4 <HAL_RCC_ClockConfig+0x118>)
 8002106:	d164      	bne.n	80021d2 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002108:	070b      	lsls	r3, r1, #28
 800210a:	d506      	bpl.n	800211a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800210c:	68ab      	ldr	r3, [r5, #8]
 800210e:	6922      	ldr	r2, [r4, #16]
 8002110:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002114:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002118:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800211a:	f7ff fd5d 	bl	8001bd8 <HAL_RCC_GetSysClockFreq>
 800211e:	68ab      	ldr	r3, [r5, #8]
 8002120:	4a31      	ldr	r2, [pc, #196]	; (80021e8 <HAL_RCC_ClockConfig+0x11c>)
 8002122:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8002126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800212a:	5cd3      	ldrb	r3, [r2, r3]
 800212c:	f003 031f 	and.w	r3, r3, #31
 8002130:	40d8      	lsrs	r0, r3
 8002132:	4b2e      	ldr	r3, [pc, #184]	; (80021ec <HAL_RCC_ClockConfig+0x120>)
 8002134:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8002136:	2000      	movs	r0, #0
 8002138:	f7fe ba2a 	b.w	8000590 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800213c:	6813      	ldr	r3, [r2, #0]
 800213e:	f023 0307 	bic.w	r3, r3, #7
 8002142:	430b      	orrs	r3, r1
 8002144:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002146:	6813      	ldr	r3, [r2, #0]
 8002148:	f003 0307 	and.w	r3, r3, #7
 800214c:	4299      	cmp	r1, r3
 800214e:	d1c2      	bne.n	80020d6 <HAL_RCC_ClockConfig+0xa>
 8002150:	e7ca      	b.n	80020e8 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002152:	6862      	ldr	r2, [r4, #4]
 8002154:	4d23      	ldr	r5, [pc, #140]	; (80021e4 <HAL_RCC_ClockConfig+0x118>)
 8002156:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002158:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800215a:	d11b      	bne.n	8002194 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800215c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002160:	d0b9      	beq.n	80020d6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002162:	68ab      	ldr	r3, [r5, #8]
 8002164:	f023 0303 	bic.w	r3, r3, #3
 8002168:	4313      	orrs	r3, r2
 800216a:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 800216c:	f7fe fa46 	bl	80005fc <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002170:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002174:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002176:	68ab      	ldr	r3, [r5, #8]
 8002178:	6862      	ldr	r2, [r4, #4]
 800217a:	f003 030c 	and.w	r3, r3, #12
 800217e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002182:	d0b4      	beq.n	80020ee <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002184:	f7fe fa3a 	bl	80005fc <HAL_GetTick>
 8002188:	1bc0      	subs	r0, r0, r7
 800218a:	4540      	cmp	r0, r8
 800218c:	d9f3      	bls.n	8002176 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 800218e:	2003      	movs	r0, #3
}
 8002190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002194:	2a02      	cmp	r2, #2
 8002196:	d102      	bne.n	800219e <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002198:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800219c:	e7e0      	b.n	8002160 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800219e:	b912      	cbnz	r2, 80021a6 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021a0:	f013 0f02 	tst.w	r3, #2
 80021a4:	e7dc      	b.n	8002160 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021a6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80021aa:	e7d9      	b.n	8002160 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021ac:	4a0d      	ldr	r2, [pc, #52]	; (80021e4 <HAL_RCC_ClockConfig+0x118>)
 80021ae:	68a0      	ldr	r0, [r4, #8]
 80021b0:	6893      	ldr	r3, [r2, #8]
 80021b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80021b6:	4303      	orrs	r3, r0
 80021b8:	6093      	str	r3, [r2, #8]
 80021ba:	e79b      	b.n	80020f4 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021bc:	6813      	ldr	r3, [r2, #0]
 80021be:	f023 0307 	bic.w	r3, r3, #7
 80021c2:	4333      	orrs	r3, r6
 80021c4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021c6:	6813      	ldr	r3, [r2, #0]
 80021c8:	f003 0307 	and.w	r3, r3, #7
 80021cc:	429e      	cmp	r6, r3
 80021ce:	d182      	bne.n	80020d6 <HAL_RCC_ClockConfig+0xa>
 80021d0:	e796      	b.n	8002100 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021d2:	68ab      	ldr	r3, [r5, #8]
 80021d4:	68e2      	ldr	r2, [r4, #12]
 80021d6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80021da:	4313      	orrs	r3, r2
 80021dc:	60ab      	str	r3, [r5, #8]
 80021de:	e793      	b.n	8002108 <HAL_RCC_ClockConfig+0x3c>
 80021e0:	40022000 	.word	0x40022000
 80021e4:	40021000 	.word	0x40021000
 80021e8:	08006fdc 	.word	0x08006fdc
 80021ec:	20000028 	.word	0x20000028

080021f0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80021f0:	4b05      	ldr	r3, [pc, #20]	; (8002208 <HAL_RCC_GetPCLK1Freq+0x18>)
 80021f2:	4a06      	ldr	r2, [pc, #24]	; (800220c <HAL_RCC_GetPCLK1Freq+0x1c>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80021fa:	5cd3      	ldrb	r3, [r2, r3]
 80021fc:	4a04      	ldr	r2, [pc, #16]	; (8002210 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021fe:	6810      	ldr	r0, [r2, #0]
 8002200:	f003 031f 	and.w	r3, r3, #31
}
 8002204:	40d8      	lsrs	r0, r3
 8002206:	4770      	bx	lr
 8002208:	40021000 	.word	0x40021000
 800220c:	08006fec 	.word	0x08006fec
 8002210:	20000028 	.word	0x20000028

08002214 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002214:	4b05      	ldr	r3, [pc, #20]	; (800222c <HAL_RCC_GetPCLK2Freq+0x18>)
 8002216:	4a06      	ldr	r2, [pc, #24]	; (8002230 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800221e:	5cd3      	ldrb	r3, [r2, r3]
 8002220:	4a04      	ldr	r2, [pc, #16]	; (8002234 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002222:	6810      	ldr	r0, [r2, #0]
 8002224:	f003 031f 	and.w	r3, r3, #31
}
 8002228:	40d8      	lsrs	r0, r3
 800222a:	4770      	bx	lr
 800222c:	40021000 	.word	0x40021000
 8002230:	08006fec 	.word	0x08006fec
 8002234:	20000028 	.word	0x20000028

08002238 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800223a:	4b45      	ldr	r3, [pc, #276]	; (8002350 <RCCEx_PLLSAI1_Config+0x118>)
 800223c:	68da      	ldr	r2, [r3, #12]
 800223e:	f012 0f03 	tst.w	r2, #3
{
 8002242:	4605      	mov	r5, r0
 8002244:	460e      	mov	r6, r1
 8002246:	461c      	mov	r4, r3
 8002248:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800224a:	d02a      	beq.n	80022a2 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800224c:	68da      	ldr	r2, [r3, #12]
 800224e:	f002 0203 	and.w	r2, r2, #3
 8002252:	4282      	cmp	r2, r0
 8002254:	d13c      	bne.n	80022d0 <RCCEx_PLLSAI1_Config+0x98>
       ||
 8002256:	2a00      	cmp	r2, #0
 8002258:	d03a      	beq.n	80022d0 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800225a:	68db      	ldr	r3, [r3, #12]
       ||
 800225c:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800225e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002262:	3301      	adds	r3, #1
       ||
 8002264:	4293      	cmp	r3, r2
 8002266:	d133      	bne.n	80022d0 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002268:	6823      	ldr	r3, [r4, #0]
 800226a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800226e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002270:	f7fe f9c4 	bl	80005fc <HAL_GetTick>
 8002274:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002276:	6823      	ldr	r3, [r4, #0]
 8002278:	011a      	lsls	r2, r3, #4
 800227a:	d432      	bmi.n	80022e2 <RCCEx_PLLSAI1_Config+0xaa>
 800227c:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800227e:	2e00      	cmp	r6, #0
 8002280:	d036      	beq.n	80022f0 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002282:	2e01      	cmp	r6, #1
 8002284:	d150      	bne.n	8002328 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002286:	6922      	ldr	r2, [r4, #16]
 8002288:	6928      	ldr	r0, [r5, #16]
 800228a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800228e:	0840      	lsrs	r0, r0, #1
 8002290:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002294:	3801      	subs	r0, #1
 8002296:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800229a:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 800229e:	6122      	str	r2, [r4, #16]
 80022a0:	e032      	b.n	8002308 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 80022a2:	2802      	cmp	r0, #2
 80022a4:	d010      	beq.n	80022c8 <RCCEx_PLLSAI1_Config+0x90>
 80022a6:	2803      	cmp	r0, #3
 80022a8:	d014      	beq.n	80022d4 <RCCEx_PLLSAI1_Config+0x9c>
 80022aa:	2801      	cmp	r0, #1
 80022ac:	d110      	bne.n	80022d0 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	079f      	lsls	r7, r3, #30
 80022b2:	d538      	bpl.n	8002326 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80022b4:	68e3      	ldr	r3, [r4, #12]
 80022b6:	686a      	ldr	r2, [r5, #4]
 80022b8:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80022bc:	3a01      	subs	r2, #1
 80022be:	4318      	orrs	r0, r3
 80022c0:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80022c4:	60e0      	str	r0, [r4, #12]
 80022c6:	e7cf      	b.n	8002268 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80022ce:	d1f1      	bne.n	80022b4 <RCCEx_PLLSAI1_Config+0x7c>
 80022d0:	2001      	movs	r0, #1
 80022d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	0391      	lsls	r1, r2, #14
 80022d8:	d4ec      	bmi.n	80022b4 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80022e0:	e7f5      	b.n	80022ce <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80022e2:	f7fe f98b 	bl	80005fc <HAL_GetTick>
 80022e6:	1bc0      	subs	r0, r0, r7
 80022e8:	2802      	cmp	r0, #2
 80022ea:	d9c4      	bls.n	8002276 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 80022ec:	2003      	movs	r0, #3
 80022ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80022f0:	6921      	ldr	r1, [r4, #16]
 80022f2:	68eb      	ldr	r3, [r5, #12]
 80022f4:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 80022f8:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80022fc:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8002300:	091b      	lsrs	r3, r3, #4
 8002302:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8002306:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002308:	6823      	ldr	r3, [r4, #0]
 800230a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800230e:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002310:	f7fe f974 	bl	80005fc <HAL_GetTick>
 8002314:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002316:	6823      	ldr	r3, [r4, #0]
 8002318:	011b      	lsls	r3, r3, #4
 800231a:	d513      	bpl.n	8002344 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800231c:	6923      	ldr	r3, [r4, #16]
 800231e:	69aa      	ldr	r2, [r5, #24]
 8002320:	4313      	orrs	r3, r2
 8002322:	6123      	str	r3, [r4, #16]
 8002324:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002328:	6923      	ldr	r3, [r4, #16]
 800232a:	6968      	ldr	r0, [r5, #20]
 800232c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002330:	0840      	lsrs	r0, r0, #1
 8002332:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002336:	3801      	subs	r0, #1
 8002338:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 800233c:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8002340:	6123      	str	r3, [r4, #16]
 8002342:	e7e1      	b.n	8002308 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002344:	f7fe f95a 	bl	80005fc <HAL_GetTick>
 8002348:	1b80      	subs	r0, r0, r6
 800234a:	2802      	cmp	r0, #2
 800234c:	d9e3      	bls.n	8002316 <RCCEx_PLLSAI1_Config+0xde>
 800234e:	e7cd      	b.n	80022ec <RCCEx_PLLSAI1_Config+0xb4>
 8002350:	40021000 	.word	0x40021000

08002354 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002356:	4b3d      	ldr	r3, [pc, #244]	; (800244c <RCCEx_PLLSAI2_Config+0xf8>)
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	f012 0f03 	tst.w	r2, #3
{
 800235e:	4605      	mov	r5, r0
 8002360:	460e      	mov	r6, r1
 8002362:	461c      	mov	r4, r3
 8002364:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002366:	d028      	beq.n	80023ba <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002368:	68da      	ldr	r2, [r3, #12]
 800236a:	f002 0203 	and.w	r2, r2, #3
 800236e:	4282      	cmp	r2, r0
 8002370:	d13a      	bne.n	80023e8 <RCCEx_PLLSAI2_Config+0x94>
       ||
 8002372:	2a00      	cmp	r2, #0
 8002374:	d038      	beq.n	80023e8 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002376:	68db      	ldr	r3, [r3, #12]
       ||
 8002378:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800237a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800237e:	3301      	adds	r3, #1
       ||
 8002380:	4293      	cmp	r3, r2
 8002382:	d131      	bne.n	80023e8 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002384:	6823      	ldr	r3, [r4, #0]
 8002386:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800238a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800238c:	f7fe f936 	bl	80005fc <HAL_GetTick>
 8002390:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002392:	6823      	ldr	r3, [r4, #0]
 8002394:	009a      	lsls	r2, r3, #2
 8002396:	d430      	bmi.n	80023fa <RCCEx_PLLSAI2_Config+0xa6>
 8002398:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800239a:	2e00      	cmp	r6, #0
 800239c:	d034      	beq.n	8002408 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800239e:	6963      	ldr	r3, [r4, #20]
 80023a0:	6929      	ldr	r1, [r5, #16]
 80023a2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80023a6:	0849      	lsrs	r1, r1, #1
 80023a8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80023ac:	3901      	subs	r1, #1
 80023ae:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80023b2:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80023b6:	6163      	str	r3, [r4, #20]
 80023b8:	e032      	b.n	8002420 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 80023ba:	2802      	cmp	r0, #2
 80023bc:	d010      	beq.n	80023e0 <RCCEx_PLLSAI2_Config+0x8c>
 80023be:	2803      	cmp	r0, #3
 80023c0:	d014      	beq.n	80023ec <RCCEx_PLLSAI2_Config+0x98>
 80023c2:	2801      	cmp	r0, #1
 80023c4:	d110      	bne.n	80023e8 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	079f      	lsls	r7, r3, #30
 80023ca:	d538      	bpl.n	800243e <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80023cc:	68e3      	ldr	r3, [r4, #12]
 80023ce:	686a      	ldr	r2, [r5, #4]
 80023d0:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80023d4:	3a01      	subs	r2, #1
 80023d6:	4318      	orrs	r0, r3
 80023d8:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80023dc:	60e0      	str	r0, [r4, #12]
 80023de:	e7d1      	b.n	8002384 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80023e6:	d1f1      	bne.n	80023cc <RCCEx_PLLSAI2_Config+0x78>
 80023e8:	2001      	movs	r0, #1
 80023ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	0391      	lsls	r1, r2, #14
 80023f0:	d4ec      	bmi.n	80023cc <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80023f8:	e7f5      	b.n	80023e6 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80023fa:	f7fe f8ff 	bl	80005fc <HAL_GetTick>
 80023fe:	1bc0      	subs	r0, r0, r7
 8002400:	2802      	cmp	r0, #2
 8002402:	d9c6      	bls.n	8002392 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8002404:	2003      	movs	r0, #3
 8002406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002408:	6962      	ldr	r2, [r4, #20]
 800240a:	68eb      	ldr	r3, [r5, #12]
 800240c:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8002410:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002414:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002418:	091b      	lsrs	r3, r3, #4
 800241a:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 800241e:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002420:	6823      	ldr	r3, [r4, #0]
 8002422:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002426:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002428:	f7fe f8e8 	bl	80005fc <HAL_GetTick>
 800242c:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800242e:	6823      	ldr	r3, [r4, #0]
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	d505      	bpl.n	8002440 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002434:	6963      	ldr	r3, [r4, #20]
 8002436:	696a      	ldr	r2, [r5, #20]
 8002438:	4313      	orrs	r3, r2
 800243a:	6163      	str	r3, [r4, #20]
 800243c:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800243e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002440:	f7fe f8dc 	bl	80005fc <HAL_GetTick>
 8002444:	1b80      	subs	r0, r0, r6
 8002446:	2802      	cmp	r0, #2
 8002448:	d9f1      	bls.n	800242e <RCCEx_PLLSAI2_Config+0xda>
 800244a:	e7db      	b.n	8002404 <RCCEx_PLLSAI2_Config+0xb0>
 800244c:	40021000 	.word	0x40021000

08002450 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002450:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002454:	6806      	ldr	r6, [r0, #0]
 8002456:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 800245a:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800245c:	d024      	beq.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800245e:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8002460:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002464:	d02c      	beq.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8002466:	d802      	bhi.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002468:	b1c1      	cbz	r1, 800249c <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 800246a:	2601      	movs	r6, #1
 800246c:	e01c      	b.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800246e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8002472:	d00d      	beq.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002474:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8002478:	d1f7      	bne.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800247a:	4a4d      	ldr	r2, [pc, #308]	; (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800247c:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800247e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002482:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002486:	430b      	orrs	r3, r1
 8002488:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800248c:	2600      	movs	r6, #0
 800248e:	e00b      	b.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002490:	4a47      	ldr	r2, [pc, #284]	; (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002492:	68d3      	ldr	r3, [r2, #12]
 8002494:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002498:	60d3      	str	r3, [r2, #12]
      break;
 800249a:	e7ee      	b.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800249c:	3004      	adds	r0, #4
 800249e:	f7ff fecb 	bl	8002238 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024a2:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80024a4:	2800      	cmp	r0, #0
 80024a6:	d0e8      	beq.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80024a8:	6823      	ldr	r3, [r4, #0]
 80024aa:	04d8      	lsls	r0, r3, #19
 80024ac:	d506      	bpl.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 80024ae:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80024b0:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80024b4:	d074      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x150>
 80024b6:	d808      	bhi.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80024b8:	b1a9      	cbz	r1, 80024e6 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 80024ba:	2601      	movs	r6, #1
 80024bc:	4635      	mov	r5, r6
 80024be:	e021      	b.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024c0:	2100      	movs	r1, #0
 80024c2:	3020      	adds	r0, #32
 80024c4:	f7ff ff46 	bl	8002354 <RCCEx_PLLSAI2_Config>
 80024c8:	e7eb      	b.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 80024ca:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80024ce:	d004      	beq.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x8a>
 80024d0:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80024d4:	d1f1      	bne.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80024d6:	4635      	mov	r5, r6
 80024d8:	e009      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024da:	4a35      	ldr	r2, [pc, #212]	; (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024dc:	68d3      	ldr	r3, [r2, #12]
 80024de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024e2:	60d3      	str	r3, [r2, #12]
 80024e4:	e7f7      	b.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024e6:	1d20      	adds	r0, r4, #4
 80024e8:	f7ff fea6 	bl	8002238 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024ec:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80024ee:	2d00      	cmp	r5, #0
 80024f0:	d15c      	bne.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80024f2:	4a2f      	ldr	r2, [pc, #188]	; (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024f4:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80024f6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80024fa:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80024fe:	430b      	orrs	r3, r1
 8002500:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002504:	6823      	ldr	r3, [r4, #0]
 8002506:	0399      	lsls	r1, r3, #14
 8002508:	f140 814f 	bpl.w	80027aa <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800250c:	4f28      	ldr	r7, [pc, #160]	; (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800250e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002510:	00da      	lsls	r2, r3, #3
 8002512:	f140 8176 	bpl.w	8002802 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 8002516:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800251a:	f8df 9098 	ldr.w	r9, [pc, #152]	; 80025b4 <HAL_RCCEx_PeriphCLKConfig+0x164>
 800251e:	f8d9 3000 	ldr.w	r3, [r9]
 8002522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002526:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 800252a:	f7fe f867 	bl	80005fc <HAL_GetTick>
 800252e:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002530:	f8d9 3000 	ldr.w	r3, [r9]
 8002534:	05db      	lsls	r3, r3, #23
 8002536:	d53f      	bpl.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 8002538:	2d00      	cmp	r5, #0
 800253a:	d144      	bne.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800253c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002540:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002544:	d015      	beq.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x122>
 8002546:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800254a:	4293      	cmp	r3, r2
 800254c:	d011      	beq.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800254e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8002552:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002556:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800255a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800255e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002562:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002566:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800256a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800256e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002572:	07d8      	lsls	r0, r3, #31
 8002574:	d509      	bpl.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8002576:	f7fe f841 	bl	80005fc <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800257a:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800257e:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002580:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002584:	0799      	lsls	r1, r3, #30
 8002586:	f140 8109 	bpl.w	800279c <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800258a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800258e:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002592:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002596:	4313      	orrs	r3, r2
 8002598:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800259c:	4635      	mov	r5, r6
 800259e:	e012      	b.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80025a0:	2100      	movs	r1, #0
 80025a2:	f104 0020 	add.w	r0, r4, #32
 80025a6:	f7ff fed5 	bl	8002354 <RCCEx_PLLSAI2_Config>
 80025aa:	e79f      	b.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80025ac:	462e      	mov	r6, r5
 80025ae:	e7a9      	b.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 80025b0:	40021000 	.word	0x40021000
 80025b4:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025b8:	f7fe f820 	bl	80005fc <HAL_GetTick>
 80025bc:	eba0 000a 	sub.w	r0, r0, sl
 80025c0:	2802      	cmp	r0, #2
 80025c2:	d9b5      	bls.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 80025c4:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80025c6:	f1b8 0f00 	cmp.w	r8, #0
 80025ca:	d003      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 80025cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025d2:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025d4:	6823      	ldr	r3, [r4, #0]
 80025d6:	07da      	lsls	r2, r3, #31
 80025d8:	d508      	bpl.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025da:	4990      	ldr	r1, [pc, #576]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80025dc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80025de:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80025e2:	f022 0203 	bic.w	r2, r2, #3
 80025e6:	4302      	orrs	r2, r0
 80025e8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025ec:	079f      	lsls	r7, r3, #30
 80025ee:	d508      	bpl.n	8002602 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025f0:	498a      	ldr	r1, [pc, #552]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80025f2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80025f4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80025f8:	f022 020c 	bic.w	r2, r2, #12
 80025fc:	4302      	orrs	r2, r0
 80025fe:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002602:	075e      	lsls	r6, r3, #29
 8002604:	d508      	bpl.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002606:	4985      	ldr	r1, [pc, #532]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002608:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800260a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800260e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002612:	4302      	orrs	r2, r0
 8002614:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002618:	0718      	lsls	r0, r3, #28
 800261a:	d508      	bpl.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800261c:	497f      	ldr	r1, [pc, #508]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800261e:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002620:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002624:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002628:	4302      	orrs	r2, r0
 800262a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800262e:	06d9      	lsls	r1, r3, #27
 8002630:	d508      	bpl.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002632:	497a      	ldr	r1, [pc, #488]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002634:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002636:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800263a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800263e:	4302      	orrs	r2, r0
 8002640:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002644:	069a      	lsls	r2, r3, #26
 8002646:	d508      	bpl.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002648:	4974      	ldr	r1, [pc, #464]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800264a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800264c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002650:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002654:	4302      	orrs	r2, r0
 8002656:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800265a:	059f      	lsls	r7, r3, #22
 800265c:	d508      	bpl.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800265e:	496f      	ldr	r1, [pc, #444]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002660:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002662:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002666:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800266a:	4302      	orrs	r2, r0
 800266c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002670:	055e      	lsls	r6, r3, #21
 8002672:	d508      	bpl.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002674:	4969      	ldr	r1, [pc, #420]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002676:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002678:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800267c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002680:	4302      	orrs	r2, r0
 8002682:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002686:	0658      	lsls	r0, r3, #25
 8002688:	d508      	bpl.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800268a:	4964      	ldr	r1, [pc, #400]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800268c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800268e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002692:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002696:	4302      	orrs	r2, r0
 8002698:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800269c:	0619      	lsls	r1, r3, #24
 800269e:	d508      	bpl.n	80026b2 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026a0:	495e      	ldr	r1, [pc, #376]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80026a4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80026a8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80026ac:	4302      	orrs	r2, r0
 80026ae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026b2:	05da      	lsls	r2, r3, #23
 80026b4:	d508      	bpl.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026b6:	4959      	ldr	r1, [pc, #356]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80026ba:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80026be:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80026c2:	4302      	orrs	r2, r0
 80026c4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80026c8:	049b      	lsls	r3, r3, #18
 80026ca:	d50f      	bpl.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026cc:	4a53      	ldr	r2, [pc, #332]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026ce:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80026d0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80026d4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80026d8:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80026da:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026de:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80026e2:	d164      	bne.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026e4:	68d3      	ldr	r3, [r2, #12]
 80026e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026ea:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	031f      	lsls	r7, r3, #12
 80026f0:	d50f      	bpl.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80026f2:	4a4a      	ldr	r2, [pc, #296]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026f4:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80026f6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80026fa:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80026fe:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002700:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002704:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002708:	d15c      	bne.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800270a:	68d3      	ldr	r3, [r2, #12]
 800270c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002710:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	035e      	lsls	r6, r3, #13
 8002716:	d50f      	bpl.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002718:	4a40      	ldr	r2, [pc, #256]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800271a:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800271c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002720:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002724:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002726:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800272a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800272e:	d154      	bne.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002730:	68d3      	ldr	r3, [r2, #12]
 8002732:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002736:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002738:	6823      	ldr	r3, [r4, #0]
 800273a:	0458      	lsls	r0, r3, #17
 800273c:	d512      	bpl.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800273e:	4937      	ldr	r1, [pc, #220]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002740:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8002742:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002746:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800274a:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800274c:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002750:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002754:	d14c      	bne.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002756:	2102      	movs	r1, #2
 8002758:	1d20      	adds	r0, r4, #4
 800275a:	f7ff fd6d 	bl	8002238 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800275e:	2800      	cmp	r0, #0
 8002760:	bf18      	it	ne
 8002762:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002764:	6822      	ldr	r2, [r4, #0]
 8002766:	0411      	lsls	r1, r2, #16
 8002768:	d508      	bpl.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800276a:	492c      	ldr	r1, [pc, #176]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800276c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800276e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002772:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002776:	4303      	orrs	r3, r0
 8002778:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800277c:	03d3      	lsls	r3, r2, #15
 800277e:	d509      	bpl.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002780:	4a26      	ldr	r2, [pc, #152]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002782:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002786:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800278a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800278e:	430b      	orrs	r3, r1
 8002790:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002794:	4628      	mov	r0, r5
 8002796:	b002      	add	sp, #8
 8002798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800279c:	f7fd ff2e 	bl	80005fc <HAL_GetTick>
 80027a0:	1b40      	subs	r0, r0, r5
 80027a2:	4548      	cmp	r0, r9
 80027a4:	f67f aeec 	bls.w	8002580 <HAL_RCCEx_PeriphCLKConfig+0x130>
 80027a8:	e70c      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x174>
 80027aa:	4635      	mov	r5, r6
 80027ac:	e712      	b.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80027ae:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80027b2:	d19b      	bne.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027b4:	2101      	movs	r1, #1
 80027b6:	1d20      	adds	r0, r4, #4
 80027b8:	f7ff fd3e 	bl	8002238 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80027bc:	2800      	cmp	r0, #0
 80027be:	bf18      	it	ne
 80027c0:	4605      	movne	r5, r0
 80027c2:	e793      	b.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80027c4:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80027c8:	d1a3      	bne.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027ca:	2101      	movs	r1, #1
 80027cc:	1d20      	adds	r0, r4, #4
 80027ce:	f7ff fd33 	bl	8002238 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80027d2:	2800      	cmp	r0, #0
 80027d4:	bf18      	it	ne
 80027d6:	4605      	movne	r5, r0
 80027d8:	e79b      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80027da:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80027de:	d1ab      	bne.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027e0:	2101      	movs	r1, #1
 80027e2:	1d20      	adds	r0, r4, #4
 80027e4:	f7ff fd28 	bl	8002238 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80027e8:	2800      	cmp	r0, #0
 80027ea:	bf18      	it	ne
 80027ec:	4605      	movne	r5, r0
 80027ee:	e7a3      	b.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80027f0:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80027f4:	d1b6      	bne.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80027f6:	2102      	movs	r1, #2
 80027f8:	f104 0020 	add.w	r0, r4, #32
 80027fc:	f7ff fdaa 	bl	8002354 <RCCEx_PLLSAI2_Config>
 8002800:	e7ad      	b.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002802:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002804:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002808:	65bb      	str	r3, [r7, #88]	; 0x58
 800280a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800280c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002810:	9301      	str	r3, [sp, #4]
 8002812:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002814:	f04f 0801 	mov.w	r8, #1
 8002818:	e67f      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0xca>
 800281a:	bf00      	nop
 800281c:	40021000 	.word	0x40021000

08002820 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002824:	b087      	sub	sp, #28
 8002826:	4604      	mov	r4, r0
 8002828:	460d      	mov	r5, r1
 800282a:	4690      	mov	r8, r2
 800282c:	4699      	mov	r9, r3
 800282e:	9f10      	ldr	r7, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002830:	f7fd fee4 	bl	80005fc <HAL_GetTick>
 8002834:	4606      	mov	r6, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 8002836:	b92d      	cbnz	r5, 8002844 <HAL_SD_ReadBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002838:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800283a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800283e:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8002840:	2001      	movs	r0, #1
 8002842:	e010      	b.n	8002866 <HAL_SD_ReadBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8002844:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8002848:	b2c0      	uxtb	r0, r0
 800284a:	2801      	cmp	r0, #1
 800284c:	f040 80e9 	bne.w	8002a22 <HAL_SD_ReadBlocks+0x202>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002850:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002852:	eb08 0309 	add.w	r3, r8, r9
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002856:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002858:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800285a:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800285c:	d906      	bls.n	800286c <HAL_SD_ReadBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800285e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002860:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002864:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 8002866:	b007      	add	sp, #28
 8002868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 800286c:	2303      	movs	r3, #3
 800286e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8002872:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002874:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 8002876:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002878:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800287a:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 800287e:	bf18      	it	ne
 8002880:	ea4f 2848 	movne.w	r8, r8, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002884:	f000 ffb1 	bl	80037ea <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002888:	b148      	cbz	r0, 800289e <HAL_SD_ReadBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800288a:	6823      	ldr	r3, [r4, #0]
 800288c:	4a67      	ldr	r2, [pc, #412]	; (8002a2c <HAL_SD_ReadBlocks+0x20c>)
 800288e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002890:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002892:	4318      	orrs	r0, r3
 8002894:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002896:	2001      	movs	r0, #1
 8002898:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 800289c:	e7e3      	b.n	8002866 <HAL_SD_ReadBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800289e:	f04f 33ff 	mov.w	r3, #4294967295
 80028a2:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80028a4:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80028a8:	9301      	str	r3, [sp, #4]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80028aa:	9004      	str	r0, [sp, #16]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80028ac:	2390      	movs	r3, #144	; 0x90
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80028ae:	f04f 0a01 	mov.w	sl, #1
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80028b2:	f04f 0b02 	mov.w	fp, #2
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80028b6:	4669      	mov	r1, sp
 80028b8:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80028ba:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80028bc:	f8cd b00c 	str.w	fp, [sp, #12]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80028c0:	f8cd a014 	str.w	sl, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80028c4:	f000 ff7f 	bl	80037c6 <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 80028c8:	45d1      	cmp	r9, sl
 80028ca:	d913      	bls.n	80028f4 <HAL_SD_ReadBlocks+0xd4>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80028cc:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80028d0:	4641      	mov	r1, r8
 80028d2:	6820      	ldr	r0, [r4, #0]
 80028d4:	f000 ffb9 	bl	800384a <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 80028d8:	2800      	cmp	r0, #0
 80028da:	d03e      	beq.n	800295a <HAL_SD_ReadBlocks+0x13a>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80028dc:	6823      	ldr	r3, [r4, #0]
 80028de:	4a53      	ldr	r2, [pc, #332]	; (8002a2c <HAL_SD_ReadBlocks+0x20c>)
 80028e0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80028e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80028e4:	4318      	orrs	r0, r3
 80028e6:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80028e8:	2001      	movs	r0, #1
        hsd->Context = SD_CONTEXT_NONE;
 80028ea:	2300      	movs	r3, #0
        hsd->State= HAL_SD_STATE_READY;
 80028ec:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80028f0:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 80028f2:	e7b8      	b.n	8002866 <HAL_SD_ReadBlocks+0x46>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80028f4:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80028f8:	4641      	mov	r1, r8
 80028fa:	6820      	ldr	r0, [r4, #0]
 80028fc:	f000 ff8d 	bl	800381a <SDMMC_CmdReadSingleBlock>
 8002900:	e7ea      	b.n	80028d8 <HAL_SD_ReadBlocks+0xb8>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8002902:	041a      	lsls	r2, r3, #16
 8002904:	d516      	bpl.n	8002934 <HAL_SD_ReadBlocks+0x114>
 8002906:	f105 0804 	add.w	r8, r5, #4
 800290a:	f105 0a24 	add.w	sl, r5, #36	; 0x24
          data = SDMMC_ReadFIFO(hsd->Instance);
 800290e:	6820      	ldr	r0, [r4, #0]
 8002910:	f000 ff34 	bl	800377c <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8002914:	0a03      	lsrs	r3, r0, #8
          *tempbuff = (uint8_t)(data & 0xFFU);
 8002916:	f808 0c04 	strb.w	r0, [r8, #-4]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800291a:	f808 3c03 	strb.w	r3, [r8, #-3]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800291e:	0c03      	lsrs	r3, r0, #16
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8002920:	0e00      	lsrs	r0, r0, #24
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002922:	f808 3c02 	strb.w	r3, [r8, #-2]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8002926:	f808 0c01 	strb.w	r0, [r8, #-1]
 800292a:	f108 0804 	add.w	r8, r8, #4
        for(count = 0U; count < 8U; count++)
 800292e:	45d0      	cmp	r8, sl
 8002930:	d1ed      	bne.n	800290e <HAL_SD_ReadBlocks+0xee>
 8002932:	3520      	adds	r5, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002934:	f7fd fe62 	bl	80005fc <HAL_GetTick>
 8002938:	1b80      	subs	r0, r0, r6
 800293a:	42b8      	cmp	r0, r7
 800293c:	d30d      	bcc.n	800295a <HAL_SD_ReadBlocks+0x13a>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800293e:	6823      	ldr	r3, [r4, #0]
 8002940:	4a3a      	ldr	r2, [pc, #232]	; (8002a2c <HAL_SD_ReadBlocks+0x20c>)
 8002942:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002944:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002946:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800294a:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800294c:	2301      	movs	r3, #1
 800294e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002952:	2300      	movs	r3, #0
 8002954:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8002956:	2003      	movs	r0, #3
 8002958:	e785      	b.n	8002866 <HAL_SD_ReadBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800295a:	6820      	ldr	r0, [r4, #0]
 800295c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800295e:	f413 7f95 	tst.w	r3, #298	; 0x12a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8002962:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8002964:	d0cd      	beq.n	8002902 <HAL_SD_ReadBlocks+0xe2>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002966:	05db      	lsls	r3, r3, #23
 8002968:	d509      	bpl.n	800297e <HAL_SD_ReadBlocks+0x15e>
 800296a:	f1b9 0f01 	cmp.w	r9, #1
 800296e:	d906      	bls.n	800297e <HAL_SD_ReadBlocks+0x15e>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8002970:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002972:	2b03      	cmp	r3, #3
 8002974:	d003      	beq.n	800297e <HAL_SD_ReadBlocks+0x15e>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002976:	f000 ffb1 	bl	80038dc <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800297a:	2800      	cmp	r0, #0
 800297c:	d1ae      	bne.n	80028dc <HAL_SD_ReadBlocks+0xbc>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800297e:	6823      	ldr	r3, [r4, #0]
 8002980:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002982:	f011 0108 	ands.w	r1, r1, #8
 8002986:	d006      	beq.n	8002996 <HAL_SD_ReadBlocks+0x176>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002988:	4a28      	ldr	r2, [pc, #160]	; (8002a2c <HAL_SD_ReadBlocks+0x20c>)
 800298a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800298c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800298e:	f043 0308 	orr.w	r3, r3, #8
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002992:	63a3      	str	r3, [r4, #56]	; 0x38
 8002994:	e7a8      	b.n	80028e8 <HAL_SD_ReadBlocks+0xc8>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8002996:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002998:	f012 0202 	ands.w	r2, r2, #2
 800299c:	d00a      	beq.n	80029b4 <HAL_SD_ReadBlocks+0x194>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800299e:	4a23      	ldr	r2, [pc, #140]	; (8002a2c <HAL_SD_ReadBlocks+0x20c>)
 80029a0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80029a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80029a4:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80029a6:	f043 0302 	orr.w	r3, r3, #2
 80029aa:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80029ac:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80029b0:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 80029b2:	e758      	b.n	8002866 <HAL_SD_ReadBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80029b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029b6:	0689      	lsls	r1, r1, #26
 80029b8:	d525      	bpl.n	8002a06 <HAL_SD_ReadBlocks+0x1e6>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80029ba:	491c      	ldr	r1, [pc, #112]	; (8002a2c <HAL_SD_ReadBlocks+0x20c>)
 80029bc:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80029be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80029c0:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80029c2:	f043 0320 	orr.w	r3, r3, #32
 80029c6:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80029c8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80029cc:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 80029ce:	e74a      	b.n	8002866 <HAL_SD_ReadBlocks+0x46>
      data = SDMMC_ReadFIFO(hsd->Instance);
 80029d0:	f000 fed4 	bl	800377c <SDMMC_ReadFIFO>
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80029d4:	0a03      	lsrs	r3, r0, #8
      *tempbuff = (uint8_t)(data & 0xFFU);
 80029d6:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80029da:	f805 3c03 	strb.w	r3, [r5, #-3]
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80029de:	0c03      	lsrs	r3, r0, #16
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80029e0:	0e00      	lsrs	r0, r0, #24
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80029e2:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80029e6:	f805 0c01 	strb.w	r0, [r5, #-1]
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80029ea:	f7fd fe07 	bl	80005fc <HAL_GetTick>
 80029ee:	1b80      	subs	r0, r0, r6
 80029f0:	4287      	cmp	r7, r0
 80029f2:	f105 0504 	add.w	r5, r5, #4
 80029f6:	d807      	bhi.n	8002a08 <HAL_SD_ReadBlocks+0x1e8>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);        
 80029f8:	6823      	ldr	r3, [r4, #0]
 80029fa:	4a0c      	ldr	r2, [pc, #48]	; (8002a2c <HAL_SD_ReadBlocks+0x20c>)
 80029fc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80029fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a04:	e7c5      	b.n	8002992 <HAL_SD_ReadBlocks+0x172>
 8002a06:	3504      	adds	r5, #4
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
 8002a08:	6820      	ldr	r0, [r4, #0]
 8002a0a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002a0c:	f413 1300 	ands.w	r3, r3, #2097152	; 0x200000
 8002a10:	d1de      	bne.n	80029d0 <HAL_SD_ReadBlocks+0x1b0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8002a12:	f240 523a 	movw	r2, #1338	; 0x53a
 8002a16:	6382      	str	r2, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_OK;
 8002a1e:	4618      	mov	r0, r3
 8002a20:	e721      	b.n	8002866 <HAL_SD_ReadBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002a22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002a28:	e709      	b.n	800283e <HAL_SD_ReadBlocks+0x1e>
 8002a2a:	bf00      	nop
 8002a2c:	004005ff 	.word	0x004005ff

08002a30 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write 
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002a30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002a34:	b089      	sub	sp, #36	; 0x24
 8002a36:	4604      	mov	r4, r0
 8002a38:	460e      	mov	r6, r1
 8002a3a:	4691      	mov	r9, r2
 8002a3c:	461f      	mov	r7, r3
 8002a3e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002a40:	f7fd fddc 	bl	80005fc <HAL_GetTick>
 8002a44:	4680      	mov	r8, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 8002a46:	b92e      	cbnz	r6, 8002a54 <HAL_SD_WriteBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002a48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a4a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002a4e:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8002a50:	2001      	movs	r0, #1
 8002a52:	e010      	b.n	8002a76 <HAL_SD_WriteBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8002a54:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8002a58:	b2c0      	uxtb	r0, r0
 8002a5a:	2801      	cmp	r0, #1
 8002a5c:	f040 80b4 	bne.w	8002bc8 <HAL_SD_WriteBlocks+0x198>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002a60:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002a62:	eb09 0307 	add.w	r3, r9, r7
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002a66:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002a68:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002a6a:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002a6c:	d906      	bls.n	8002a7c <HAL_SD_WriteBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002a6e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a70:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a74:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 8002a76:	b009      	add	sp, #36	; 0x24
 8002a78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8002a82:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002a84:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 8002a86:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002a88:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002a8a:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 8002a8e:	bf18      	it	ne
 8002a90:	ea4f 2949 	movne.w	r9, r9, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002a94:	f000 fea9 	bl	80037ea <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002a98:	b148      	cbz	r0, 8002aae <HAL_SD_WriteBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 8002a9a:	6823      	ldr	r3, [r4, #0]
 8002a9c:	4a4c      	ldr	r2, [pc, #304]	; (8002bd0 <HAL_SD_WriteBlocks+0x1a0>)
 8002a9e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002aa0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002aa2:	4318      	orrs	r0, r3
 8002aa4:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002aa6:	2001      	movs	r0, #1
 8002aa8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 8002aac:	e7e3      	b.n	8002a76 <HAL_SD_WriteBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002aae:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab2:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002ab4:	027b      	lsls	r3, r7, #9
 8002ab6:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8002ab8:	2390      	movs	r3, #144	; 0x90
 8002aba:	9304      	str	r3, [sp, #16]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8002abc:	9005      	str	r0, [sp, #20]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8002abe:	9006      	str	r0, [sp, #24]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8002ac0:	2301      	movs	r3, #1
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002ac2:	a902      	add	r1, sp, #8
 8002ac4:	6820      	ldr	r0, [r4, #0]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8002ac6:	9307      	str	r3, [sp, #28]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002ac8:	f000 fe7d 	bl	80037c6 <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 8002acc:	2f01      	cmp	r7, #1
 8002ace:	d913      	bls.n	8002af8 <HAL_SD_WriteBlocks+0xc8>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8002ad0:	2320      	movs	r3, #32
 8002ad2:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8002ad4:	4649      	mov	r1, r9
 8002ad6:	6820      	ldr	r0, [r4, #0]
 8002ad8:	f000 fee7 	bl	80038aa <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002adc:	2800      	cmp	r0, #0
 8002ade:	d031      	beq.n	8002b44 <HAL_SD_WriteBlocks+0x114>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 8002ae0:	6823      	ldr	r3, [r4, #0]
 8002ae2:	4a3b      	ldr	r2, [pc, #236]	; (8002bd0 <HAL_SD_WriteBlocks+0x1a0>)
 8002ae4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8002ae6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ae8:	4318      	orrs	r0, r3
 8002aea:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002aec:	2001      	movs	r0, #1
      hsd->Context = SD_CONTEXT_NONE;
 8002aee:	2300      	movs	r3, #0
      hsd->State = HAL_SD_STATE_READY;
 8002af0:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002af4:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002af6:	e7be      	b.n	8002a76 <HAL_SD_WriteBlocks+0x46>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8002af8:	2310      	movs	r3, #16
 8002afa:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8002afc:	4649      	mov	r1, r9
 8002afe:	6820      	ldr	r0, [r4, #0]
 8002b00:	f000 febb 	bl	800387a <SDMMC_CmdWriteSingleBlock>
 8002b04:	e7ea      	b.n	8002adc <HAL_SD_WriteBlocks+0xac>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 8002b06:	045a      	lsls	r2, r3, #17
 8002b08:	d50a      	bpl.n	8002b20 <HAL_SD_WriteBlocks+0xf0>
 8002b0a:	f106 0920 	add.w	r9, r6, #32
          data |= ((uint32_t)(*tempbuff) << 24U);
 8002b0e:	f856 3b04 	ldr.w	r3, [r6], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8002b12:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 8002b14:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8002b16:	a901      	add	r1, sp, #4
 8002b18:	f000 fe33 	bl	8003782 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8002b1c:	45b1      	cmp	r9, r6
 8002b1e:	d1f6      	bne.n	8002b0e <HAL_SD_WriteBlocks+0xde>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002b20:	f7fd fd6c 	bl	80005fc <HAL_GetTick>
 8002b24:	eba0 0008 	sub.w	r0, r0, r8
 8002b28:	42a8      	cmp	r0, r5
 8002b2a:	d30b      	bcc.n	8002b44 <HAL_SD_WriteBlocks+0x114>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 8002b2c:	6823      	ldr	r3, [r4, #0]
 8002b2e:	4a28      	ldr	r2, [pc, #160]	; (8002bd0 <HAL_SD_WriteBlocks+0x1a0>)
 8002b30:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8002b32:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b34:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002b36:	2301      	movs	r3, #1
 8002b38:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8002b40:	2003      	movs	r0, #3
 8002b42:	e798      	b.n	8002a76 <HAL_SD_WriteBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8002b44:	6820      	ldr	r0, [r4, #0]
 8002b46:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002b48:	f413 7f8d 	tst.w	r3, #282	; 0x11a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 8002b4c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8002b4e:	d0da      	beq.n	8002b06 <HAL_SD_WriteBlocks+0xd6>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002b50:	05db      	lsls	r3, r3, #23
 8002b52:	d508      	bpl.n	8002b66 <HAL_SD_WriteBlocks+0x136>
 8002b54:	2f01      	cmp	r7, #1
 8002b56:	d906      	bls.n	8002b66 <HAL_SD_WriteBlocks+0x136>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8002b58:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b5a:	2b03      	cmp	r3, #3
 8002b5c:	d003      	beq.n	8002b66 <HAL_SD_WriteBlocks+0x136>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002b5e:	f000 febd 	bl	80038dc <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8002b62:	2800      	cmp	r0, #0
 8002b64:	d1bc      	bne.n	8002ae0 <HAL_SD_WriteBlocks+0xb0>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8002b66:	6823      	ldr	r3, [r4, #0]
 8002b68:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b6a:	f011 0108 	ands.w	r1, r1, #8
 8002b6e:	d006      	beq.n	8002b7e <HAL_SD_WriteBlocks+0x14e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002b70:	4a17      	ldr	r2, [pc, #92]	; (8002bd0 <HAL_SD_WriteBlocks+0x1a0>)
 8002b72:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8002b74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b76:	f043 0308 	orr.w	r3, r3, #8
 8002b7a:	63a3      	str	r3, [r4, #56]	; 0x38
 8002b7c:	e7b6      	b.n	8002aec <HAL_SD_WriteBlocks+0xbc>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8002b7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b80:	f012 0202 	ands.w	r2, r2, #2
 8002b84:	d00a      	beq.n	8002b9c <HAL_SD_WriteBlocks+0x16c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002b86:	4a12      	ldr	r2, [pc, #72]	; (8002bd0 <HAL_SD_WriteBlocks+0x1a0>)
 8002b88:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002b8a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002b8c:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002b8e:	f043 0302 	orr.w	r3, r3, #2
 8002b92:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002b94:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002b98:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002b9a:	e76c      	b.n	8002a76 <HAL_SD_WriteBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8002b9c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002b9e:	f010 0010 	ands.w	r0, r0, #16
 8002ba2:	d00a      	beq.n	8002bba <HAL_SD_WriteBlocks+0x18a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002ba4:	490a      	ldr	r1, [pc, #40]	; (8002bd0 <HAL_SD_WriteBlocks+0x1a0>)
 8002ba6:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8002ba8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002baa:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8002bac:	f043 0310 	orr.w	r3, r3, #16
 8002bb0:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002bb2:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002bb6:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002bb8:	e75d      	b.n	8002a76 <HAL_SD_WriteBlocks+0x46>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8002bba:	f240 523a 	movw	r2, #1338	; 0x53a
 8002bbe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 8002bc6:	e756      	b.n	8002a76 <HAL_SD_WriteBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002bc8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002bca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002bce:	e73e      	b.n	8002a4e <HAL_SD_WriteBlocks+0x1e>
 8002bd0:	004005ff 	.word	0x004005ff

08002bd4 <HAL_SD_GetCardCSD>:
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypedef *pCSD)
{
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8002bd4:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8002bd6:	0f9a      	lsrs	r2, r3, #30
 8002bd8:	700a      	strb	r2, [r1, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8002bda:	f3c3 6283 	ubfx	r2, r3, #26, #4
 8002bde:	704a      	strb	r2, [r1, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8002be0:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8002be4:	708a      	strb	r2, [r1, #2]
  
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8002be6:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8002bea:	70ca      	strb	r2, [r1, #3]
  
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8002bec:	f3c3 2207 	ubfx	r2, r3, #8, #8
  
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8002bf0:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8002bf2:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8002bf4:	714b      	strb	r3, [r1, #5]
  
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8002bf6:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8002bf8:	0d1a      	lsrs	r2, r3, #20
 8002bfa:	80ca      	strh	r2, [r1, #6]
  
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8002bfc:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8002c00:	720a      	strb	r2, [r1, #8]
  
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8002c02:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8002c06:	724a      	strb	r2, [r1, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8002c08:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8002c0c:	728a      	strb	r2, [r1, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8002c0e:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8002c12:	72ca      	strb	r2, [r1, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8002c14:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8002c18:	730a      	strb	r2, [r1, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	734a      	strb	r2, [r1, #13]
  
  if(hsd->SdCard.CardType == CARD_SDSC)
 8002c1e:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8002c20:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 8002c22:	2a00      	cmp	r2, #0
 8002c24:	d16b      	bne.n	8002cfe <HAL_SD_GetCardCSD+0x12a>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8002c26:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8002c28:	f640 74fc 	movw	r4, #4092	; 0xffc
 8002c2c:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 8002c30:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8002c34:	610b      	str	r3, [r1, #16]
    
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8002c36:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 8002c3a:	750b      	strb	r3, [r1, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8002c3c:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8002c40:	754b      	strb	r3, [r1, #21]
    
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8002c42:	f3c2 5342 	ubfx	r3, r2, #21, #3
 8002c46:	758b      	strb	r3, [r1, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002c48:	f3c2 4382 	ubfx	r3, r2, #18, #3

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002c4c:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002c50:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002c52:	760a      	strb	r2, [r1, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002c54:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002c56:	7e0a      	ldrb	r2, [r1, #24]
 8002c58:	f002 0207 	and.w	r2, r2, #7
 8002c5c:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002c5e:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002c60:	4093      	lsls	r3, r2
 8002c62:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8002c64:	7a0a      	ldrb	r2, [r1, #8]
 8002c66:	f002 040f 	and.w	r4, r2, #15
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	40a2      	lsls	r2, r4
 8002c6e:	6582      	str	r2, [r0, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8002c70:	0a52      	lsrs	r2, r2, #9
 8002c72:	4353      	muls	r3, r2
 8002c74:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8002c76:	f44f 7300 	mov.w	r3, #512	; 0x200
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
    hsd->SdCard.BlockSize = 512U;
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8002c7a:	6603      	str	r3, [r0, #96]	; 0x60
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    hsd->State = HAL_SD_STATE_READY;
    return HAL_ERROR;
  }
  
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8002c7c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002c7e:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8002c82:	764a      	strb	r2, [r1, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002c84:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8002c88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002c8c:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8002c8e:	76cb      	strb	r3, [r1, #27]
  
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8002c90:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8002c92:	0fda      	lsrs	r2, r3, #31
 8002c94:	770a      	strb	r2, [r1, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8002c96:	f3c3 7241 	ubfx	r2, r3, #29, #2
 8002c9a:	774a      	strb	r2, [r1, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8002c9c:	f3c3 6282 	ubfx	r2, r3, #26, #3
 8002ca0:	778a      	strb	r2, [r1, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8002ca2:	f3c3 5283 	ubfx	r2, r3, #22, #4
 8002ca6:	77ca      	strb	r2, [r1, #31]
  
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8002ca8:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8002cac:	f881 2020 	strb.w	r2, [r1, #32]

  pCSD->Reserved3 = 0;
 8002cb0:	2000      	movs	r0, #0

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8002cb2:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 8002cb6:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8002cba:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8002cbe:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8002cc2:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8002cc6:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8002cca:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8002cce:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8002cd2:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8002cd6:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8002cda:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8002cde:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8002ce2:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8002ce6:	f3c3 2201 	ubfx	r2, r3, #8, #2
  
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8002cea:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8002cee:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8002cf2:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
  
  return HAL_OK;
}
 8002cfc:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8002cfe:	2a01      	cmp	r2, #1
 8002d00:	d10f      	bne.n	8002d22 <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8002d02:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 8002d06:	041b      	lsls	r3, r3, #16
 8002d08:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8002d10:	690b      	ldr	r3, [r1, #16]
 8002d12:	3301      	adds	r3, #1
 8002d14:	029b      	lsls	r3, r3, #10
 8002d16:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8002d18:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8002d1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d1e:	6583      	str	r3, [r0, #88]	; 0x58
 8002d20:	e7ab      	b.n	8002c7a <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);   
 8002d22:	6803      	ldr	r3, [r0, #0]
 8002d24:	4a05      	ldr	r2, [pc, #20]	; (8002d3c <HAL_SD_GetCardCSD+0x168>)
 8002d26:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002d28:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002d2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d2e:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002d30:	2301      	movs	r3, #1
 8002d32:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8002d36:	4618      	mov	r0, r3
 8002d38:	bd10      	pop	{r4, pc}
 8002d3a:	bf00      	nop
 8002d3c:	004005ff 	.word	0x004005ff

08002d40 <HAL_SD_InitCard>:
{
 8002d40:	b570      	push	{r4, r5, r6, lr}
 8002d42:	b098      	sub	sp, #96	; 0x60
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8002d44:	2300      	movs	r3, #0
 8002d46:	9307      	str	r3, [sp, #28]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8002d48:	9308      	str	r3, [sp, #32]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002d4a:	9309      	str	r3, [sp, #36]	; 0x24
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8002d4c:	930a      	str	r3, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8002d4e:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8002d50:	2376      	movs	r3, #118	; 0x76
 8002d52:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDMMC_Init(hsd->Instance, Init);
 8002d54:	ab0a      	add	r3, sp, #40	; 0x28
{
 8002d56:	4604      	mov	r4, r0
  status = SDMMC_Init(hsd->Instance, Init);
 8002d58:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002d5c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002d60:	ab07      	add	r3, sp, #28
 8002d62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d64:	6820      	ldr	r0, [r4, #0]
 8002d66:	f000 fced 	bl	8003744 <SDMMC_Init>
  if(status != HAL_OK)
 8002d6a:	b118      	cbz	r0, 8002d74 <HAL_SD_InitCard+0x34>
    return HAL_ERROR;
 8002d6c:	2501      	movs	r5, #1
}
 8002d6e:	4628      	mov	r0, r5
 8002d70:	b018      	add	sp, #96	; 0x60
 8002d72:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_SD_DISABLE(hsd); 
 8002d74:	6820      	ldr	r0, [r4, #0]
 8002d76:	6843      	ldr	r3, [r0, #4]
 8002d78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d7c:	6043      	str	r3, [r0, #4]
  status = SDMMC_PowerState_ON(hsd->Instance);
 8002d7e:	f000 fd05 	bl	800378c <SDMMC_PowerState_ON>
  if(status != HAL_OK)
 8002d82:	4605      	mov	r5, r0
 8002d84:	2800      	cmp	r0, #0
 8002d86:	d1f1      	bne.n	8002d6c <HAL_SD_InitCard+0x2c>
  __HAL_SD_ENABLE(hsd);
 8002d88:	6822      	ldr	r2, [r4, #0]
 8002d8a:	6853      	ldr	r3, [r2, #4]
 8002d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d90:	6053      	str	r3, [r2, #4]
  HAL_Delay(2U);
 8002d92:	2002      	movs	r0, #2
 8002d94:	f7fd fc38 	bl	8000608 <HAL_Delay>
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002d98:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0;
 8002d9a:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002d9c:	f000 fdd0 	bl	8003940 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002da0:	4606      	mov	r6, r0
 8002da2:	b970      	cbnz	r0, 8002dc2 <HAL_SD_InitCard+0x82>
  {
    return errorstate;
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8002da4:	6820      	ldr	r0, [r4, #0]
 8002da6:	f000 fdf3 	bl	8003990 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002daa:	2800      	cmp	r0, #0
 8002dac:	d073      	beq.n	8002e96 <HAL_SD_InitCard+0x156>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8002dae:	64a6      	str	r6, [r4, #72]	; 0x48
      
#if !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8002db0:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8002db4:	9b06      	ldr	r3, [sp, #24]
 8002db6:	1c5a      	adds	r2, r3, #1
 8002db8:	42ab      	cmp	r3, r5
 8002dba:	9206      	str	r2, [sp, #24]
 8002dbc:	d108      	bne.n	8002dd0 <HAL_SD_InitCard+0x90>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8002dbe:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    hsd->State = HAL_SD_STATE_READY;
 8002dc2:	2501      	movs	r5, #1
 8002dc4:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002dc8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002dca:	430e      	orrs	r6, r1
 8002dcc:	63a6      	str	r6, [r4, #56]	; 0x38
 8002dce:	e7ce      	b.n	8002d6e <HAL_SD_InitCard+0x2e>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	6820      	ldr	r0, [r4, #0]
 8002dd4:	f000 fe18 	bl	8003a08 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002dd8:	4601      	mov	r1, r0
 8002dda:	b110      	cbz	r0, 8002de2 <HAL_SD_InitCard+0xa2>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002ddc:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8002de0:	e7ef      	b.n	8002dc2 <HAL_SD_InitCard+0x82>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8002de2:	6820      	ldr	r0, [r4, #0]
 8002de4:	f000 fe28 	bl	8003a38 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002de8:	4601      	mov	r1, r0
 8002dea:	2800      	cmp	r0, #0
 8002dec:	d1f6      	bne.n	8002ddc <HAL_SD_InitCard+0x9c>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002dee:	6820      	ldr	r0, [r4, #0]
 8002df0:	f000 fce6 	bl	80037c0 <SDMMC_GetResponse>
    while(validvoltage == 0U)
 8002df4:	2800      	cmp	r0, #0
 8002df6:	dadd      	bge.n	8002db4 <HAL_SD_InitCard+0x74>
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8002df8:	2300      	movs	r3, #0
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8002dfa:	6463      	str	r3, [r4, #68]	; 0x44
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 8002dfc:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 8002e04:	f000 fcc6 	bl	8003794 <SDMMC_GetPowerState>
 8002e08:	2800      	cmp	r0, #0
 8002e0a:	f000 8095 	beq.w	8002f38 <HAL_SD_InitCard+0x1f8>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002e0e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002e10:	2b03      	cmp	r3, #3
 8002e12:	d019      	beq.n	8002e48 <HAL_SD_InitCard+0x108>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8002e14:	6820      	ldr	r0, [r4, #0]
 8002e16:	f000 fe28 	bl	8003a6a <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002e1a:	2800      	cmp	r0, #0
 8002e1c:	d164      	bne.n	8002ee8 <HAL_SD_InitCard+0x1a8>
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002e1e:	4601      	mov	r1, r0
 8002e20:	6820      	ldr	r0, [r4, #0]
 8002e22:	f000 fccd 	bl	80037c0 <SDMMC_GetResponse>
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002e26:	2104      	movs	r1, #4
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002e28:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002e2a:	6820      	ldr	r0, [r4, #0]
 8002e2c:	f000 fcc8 	bl	80037c0 <SDMMC_GetResponse>
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002e30:	2108      	movs	r1, #8
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002e32:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002e34:	6820      	ldr	r0, [r4, #0]
 8002e36:	f000 fcc3 	bl	80037c0 <SDMMC_GetResponse>
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8002e3a:	210c      	movs	r1, #12
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002e3c:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8002e3e:	6820      	ldr	r0, [r4, #0]
 8002e40:	f000 fcbe 	bl	80037c0 <SDMMC_GetResponse>
 8002e44:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002e48:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002e4a:	2b03      	cmp	r3, #3
 8002e4c:	d145      	bne.n	8002eda <HAL_SD_InitCard+0x19a>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002e4e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002e50:	2b03      	cmp	r3, #3
 8002e52:	d150      	bne.n	8002ef6 <HAL_SD_InitCard+0x1b6>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20);
 8002e54:	2104      	movs	r1, #4
 8002e56:	6820      	ldr	r0, [r4, #0]
 8002e58:	f000 fcb2 	bl	80037c0 <SDMMC_GetResponse>
 8002e5c:	0d00      	lsrs	r0, r0, #20
 8002e5e:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8002e60:	a90d      	add	r1, sp, #52	; 0x34
 8002e62:	4620      	mov	r0, r4
 8002e64:	f7ff feb6 	bl	8002bd4 <HAL_SD_GetCardCSD>
 8002e68:	4605      	mov	r5, r0
 8002e6a:	2800      	cmp	r0, #0
 8002e6c:	d161      	bne.n	8002f32 <HAL_SD_InitCard+0x1f2>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16));
 8002e6e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002e70:	4603      	mov	r3, r0
 8002e72:	0412      	lsls	r2, r2, #16
 8002e74:	6820      	ldr	r0, [r4, #0]
 8002e76:	f000 fd4b 	bl	8003910 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002e7a:	2800      	cmp	r0, #0
 8002e7c:	d134      	bne.n	8002ee8 <HAL_SD_InitCard+0x1a8>
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8002e7e:	f104 0310 	add.w	r3, r4, #16
 8002e82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002e86:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002e8a:	1d23      	adds	r3, r4, #4
 8002e8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e8e:	6820      	ldr	r0, [r4, #0]
 8002e90:	f000 fc58 	bl	8003744 <SDMMC_Init>
 8002e94:	e76b      	b.n	8002d6e <HAL_SD_InitCard+0x2e>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8002e96:	2301      	movs	r3, #1
 8002e98:	64a3      	str	r3, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8002e9a:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8002e9e:	9b06      	ldr	r3, [sp, #24]
 8002ea0:	1c5a      	adds	r2, r3, #1
 8002ea2:	42ab      	cmp	r3, r5
 8002ea4:	9206      	str	r2, [sp, #24]
 8002ea6:	d08a      	beq.n	8002dbe <HAL_SD_InitCard+0x7e>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	6820      	ldr	r0, [r4, #0]
 8002eac:	f000 fdac 	bl	8003a08 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002eb0:	4606      	mov	r6, r0
 8002eb2:	2800      	cmp	r0, #0
 8002eb4:	d185      	bne.n	8002dc2 <HAL_SD_InitCard+0x82>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8002eb6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002eba:	6820      	ldr	r0, [r4, #0]
 8002ebc:	f000 fdbc 	bl	8003a38 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002ec0:	4606      	mov	r6, r0
 8002ec2:	2800      	cmp	r0, #0
 8002ec4:	f47f af7d 	bne.w	8002dc2 <HAL_SD_InitCard+0x82>
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002ec8:	4601      	mov	r1, r0
 8002eca:	6820      	ldr	r0, [r4, #0]
 8002ecc:	f000 fc78 	bl	80037c0 <SDMMC_GetResponse>
    while(validvoltage == 0U)
 8002ed0:	0fc3      	lsrs	r3, r0, #31
 8002ed2:	d0e4      	beq.n	8002e9e <HAL_SD_InitCard+0x15e>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8002ed4:	0042      	lsls	r2, r0, #1
 8002ed6:	d58f      	bpl.n	8002df8 <HAL_SD_InitCard+0xb8>
 8002ed8:	e78f      	b.n	8002dfa <HAL_SD_InitCard+0xba>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8002eda:	f10d 0116 	add.w	r1, sp, #22
 8002ede:	6820      	ldr	r0, [r4, #0]
 8002ee0:	f000 fdee 	bl	8003ac0 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002ee4:	2800      	cmp	r0, #0
 8002ee6:	d0b2      	beq.n	8002e4e <HAL_SD_InitCard+0x10e>
    hsd->State = HAL_SD_STATE_READY;
 8002ee8:	2501      	movs	r5, #1
 8002eea:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002eee:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002ef0:	4308      	orrs	r0, r1
 8002ef2:	63a0      	str	r0, [r4, #56]	; 0x38
 8002ef4:	e73b      	b.n	8002d6e <HAL_SD_InitCard+0x2e>
    hsd->SdCard.RelCardAdd = sd_rca;
 8002ef6:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8002efa:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002efc:	6820      	ldr	r0, [r4, #0]
 8002efe:	0409      	lsls	r1, r1, #16
 8002f00:	f000 fdc8 	bl	8003a94 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002f04:	2800      	cmp	r0, #0
 8002f06:	d1ef      	bne.n	8002ee8 <HAL_SD_InitCard+0x1a8>
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002f08:	4601      	mov	r1, r0
 8002f0a:	6820      	ldr	r0, [r4, #0]
 8002f0c:	f000 fc58 	bl	80037c0 <SDMMC_GetResponse>
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002f10:	2104      	movs	r1, #4
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002f12:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002f14:	6820      	ldr	r0, [r4, #0]
 8002f16:	f000 fc53 	bl	80037c0 <SDMMC_GetResponse>
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002f1a:	2108      	movs	r1, #8
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002f1c:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002f1e:	6820      	ldr	r0, [r4, #0]
 8002f20:	f000 fc4e 	bl	80037c0 <SDMMC_GetResponse>
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8002f24:	210c      	movs	r1, #12
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002f26:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8002f28:	6820      	ldr	r0, [r4, #0]
 8002f2a:	f000 fc49 	bl	80037c0 <SDMMC_GetResponse>
 8002f2e:	6720      	str	r0, [r4, #112]	; 0x70
 8002f30:	e790      	b.n	8002e54 <HAL_SD_InitCard+0x114>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002f32:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002f36:	e7d7      	b.n	8002ee8 <HAL_SD_InitCard+0x1a8>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002f38:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002f3c:	e7d4      	b.n	8002ee8 <HAL_SD_InitCard+0x1a8>

08002f3e <HAL_SD_Init>:
{ 
 8002f3e:	b510      	push	{r4, lr}
  if(hsd == NULL)
 8002f40:	4604      	mov	r4, r0
 8002f42:	b908      	cbnz	r0, 8002f48 <HAL_SD_Init+0xa>
    return HAL_ERROR;
 8002f44:	2001      	movs	r0, #1
 8002f46:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 8002f48:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8002f4c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002f50:	b913      	cbnz	r3, 8002f58 <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 8002f52:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8002f54:	f003 f8bc 	bl	80060d0 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8002f5e:	4620      	mov	r0, r4
 8002f60:	f7ff feee 	bl	8002d40 <HAL_SD_InitCard>
 8002f64:	2800      	cmp	r0, #0
 8002f66:	d1ed      	bne.n	8002f44 <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 8002f68:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002f6a:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8002f6c:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 8002f6e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8002f72:	bd10      	pop	{r4, pc}

08002f74 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8002f74:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002f76:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8002f78:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002f7a:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8002f7c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002f7e:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8002f80:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002f82:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8002f84:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002f86:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8002f88:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002f8a:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8002f8c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002f8e:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8002f90:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002f92:	61cb      	str	r3, [r1, #28]
}
 8002f94:	2000      	movs	r0, #0
 8002f96:	4770      	bx	lr

08002f98 <HAL_SD_GetCardState>:
  {
    return HAL_SD_ERROR_PARAM;
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 8002f98:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8002f9a:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 8002f9c:	0409      	lsls	r1, r1, #16
{
 8002f9e:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 8002fa0:	6800      	ldr	r0, [r0, #0]
 8002fa2:	f000 fddb 	bl	8003b5c <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002fa6:	4601      	mov	r1, r0
 8002fa8:	b928      	cbnz	r0, 8002fb6 <HAL_SD_GetCardState+0x1e>
  {
    return errorstate;
  }
  
  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002faa:	6820      	ldr	r0, [r4, #0]
 8002fac:	f000 fc08 	bl	80037c0 <SDMMC_GetResponse>
  return (HAL_SD_CardStateTypedef)cardstate;
 8002fb0:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 8002fb4:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 8002fb6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002fb8:	4319      	orrs	r1, r3
 8002fba:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 8002fbc:	2000      	movs	r0, #0
 8002fbe:	e7f7      	b.n	8002fb0 <HAL_SD_GetCardState+0x18>

08002fc0 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8002fc0:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fc2:	69c1      	ldr	r1, [r0, #28]
{
 8002fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fc6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fc8:	6883      	ldr	r3, [r0, #8]
 8002fca:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fcc:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fce:	4303      	orrs	r3, r0
 8002fd0:	6960      	ldr	r0, [r4, #20]
 8002fd2:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fd4:	48ba      	ldr	r0, [pc, #744]	; (80032c0 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fd6:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fd8:	4028      	ands	r0, r5
 8002fda:	4303      	orrs	r3, r0
 8002fdc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fde:	6853      	ldr	r3, [r2, #4]
 8002fe0:	68e0      	ldr	r0, [r4, #12]
 8002fe2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fe6:	4303      	orrs	r3, r0
 8002fe8:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002fea:	4bb6      	ldr	r3, [pc, #728]	; (80032c4 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fec:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002fee:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002ff0:	bf1c      	itt	ne
 8002ff2:	6a23      	ldrne	r3, [r4, #32]
 8002ff4:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ff6:	6893      	ldr	r3, [r2, #8]
 8002ff8:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002ffc:	4303      	orrs	r3, r0
 8002ffe:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003000:	4bb1      	ldr	r3, [pc, #708]	; (80032c8 <UART_SetConfig+0x308>)
 8003002:	429a      	cmp	r2, r3
 8003004:	d119      	bne.n	800303a <UART_SetConfig+0x7a>
 8003006:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800300a:	4ab0      	ldr	r2, [pc, #704]	; (80032cc <UART_SetConfig+0x30c>)
 800300c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003010:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003014:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003018:	5cd3      	ldrb	r3, [r2, r3]
 800301a:	f040 8138 	bne.w	800328e <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 800301e:	2b08      	cmp	r3, #8
 8003020:	f200 808f 	bhi.w	8003142 <UART_SetConfig+0x182>
 8003024:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003028:	00ca011a 	.word	0x00ca011a
 800302c:	008d00f9 	.word	0x008d00f9
 8003030:	008d0114 	.word	0x008d0114
 8003034:	008d008d 	.word	0x008d008d
 8003038:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 800303a:	4ba5      	ldr	r3, [pc, #660]	; (80032d0 <UART_SetConfig+0x310>)
 800303c:	429a      	cmp	r2, r3
 800303e:	d107      	bne.n	8003050 <UART_SetConfig+0x90>
 8003040:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003044:	4aa3      	ldr	r2, [pc, #652]	; (80032d4 <UART_SetConfig+0x314>)
 8003046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304a:	f003 030c 	and.w	r3, r3, #12
 800304e:	e7e1      	b.n	8003014 <UART_SetConfig+0x54>
 8003050:	4ba1      	ldr	r3, [pc, #644]	; (80032d8 <UART_SetConfig+0x318>)
 8003052:	429a      	cmp	r2, r3
 8003054:	d123      	bne.n	800309e <UART_SetConfig+0xde>
 8003056:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 800305a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800305e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003062:	2b10      	cmp	r3, #16
 8003064:	f000 80f1 	beq.w	800324a <UART_SetConfig+0x28a>
 8003068:	d80b      	bhi.n	8003082 <UART_SetConfig+0xc2>
 800306a:	2b00      	cmp	r3, #0
 800306c:	f000 80f3 	beq.w	8003256 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003070:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003074:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003078:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800307c:	f000 80f8 	beq.w	8003270 <UART_SetConfig+0x2b0>
 8003080:	e0a8      	b.n	80031d4 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003082:	2b20      	cmp	r3, #32
 8003084:	f000 80c6 	beq.w	8003214 <UART_SetConfig+0x254>
 8003088:	2b30      	cmp	r3, #48	; 0x30
 800308a:	d1f1      	bne.n	8003070 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800308c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003090:	f040 80b8 	bne.w	8003204 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003094:	6860      	ldr	r0, [r4, #4]
 8003096:	0843      	lsrs	r3, r0, #1
 8003098:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800309c:	e0c3      	b.n	8003226 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800309e:	4b8f      	ldr	r3, [pc, #572]	; (80032dc <UART_SetConfig+0x31c>)
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d11e      	bne.n	80030e2 <UART_SetConfig+0x122>
 80030a4:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80030a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ac:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80030b0:	2b40      	cmp	r3, #64	; 0x40
 80030b2:	f000 80bb 	beq.w	800322c <UART_SetConfig+0x26c>
 80030b6:	d80a      	bhi.n	80030ce <UART_SetConfig+0x10e>
 80030b8:	b97b      	cbnz	r3, 80030da <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80030ba:	4b82      	ldr	r3, [pc, #520]	; (80032c4 <UART_SetConfig+0x304>)
 80030bc:	429a      	cmp	r2, r3
 80030be:	f040 80ca 	bne.w	8003256 <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80030c2:	f7ff f895 	bl	80021f0 <HAL_RCC_GetPCLK1Freq>
        break;
 80030c6:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 80030c8:	bbb0      	cbnz	r0, 8003138 <UART_SetConfig+0x178>
 80030ca:	4602      	mov	r2, r0
 80030cc:	e03a      	b.n	8003144 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030ce:	2b80      	cmp	r3, #128	; 0x80
 80030d0:	f000 809d 	beq.w	800320e <UART_SetConfig+0x24e>
 80030d4:	2bc0      	cmp	r3, #192	; 0xc0
 80030d6:	f000 80b0 	beq.w	800323a <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80030da:	4b7a      	ldr	r3, [pc, #488]	; (80032c4 <UART_SetConfig+0x304>)
 80030dc:	429a      	cmp	r2, r3
 80030de:	d1c7      	bne.n	8003070 <UART_SetConfig+0xb0>
 80030e0:	e02f      	b.n	8003142 <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030e2:	4b7f      	ldr	r3, [pc, #508]	; (80032e0 <UART_SetConfig+0x320>)
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d111      	bne.n	800310c <UART_SetConfig+0x14c>
 80030e8:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 80030ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030f8:	f000 8098 	beq.w	800322c <UART_SetConfig+0x26c>
 80030fc:	d9dc      	bls.n	80030b8 <UART_SetConfig+0xf8>
 80030fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003102:	f000 8084 	beq.w	800320e <UART_SetConfig+0x24e>
 8003106:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800310a:	e7e4      	b.n	80030d6 <UART_SetConfig+0x116>
 800310c:	4b6d      	ldr	r3, [pc, #436]	; (80032c4 <UART_SetConfig+0x304>)
 800310e:	429a      	cmp	r2, r3
 8003110:	d1ae      	bne.n	8003070 <UART_SetConfig+0xb0>
 8003112:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8003116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800311a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800311e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003122:	f000 8083 	beq.w	800322c <UART_SetConfig+0x26c>
 8003126:	d9c7      	bls.n	80030b8 <UART_SetConfig+0xf8>
 8003128:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800312c:	d06f      	beq.n	800320e <UART_SetConfig+0x24e>
 800312e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003132:	e7d0      	b.n	80030d6 <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003134:	486b      	ldr	r0, [pc, #428]	; (80032e4 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8003136:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8003138:	6862      	ldr	r2, [r4, #4]
 800313a:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800313e:	4281      	cmp	r1, r0
 8003140:	d905      	bls.n	800314e <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8003142:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003144:	2300      	movs	r3, #0
 8003146:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003148:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 800314a:	4610      	mov	r0, r2
 800314c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 800314e:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8003152:	d8f6      	bhi.n	8003142 <UART_SetConfig+0x182>
        switch (clocksource)
 8003154:	2b08      	cmp	r3, #8
 8003156:	d82e      	bhi.n	80031b6 <UART_SetConfig+0x1f6>
 8003158:	e8df f003 	tbb	[pc, r3]
 800315c:	2d1c2d05 	.word	0x2d1c2d05
 8003160:	2d2d2d24 	.word	0x2d2d2d24
 8003164:	27          	.byte	0x27
 8003165:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003166:	f7ff f843 	bl	80021f0 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800316a:	6862      	ldr	r2, [r4, #4]
 800316c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003170:	0856      	lsrs	r6, r2, #1
 8003172:	2700      	movs	r7, #0
 8003174:	fbe1 6700 	umlal	r6, r7, r1, r0
 8003178:	2300      	movs	r3, #0
 800317a:	4630      	mov	r0, r6
 800317c:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800317e:	f7fd f87f 	bl	8000280 <__aeabi_uldivmod>
            break;
 8003182:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003184:	4b58      	ldr	r3, [pc, #352]	; (80032e8 <UART_SetConfig+0x328>)
 8003186:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800318a:	4299      	cmp	r1, r3
 800318c:	d8d9      	bhi.n	8003142 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 800318e:	6823      	ldr	r3, [r4, #0]
 8003190:	60d8      	str	r0, [r3, #12]
 8003192:	e7d7      	b.n	8003144 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003194:	4855      	ldr	r0, [pc, #340]	; (80032ec <UART_SetConfig+0x32c>)
 8003196:	0855      	lsrs	r5, r2, #1
 8003198:	2300      	movs	r3, #0
 800319a:	2100      	movs	r1, #0
 800319c:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800319e:	f141 0100 	adc.w	r1, r1, #0
 80031a2:	e7ec      	b.n	800317e <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80031a4:	f7fe fd18 	bl	8001bd8 <HAL_RCC_GetSysClockFreq>
 80031a8:	e7df      	b.n	800316a <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80031aa:	0850      	lsrs	r0, r2, #1
 80031ac:	2100      	movs	r1, #0
 80031ae:	2300      	movs	r3, #0
 80031b0:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 80031b4:	e7f3      	b.n	800319e <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 80031b6:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80031b8:	2000      	movs	r0, #0
 80031ba:	e7e3      	b.n	8003184 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80031bc:	f7ff f82a 	bl	8002214 <HAL_RCC_GetPCLK2Freq>
 80031c0:	e04e      	b.n	8003260 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80031c2:	f7ff f815 	bl	80021f0 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80031c6:	6862      	ldr	r2, [r4, #4]
 80031c8:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80031cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80031d0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80031d2:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031d4:	f1a3 0010 	sub.w	r0, r3, #16
 80031d8:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80031dc:	4288      	cmp	r0, r1
 80031de:	d8b0      	bhi.n	8003142 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 80031e0:	6821      	ldr	r1, [r4, #0]
 80031e2:	60cb      	str	r3, [r1, #12]
 80031e4:	e7ae      	b.n	8003144 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80031e6:	f7ff f815 	bl	8002214 <HAL_RCC_GetPCLK2Freq>
 80031ea:	e7ec      	b.n	80031c6 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80031ec:	6860      	ldr	r0, [r4, #4]
 80031ee:	0843      	lsrs	r3, r0, #1
 80031f0:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80031f4:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80031f8:	fbb3 f3f0 	udiv	r3, r3, r0
 80031fc:	e7e8      	b.n	80031d0 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80031fe:	f7fe fceb 	bl	8001bd8 <HAL_RCC_GetSysClockFreq>
 8003202:	e7e0      	b.n	80031c6 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003204:	6860      	ldr	r0, [r4, #4]
 8003206:	0843      	lsrs	r3, r0, #1
 8003208:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800320c:	e7f4      	b.n	80031f8 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 800320e:	4b2d      	ldr	r3, [pc, #180]	; (80032c4 <UART_SetConfig+0x304>)
 8003210:	429a      	cmp	r2, r3
 8003212:	d08f      	beq.n	8003134 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003214:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003218:	d1e8      	bne.n	80031ec <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800321a:	6860      	ldr	r0, [r4, #4]
 800321c:	0843      	lsrs	r3, r0, #1
 800321e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003222:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003226:	fbb3 f3f0 	udiv	r3, r3, r0
 800322a:	e01f      	b.n	800326c <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 800322c:	4b25      	ldr	r3, [pc, #148]	; (80032c4 <UART_SetConfig+0x304>)
 800322e:	429a      	cmp	r2, r3
 8003230:	d10b      	bne.n	800324a <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003232:	f7fe fcd1 	bl	8001bd8 <HAL_RCC_GetSysClockFreq>
        break;
 8003236:	2304      	movs	r3, #4
 8003238:	e746      	b.n	80030c8 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 800323a:	4b22      	ldr	r3, [pc, #136]	; (80032c4 <UART_SetConfig+0x304>)
 800323c:	429a      	cmp	r2, r3
 800323e:	f47f af25 	bne.w	800308c <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003242:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8003246:	2308      	movs	r3, #8
 8003248:	e776      	b.n	8003138 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800324a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800324e:	d1d6      	bne.n	80031fe <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003250:	f7fe fcc2 	bl	8001bd8 <HAL_RCC_GetSysClockFreq>
 8003254:	e004      	b.n	8003260 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003256:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800325a:	d1b2      	bne.n	80031c2 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800325c:	f7fe ffc8 	bl	80021f0 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003260:	6861      	ldr	r1, [r4, #4]
 8003262:	084a      	lsrs	r2, r1, #1
 8003264:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003268:	fbb3 f3f1 	udiv	r3, r3, r1
 800326c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800326e:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003270:	f1a3 0010 	sub.w	r0, r3, #16
 8003274:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003278:	4288      	cmp	r0, r1
 800327a:	f63f af62 	bhi.w	8003142 <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 800327e:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8003282:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003284:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8003288:	430b      	orrs	r3, r1
 800328a:	60c3      	str	r3, [r0, #12]
 800328c:	e75a      	b.n	8003144 <UART_SetConfig+0x184>
    switch (clocksource)
 800328e:	2b08      	cmp	r3, #8
 8003290:	f63f af57 	bhi.w	8003142 <UART_SetConfig+0x182>
 8003294:	a201      	add	r2, pc, #4	; (adr r2, 800329c <UART_SetConfig+0x2dc>)
 8003296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800329a:	bf00      	nop
 800329c:	080031c3 	.word	0x080031c3
 80032a0:	080031e7 	.word	0x080031e7
 80032a4:	080031ed 	.word	0x080031ed
 80032a8:	08003143 	.word	0x08003143
 80032ac:	080031ff 	.word	0x080031ff
 80032b0:	08003143 	.word	0x08003143
 80032b4:	08003143 	.word	0x08003143
 80032b8:	08003143 	.word	0x08003143
 80032bc:	08003205 	.word	0x08003205
 80032c0:	efff69f3 	.word	0xefff69f3
 80032c4:	40008000 	.word	0x40008000
 80032c8:	40013800 	.word	0x40013800
 80032cc:	08006ec0 	.word	0x08006ec0
 80032d0:	40004400 	.word	0x40004400
 80032d4:	08006ec4 	.word	0x08006ec4
 80032d8:	40004800 	.word	0x40004800
 80032dc:	40004c00 	.word	0x40004c00
 80032e0:	40005000 	.word	0x40005000
 80032e4:	00f42400 	.word	0x00f42400
 80032e8:	000ffcff 	.word	0x000ffcff
 80032ec:	f4240000 	.word	0xf4240000

080032f0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80032f2:	07da      	lsls	r2, r3, #31
{
 80032f4:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032f6:	d506      	bpl.n	8003306 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032f8:	6801      	ldr	r1, [r0, #0]
 80032fa:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80032fc:	684a      	ldr	r2, [r1, #4]
 80032fe:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003302:	4322      	orrs	r2, r4
 8003304:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003306:	079c      	lsls	r4, r3, #30
 8003308:	d506      	bpl.n	8003318 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800330a:	6801      	ldr	r1, [r0, #0]
 800330c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800330e:	684a      	ldr	r2, [r1, #4]
 8003310:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003314:	4322      	orrs	r2, r4
 8003316:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003318:	0759      	lsls	r1, r3, #29
 800331a:	d506      	bpl.n	800332a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800331c:	6801      	ldr	r1, [r0, #0]
 800331e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003320:	684a      	ldr	r2, [r1, #4]
 8003322:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003326:	4322      	orrs	r2, r4
 8003328:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800332a:	071a      	lsls	r2, r3, #28
 800332c:	d506      	bpl.n	800333c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800332e:	6801      	ldr	r1, [r0, #0]
 8003330:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003332:	684a      	ldr	r2, [r1, #4]
 8003334:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003338:	4322      	orrs	r2, r4
 800333a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800333c:	06dc      	lsls	r4, r3, #27
 800333e:	d506      	bpl.n	800334e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003340:	6801      	ldr	r1, [r0, #0]
 8003342:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003344:	688a      	ldr	r2, [r1, #8]
 8003346:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800334a:	4322      	orrs	r2, r4
 800334c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800334e:	0699      	lsls	r1, r3, #26
 8003350:	d506      	bpl.n	8003360 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003352:	6801      	ldr	r1, [r0, #0]
 8003354:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003356:	688a      	ldr	r2, [r1, #8]
 8003358:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800335c:	4322      	orrs	r2, r4
 800335e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003360:	065a      	lsls	r2, r3, #25
 8003362:	d50f      	bpl.n	8003384 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003364:	6801      	ldr	r1, [r0, #0]
 8003366:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003368:	684a      	ldr	r2, [r1, #4]
 800336a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800336e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003370:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003374:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003376:	d105      	bne.n	8003384 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003378:	684a      	ldr	r2, [r1, #4]
 800337a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800337c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003380:	4322      	orrs	r2, r4
 8003382:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003384:	061b      	lsls	r3, r3, #24
 8003386:	d506      	bpl.n	8003396 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003388:	6802      	ldr	r2, [r0, #0]
 800338a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800338c:	6853      	ldr	r3, [r2, #4]
 800338e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003392:	430b      	orrs	r3, r1
 8003394:	6053      	str	r3, [r2, #4]
 8003396:	bd10      	pop	{r4, pc}

08003398 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800339c:	9d06      	ldr	r5, [sp, #24]
 800339e:	4604      	mov	r4, r0
 80033a0:	460f      	mov	r7, r1
 80033a2:	4616      	mov	r6, r2
 80033a4:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033a6:	6821      	ldr	r1, [r4, #0]
 80033a8:	69ca      	ldr	r2, [r1, #28]
 80033aa:	ea37 0302 	bics.w	r3, r7, r2
 80033ae:	bf0c      	ite	eq
 80033b0:	2201      	moveq	r2, #1
 80033b2:	2200      	movne	r2, #0
 80033b4:	42b2      	cmp	r2, r6
 80033b6:	d002      	beq.n	80033be <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80033b8:	2000      	movs	r0, #0
}
 80033ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80033be:	1c6b      	adds	r3, r5, #1
 80033c0:	d0f2      	beq.n	80033a8 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80033c2:	b99d      	cbnz	r5, 80033ec <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80033cc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	f022 0201 	bic.w	r2, r2, #1
 80033d4:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80033d6:	2320      	movs	r3, #32
 80033d8:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 80033dc:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 80033e0:	2300      	movs	r3, #0
 80033e2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 80033e6:	2003      	movs	r0, #3
 80033e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80033ec:	f7fd f906 	bl	80005fc <HAL_GetTick>
 80033f0:	eba0 0008 	sub.w	r0, r0, r8
 80033f4:	4285      	cmp	r5, r0
 80033f6:	d2d6      	bcs.n	80033a6 <UART_WaitOnFlagUntilTimeout+0xe>
 80033f8:	e7e4      	b.n	80033c4 <UART_WaitOnFlagUntilTimeout+0x2c>

080033fa <HAL_UART_Receive>:
{
 80033fa:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80033fe:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8003400:	f890 3072 	ldrb.w	r3, [r0, #114]	; 0x72
 8003404:	2b20      	cmp	r3, #32
{
 8003406:	4604      	mov	r4, r0
 8003408:	460d      	mov	r5, r1
 800340a:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 800340c:	d160      	bne.n	80034d0 <HAL_UART_Receive+0xd6>
    if ((pData == NULL) || (Size == 0U))
 800340e:	2900      	cmp	r1, #0
 8003410:	d05c      	beq.n	80034cc <HAL_UART_Receive+0xd2>
 8003412:	2a00      	cmp	r2, #0
 8003414:	d05a      	beq.n	80034cc <HAL_UART_Receive+0xd2>
    __HAL_LOCK(huart);
 8003416:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800341a:	2b01      	cmp	r3, #1
 800341c:	d058      	beq.n	80034d0 <HAL_UART_Receive+0xd6>
 800341e:	2301      	movs	r3, #1
 8003420:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003424:	2300      	movs	r3, #0
 8003426:	6743      	str	r3, [r0, #116]	; 0x74
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003428:	2322      	movs	r3, #34	; 0x22
 800342a:	f880 3072 	strb.w	r3, [r0, #114]	; 0x72
    tickstart = HAL_GetTick();
 800342e:	f7fd f8e5 	bl	80005fc <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 8003432:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize  = Size;
 8003434:	f8a4 6058 	strh.w	r6, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 8003438:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 800343c:	4607      	mov	r7, r0
    huart->RxXferCount = Size;
 800343e:	f8a4 605a 	strh.w	r6, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8003442:	d115      	bne.n	8003470 <HAL_UART_Receive+0x76>
 8003444:	6923      	ldr	r3, [r4, #16]
 8003446:	b98b      	cbnz	r3, 800346c <HAL_UART_Receive+0x72>
 8003448:	f240 13ff 	movw	r3, #511	; 0x1ff
 800344c:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 8003450:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c
    while (huart->RxXferCount > 0U)
 8003454:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 8003458:	b280      	uxth	r0, r0
 800345a:	b9b8      	cbnz	r0, 800348c <HAL_UART_Receive+0x92>
    huart->RxState = HAL_UART_STATE_READY;
 800345c:	2320      	movs	r3, #32
 800345e:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
    __HAL_UNLOCK(huart);
 8003462:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8003466:	b002      	add	sp, #8
 8003468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_MASK_COMPUTATION(huart);
 800346c:	23ff      	movs	r3, #255	; 0xff
 800346e:	e7ed      	b.n	800344c <HAL_UART_Receive+0x52>
 8003470:	b923      	cbnz	r3, 800347c <HAL_UART_Receive+0x82>
 8003472:	6923      	ldr	r3, [r4, #16]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d0f9      	beq.n	800346c <HAL_UART_Receive+0x72>
 8003478:	237f      	movs	r3, #127	; 0x7f
 800347a:	e7e7      	b.n	800344c <HAL_UART_Receive+0x52>
 800347c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003480:	d1e6      	bne.n	8003450 <HAL_UART_Receive+0x56>
 8003482:	6923      	ldr	r3, [r4, #16]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0f7      	beq.n	8003478 <HAL_UART_Receive+0x7e>
 8003488:	233f      	movs	r3, #63	; 0x3f
 800348a:	e7df      	b.n	800344c <HAL_UART_Receive+0x52>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800348c:	f8cd 8000 	str.w	r8, [sp]
 8003490:	463b      	mov	r3, r7
 8003492:	2200      	movs	r2, #0
 8003494:	2120      	movs	r1, #32
 8003496:	4620      	mov	r0, r4
 8003498:	f7ff ff7e 	bl	8003398 <UART_WaitOnFlagUntilTimeout>
 800349c:	b9d0      	cbnz	r0, 80034d4 <HAL_UART_Receive+0xda>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800349e:	68a3      	ldr	r3, [r4, #8]
 80034a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034a4:	6823      	ldr	r3, [r4, #0]
 80034a6:	d10c      	bne.n	80034c2 <HAL_UART_Receive+0xc8>
 80034a8:	6922      	ldr	r2, [r4, #16]
 80034aa:	b952      	cbnz	r2, 80034c2 <HAL_UART_Receive+0xc8>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80034ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80034ae:	4033      	ands	r3, r6
 80034b0:	f825 3b02 	strh.w	r3, [r5], #2
      huart->RxXferCount--;
 80034b4:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80034b8:	3b01      	subs	r3, #1
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
 80034c0:	e7c8      	b.n	8003454 <HAL_UART_Receive+0x5a>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80034c2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80034c4:	4033      	ands	r3, r6
 80034c6:	702b      	strb	r3, [r5, #0]
 80034c8:	3501      	adds	r5, #1
 80034ca:	e7f3      	b.n	80034b4 <HAL_UART_Receive+0xba>
      return  HAL_ERROR;
 80034cc:	2001      	movs	r0, #1
 80034ce:	e7ca      	b.n	8003466 <HAL_UART_Receive+0x6c>
    return HAL_BUSY;
 80034d0:	2002      	movs	r0, #2
 80034d2:	e7c8      	b.n	8003466 <HAL_UART_Receive+0x6c>
        return HAL_TIMEOUT;
 80034d4:	2003      	movs	r0, #3
 80034d6:	e7c6      	b.n	8003466 <HAL_UART_Receive+0x6c>

080034d8 <UART_CheckIdleState>:
{
 80034d8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80034da:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034dc:	2600      	movs	r6, #0
 80034de:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80034e0:	f7fd f88c 	bl	80005fc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034e4:	6823      	ldr	r3, [r4, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80034ea:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034ec:	d417      	bmi.n	800351e <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034ee:	6823      	ldr	r3, [r4, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	075b      	lsls	r3, r3, #29
 80034f4:	d50a      	bpl.n	800350c <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034f6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	2200      	movs	r2, #0
 80034fe:	462b      	mov	r3, r5
 8003500:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003504:	4620      	mov	r0, r4
 8003506:	f7ff ff47 	bl	8003398 <UART_WaitOnFlagUntilTimeout>
 800350a:	b9a0      	cbnz	r0, 8003536 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 800350c:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800350e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003510:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8003514:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8003518:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 800351c:	e00c      	b.n	8003538 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800351e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003522:	9300      	str	r3, [sp, #0]
 8003524:	4632      	mov	r2, r6
 8003526:	4603      	mov	r3, r0
 8003528:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800352c:	4620      	mov	r0, r4
 800352e:	f7ff ff33 	bl	8003398 <UART_WaitOnFlagUntilTimeout>
 8003532:	2800      	cmp	r0, #0
 8003534:	d0db      	beq.n	80034ee <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003536:	2003      	movs	r0, #3
}
 8003538:	b002      	add	sp, #8
 800353a:	bd70      	pop	{r4, r5, r6, pc}

0800353c <HAL_UART_Init>:
{
 800353c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800353e:	4604      	mov	r4, r0
 8003540:	b360      	cbz	r0, 800359c <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003542:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003546:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800354a:	b91b      	cbnz	r3, 8003554 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800354c:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003550:	f002 fe92 	bl	8006278 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003554:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003556:	2324      	movs	r3, #36	; 0x24
 8003558:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 800355c:	6813      	ldr	r3, [r2, #0]
 800355e:	f023 0301 	bic.w	r3, r3, #1
 8003562:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003564:	4620      	mov	r0, r4
 8003566:	f7ff fd2b 	bl	8002fc0 <UART_SetConfig>
 800356a:	2801      	cmp	r0, #1
 800356c:	d016      	beq.n	800359c <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800356e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003570:	b113      	cbz	r3, 8003578 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003572:	4620      	mov	r0, r4
 8003574:	f7ff febc 	bl	80032f0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003578:	6823      	ldr	r3, [r4, #0]
 800357a:	685a      	ldr	r2, [r3, #4]
 800357c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003580:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003582:	689a      	ldr	r2, [r3, #8]
 8003584:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003588:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003590:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003592:	601a      	str	r2, [r3, #0]
}
 8003594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003598:	f7ff bf9e 	b.w	80034d8 <UART_CheckIdleState>
}
 800359c:	2001      	movs	r0, #1
 800359e:	bd10      	pop	{r4, pc}

080035a0 <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80035a0:	4b11      	ldr	r3, [pc, #68]	; (80035e8 <SDMMC_GetCmdResp2+0x48>)
 80035a2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	fbb3 f2f2 	udiv	r2, r3, r2
 80035ac:	f241 3388 	movw	r3, #5000	; 0x1388
 80035b0:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80035b2:	f113 33ff 	adds.w	r3, r3, #4294967295
 80035b6:	d313      	bcc.n	80035e0 <SDMMC_GetCmdResp2+0x40>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80035b8:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80035ba:	f012 0f45 	tst.w	r2, #69	; 0x45
 80035be:	d0f8      	beq.n	80035b2 <SDMMC_GetCmdResp2+0x12>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80035c0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80035c2:	075b      	lsls	r3, r3, #29
 80035c4:	d503      	bpl.n	80035ce <SDMMC_GetCmdResp2+0x2e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80035c6:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80035c8:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	4770      	bx	lr
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80035ce:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80035d0:	f013 0301 	ands.w	r3, r3, #1
 80035d4:	d001      	beq.n	80035da <SDMMC_GetCmdResp2+0x3a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80035d6:	2301      	movs	r3, #1
 80035d8:	e7f6      	b.n	80035c8 <SDMMC_GetCmdResp2+0x28>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80035da:	22c5      	movs	r2, #197	; 0xc5
 80035dc:	6382      	str	r2, [r0, #56]	; 0x38
 80035de:	e7f4      	b.n	80035ca <SDMMC_GetCmdResp2+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 80035e0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80035e4:	e7f1      	b.n	80035ca <SDMMC_GetCmdResp2+0x2a>
 80035e6:	bf00      	nop
 80035e8:	20000028 	.word	0x20000028

080035ec <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80035ec:	4b0e      	ldr	r3, [pc, #56]	; (8003628 <SDMMC_GetCmdResp3+0x3c>)
 80035ee:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	fbb3 f2f2 	udiv	r2, r3, r2
 80035f8:	f241 3388 	movw	r3, #5000	; 0x1388
 80035fc:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80035fe:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003602:	d30d      	bcc.n	8003620 <SDMMC_GetCmdResp3+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8003604:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003606:	f012 0f45 	tst.w	r2, #69	; 0x45
 800360a:	d0f8      	beq.n	80035fe <SDMMC_GetCmdResp3+0x12>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800360c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800360e:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003612:	bf15      	itete	ne
 8003614:	2304      	movne	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003616:	22c5      	moveq	r2, #197	; 0xc5
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003618:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800361a:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800361c:	4618      	mov	r0, r3
 800361e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8003620:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	20000028 	.word	0x20000028

0800362c <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800362c:	4b43      	ldr	r3, [pc, #268]	; (800373c <SDMMC_GetCmdResp1+0x110>)
{
 800362e:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 8003636:	fbb3 f3f4 	udiv	r3, r3, r4
 800363a:	435a      	muls	r2, r3
    if (count-- == 0U)
 800363c:	2a00      	cmp	r2, #0
 800363e:	d048      	beq.n	80036d2 <SDMMC_GetCmdResp1+0xa6>
  }while(!__SDMMC_GET_FLAG(SDMMCx, flags));
 8003640:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003642:	f013 0f45 	tst.w	r3, #69	; 0x45
 8003646:	f102 32ff 	add.w	r2, r2, #4294967295
 800364a:	d0f7      	beq.n	800363c <SDMMC_GetCmdResp1+0x10>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800364c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800364e:	075b      	lsls	r3, r3, #29
 8003650:	d503      	bpl.n	800365a <SDMMC_GetCmdResp1+0x2e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003652:	2304      	movs	r3, #4
 8003654:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8003656:	4618      	mov	r0, r3
 8003658:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800365a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800365c:	07dc      	lsls	r4, r3, #31
 800365e:	d503      	bpl.n	8003668 <SDMMC_GetCmdResp1+0x3c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003660:	2301      	movs	r3, #1
 8003662:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003664:	2001      	movs	r0, #1
 8003666:	bd10      	pop	{r4, pc}
  return (uint8_t)(SDMMCx->RESPCMD);
 8003668:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800366a:	b2db      	uxtb	r3, r3
 800366c:	4299      	cmp	r1, r3
 800366e:	d1f9      	bne.n	8003664 <SDMMC_GetCmdResp1+0x38>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003670:	23c5      	movs	r3, #197	; 0xc5
 8003672:	6383      	str	r3, [r0, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8003674:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8003676:	4832      	ldr	r0, [pc, #200]	; (8003740 <SDMMC_GetCmdResp1+0x114>)
 8003678:	4018      	ands	r0, r3
 800367a:	2800      	cmp	r0, #0
 800367c:	d05c      	beq.n	8003738 <SDMMC_GetCmdResp1+0x10c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800367e:	2b00      	cmp	r3, #0
 8003680:	db2a      	blt.n	80036d8 <SDMMC_GetCmdResp1+0xac>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8003682:	005a      	lsls	r2, r3, #1
 8003684:	d42b      	bmi.n	80036de <SDMMC_GetCmdResp1+0xb2>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8003686:	009c      	lsls	r4, r3, #2
 8003688:	d42b      	bmi.n	80036e2 <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800368a:	00d9      	lsls	r1, r3, #3
 800368c:	d42b      	bmi.n	80036e6 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800368e:	011a      	lsls	r2, r3, #4
 8003690:	d42c      	bmi.n	80036ec <SDMMC_GetCmdResp1+0xc0>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8003692:	015c      	lsls	r4, r3, #5
 8003694:	d42d      	bmi.n	80036f2 <SDMMC_GetCmdResp1+0xc6>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8003696:	01d9      	lsls	r1, r3, #7
 8003698:	d42e      	bmi.n	80036f8 <SDMMC_GetCmdResp1+0xcc>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800369a:	021a      	lsls	r2, r3, #8
 800369c:	d42f      	bmi.n	80036fe <SDMMC_GetCmdResp1+0xd2>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800369e:	025c      	lsls	r4, r3, #9
 80036a0:	d430      	bmi.n	8003704 <SDMMC_GetCmdResp1+0xd8>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80036a2:	0299      	lsls	r1, r3, #10
 80036a4:	d431      	bmi.n	800370a <SDMMC_GetCmdResp1+0xde>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80036a6:	02da      	lsls	r2, r3, #11
 80036a8:	d432      	bmi.n	8003710 <SDMMC_GetCmdResp1+0xe4>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80036aa:	035c      	lsls	r4, r3, #13
 80036ac:	d433      	bmi.n	8003716 <SDMMC_GetCmdResp1+0xea>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80036ae:	0399      	lsls	r1, r3, #14
 80036b0:	d434      	bmi.n	800371c <SDMMC_GetCmdResp1+0xf0>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80036b2:	03da      	lsls	r2, r3, #15
 80036b4:	d435      	bmi.n	8003722 <SDMMC_GetCmdResp1+0xf6>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80036b6:	041c      	lsls	r4, r3, #16
 80036b8:	d436      	bmi.n	8003728 <SDMMC_GetCmdResp1+0xfc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80036ba:	0459      	lsls	r1, r3, #17
 80036bc:	d437      	bmi.n	800372e <SDMMC_GetCmdResp1+0x102>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80036be:	049a      	lsls	r2, r3, #18
 80036c0:	d438      	bmi.n	8003734 <SDMMC_GetCmdResp1+0x108>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80036c2:	f013 0f08 	tst.w	r3, #8
 80036c6:	bf14      	ite	ne
 80036c8:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 80036cc:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80036d0:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 80036d2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80036d6:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80036d8:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80036dc:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80036de:	2040      	movs	r0, #64	; 0x40
 80036e0:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80036e2:	2080      	movs	r0, #128	; 0x80
 80036e4:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80036e6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80036ea:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80036ec:	f44f 7000 	mov.w	r0, #512	; 0x200
 80036f0:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80036f2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80036f6:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80036f8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80036fc:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_COM_CRC_FAILED;
 80036fe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003702:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 8003704:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003708:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800370a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800370e:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CC_ERR;
 8003710:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003714:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8003716:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800371a:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800371c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003720:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8003722:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003726:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8003728:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800372c:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800372e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003732:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_RESET;
 8003734:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
}
 8003738:	bd10      	pop	{r4, pc}
 800373a:	bf00      	nop
 800373c:	20000028 	.word	0x20000028
 8003740:	fdffe008 	.word	0xfdffe008

08003744 <SDMMC_Init>:
{
 8003744:	b084      	sub	sp, #16
 8003746:	b510      	push	{r4, lr}
 8003748:	ac03      	add	r4, sp, #12
 800374a:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 800374e:	9904      	ldr	r1, [sp, #16]
 8003750:	9b03      	ldr	r3, [sp, #12]
 8003752:	6842      	ldr	r2, [r0, #4]
 8003754:	430b      	orrs	r3, r1
 8003756:	9905      	ldr	r1, [sp, #20]
 8003758:	430b      	orrs	r3, r1
 800375a:	9906      	ldr	r1, [sp, #24]
 800375c:	430b      	orrs	r3, r1
 800375e:	9907      	ldr	r1, [sp, #28]
 8003760:	430b      	orrs	r3, r1
 8003762:	9908      	ldr	r1, [sp, #32]
}
 8003764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8003768:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 800376c:	430b      	orrs	r3, r1
 800376e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8003772:	4313      	orrs	r3, r2
 8003774:	6043      	str	r3, [r0, #4]
}
 8003776:	b004      	add	sp, #16
 8003778:	2000      	movs	r0, #0
 800377a:	4770      	bx	lr

0800377c <SDMMC_ReadFIFO>:
 800377c:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8003780:	4770      	bx	lr

08003782 <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 8003782:	680b      	ldr	r3, [r1, #0]
 8003784:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8003788:	2000      	movs	r0, #0
 800378a:	4770      	bx	lr

0800378c <SDMMC_PowerState_ON>:
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800378c:	2303      	movs	r3, #3
 800378e:	6003      	str	r3, [r0, #0]
}
 8003790:	2000      	movs	r0, #0
 8003792:	4770      	bx	lr

08003794 <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8003794:	6800      	ldr	r0, [r0, #0]
}
 8003796:	f000 0003 	and.w	r0, r0, #3
 800379a:	4770      	bx	lr

0800379c <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 800379c:	680b      	ldr	r3, [r1, #0]
 800379e:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, Command->CmdIndex         |\
 80037a0:	68c3      	ldr	r3, [r0, #12]
 80037a2:	684a      	ldr	r2, [r1, #4]
 80037a4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80037a8:	f023 030f 	bic.w	r3, r3, #15
 80037ac:	4313      	orrs	r3, r2
 80037ae:	688a      	ldr	r2, [r1, #8]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	68ca      	ldr	r2, [r1, #12]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	690a      	ldr	r2, [r1, #16]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	60c3      	str	r3, [r0, #12]
}
 80037bc:	2000      	movs	r0, #0
 80037be:	4770      	bx	lr

080037c0 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80037c0:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 80037c2:	5840      	ldr	r0, [r0, r1]
}  
 80037c4:	4770      	bx	lr

080037c6 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 80037c6:	680b      	ldr	r3, [r1, #0]
 80037c8:	6243      	str	r3, [r0, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 80037ca:	684b      	ldr	r3, [r1, #4]
 80037cc:	6283      	str	r3, [r0, #40]	; 0x28
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, Data->DataBlockSize |\
 80037ce:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80037d0:	688a      	ldr	r2, [r1, #8]
 80037d2:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 80037d6:	4313      	orrs	r3, r2
 80037d8:	68ca      	ldr	r2, [r1, #12]
 80037da:	4313      	orrs	r3, r2
 80037dc:	690a      	ldr	r2, [r1, #16]
 80037de:	4313      	orrs	r3, r2
 80037e0:	694a      	ldr	r2, [r1, #20]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80037e6:	2000      	movs	r0, #0
 80037e8:	4770      	bx	lr

080037ea <SDMMC_CmdBlockLength>:
{
 80037ea:	b530      	push	{r4, r5, lr}
 80037ec:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80037ee:	2340      	movs	r3, #64	; 0x40
 80037f0:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80037f2:	2300      	movs	r3, #0
{
 80037f4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80037f6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80037f8:	2410      	movs	r4, #16
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80037fa:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80037fc:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80037fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003802:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8003804:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003806:	f7ff ffc9 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800380a:	f241 3288 	movw	r2, #5000	; 0x1388
 800380e:	4621      	mov	r1, r4
 8003810:	4628      	mov	r0, r5
 8003812:	f7ff ff0b 	bl	800362c <SDMMC_GetCmdResp1>
}
 8003816:	b007      	add	sp, #28
 8003818:	bd30      	pop	{r4, r5, pc}

0800381a <SDMMC_CmdReadSingleBlock>:
{
 800381a:	b530      	push	{r4, r5, lr}
 800381c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800381e:	2340      	movs	r3, #64	; 0x40
 8003820:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003822:	2300      	movs	r3, #0
{
 8003824:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003826:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8003828:	2411      	movs	r4, #17
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800382a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800382c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800382e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003832:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8003834:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003836:	f7ff ffb1 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800383a:	f241 3288 	movw	r2, #5000	; 0x1388
 800383e:	4621      	mov	r1, r4
 8003840:	4628      	mov	r0, r5
 8003842:	f7ff fef3 	bl	800362c <SDMMC_GetCmdResp1>
}
 8003846:	b007      	add	sp, #28
 8003848:	bd30      	pop	{r4, r5, pc}

0800384a <SDMMC_CmdReadMultiBlock>:
{
 800384a:	b530      	push	{r4, r5, lr}
 800384c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800384e:	2340      	movs	r3, #64	; 0x40
 8003850:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003852:	2300      	movs	r3, #0
{
 8003854:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003856:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8003858:	2412      	movs	r4, #18
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800385a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800385c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800385e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003862:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8003864:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003866:	f7ff ff99 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800386a:	f241 3288 	movw	r2, #5000	; 0x1388
 800386e:	4621      	mov	r1, r4
 8003870:	4628      	mov	r0, r5
 8003872:	f7ff fedb 	bl	800362c <SDMMC_GetCmdResp1>
}
 8003876:	b007      	add	sp, #28
 8003878:	bd30      	pop	{r4, r5, pc}

0800387a <SDMMC_CmdWriteSingleBlock>:
{
 800387a:	b530      	push	{r4, r5, lr}
 800387c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800387e:	2340      	movs	r3, #64	; 0x40
 8003880:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003882:	2300      	movs	r3, #0
{
 8003884:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003886:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003888:	2418      	movs	r4, #24
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800388a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800388c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800388e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003892:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003894:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003896:	f7ff ff81 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800389a:	f241 3288 	movw	r2, #5000	; 0x1388
 800389e:	4621      	mov	r1, r4
 80038a0:	4628      	mov	r0, r5
 80038a2:	f7ff fec3 	bl	800362c <SDMMC_GetCmdResp1>
}
 80038a6:	b007      	add	sp, #28
 80038a8:	bd30      	pop	{r4, r5, pc}

080038aa <SDMMC_CmdWriteMultiBlock>:
{
 80038aa:	b530      	push	{r4, r5, lr}
 80038ac:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80038ae:	2340      	movs	r3, #64	; 0x40
 80038b0:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80038b2:	2300      	movs	r3, #0
{
 80038b4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80038b6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80038b8:	2419      	movs	r4, #25
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80038ba:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80038bc:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80038be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038c2:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80038c4:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80038c6:	f7ff ff69 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80038ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80038ce:	4621      	mov	r1, r4
 80038d0:	4628      	mov	r0, r5
 80038d2:	f7ff feab 	bl	800362c <SDMMC_GetCmdResp1>
}
 80038d6:	b007      	add	sp, #28
 80038d8:	bd30      	pop	{r4, r5, pc}
	...

080038dc <SDMMC_CmdStopTransfer>:
{
 80038dc:	b530      	push	{r4, r5, lr}
 80038de:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 80038e0:	2300      	movs	r3, #0
{
 80038e2:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0;
 80038e4:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80038e6:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80038e8:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80038ea:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80038ec:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80038ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80038f2:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80038f4:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80038f6:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80038f8:	f7ff ff50 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80038fc:	4a03      	ldr	r2, [pc, #12]	; (800390c <SDMMC_CmdStopTransfer+0x30>)
 80038fe:	4621      	mov	r1, r4
 8003900:	4628      	mov	r0, r5
 8003902:	f7ff fe93 	bl	800362c <SDMMC_GetCmdResp1>
}
 8003906:	b007      	add	sp, #28
 8003908:	bd30      	pop	{r4, r5, pc}
 800390a:	bf00      	nop
 800390c:	05f5e100 	.word	0x05f5e100

08003910 <SDMMC_CmdSelDesel>:
{
 8003910:	b530      	push	{r4, r5, lr}
 8003912:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003914:	2340      	movs	r3, #64	; 0x40
 8003916:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003918:	2300      	movs	r3, #0
{
 800391a:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800391c:	2407      	movs	r4, #7
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800391e:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003920:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003922:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8003926:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003928:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800392a:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800392c:	f7ff ff36 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8003930:	f241 3288 	movw	r2, #5000	; 0x1388
 8003934:	4621      	mov	r1, r4
 8003936:	4628      	mov	r0, r5
 8003938:	f7ff fe78 	bl	800362c <SDMMC_GetCmdResp1>
}
 800393c:	b007      	add	sp, #28
 800393e:	bd30      	pop	{r4, r5, pc}

08003940 <SDMMC_CmdGoIdleState>:
{
 8003940:	b510      	push	{r4, lr}
 8003942:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 8003944:	2300      	movs	r3, #0
 8003946:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8003948:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800394a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800394c:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800394e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003950:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003954:	9305      	str	r3, [sp, #20]
{
 8003956:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003958:	f7ff ff20 	bl	800379c <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800395c:	4b0b      	ldr	r3, [pc, #44]	; (800398c <SDMMC_CmdGoIdleState+0x4c>)
 800395e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	fbb3 f2f2 	udiv	r2, r3, r2
 8003968:	f241 3388 	movw	r3, #5000	; 0x1388
 800396c:	4353      	muls	r3, r2
    if (count-- == 0U)
 800396e:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003972:	d307      	bcc.n	8003984 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8003974:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003976:	0612      	lsls	r2, r2, #24
 8003978:	d5f9      	bpl.n	800396e <SDMMC_CmdGoIdleState+0x2e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800397a:	23c5      	movs	r3, #197	; 0xc5
 800397c:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 800397e:	2000      	movs	r0, #0
}
 8003980:	b006      	add	sp, #24
 8003982:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8003984:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8003988:	e7fa      	b.n	8003980 <SDMMC_CmdGoIdleState+0x40>
 800398a:	bf00      	nop
 800398c:	20000028 	.word	0x20000028

08003990 <SDMMC_CmdOperCond>:
{
 8003990:	b510      	push	{r4, lr}
 8003992:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8003994:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8003998:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800399a:	2308      	movs	r3, #8
 800399c:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800399e:	2340      	movs	r3, #64	; 0x40
 80039a0:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80039a2:	2300      	movs	r3, #0
 80039a4:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80039a6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80039a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039ac:	9305      	str	r3, [sp, #20]
{
 80039ae:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80039b0:	f7ff fef4 	bl	800379c <SDMMC_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80039b4:	4b13      	ldr	r3, [pc, #76]	; (8003a04 <SDMMC_CmdOperCond+0x74>)
 80039b6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	fbb3 f2f2 	udiv	r2, r3, r2
 80039c0:	f241 3388 	movw	r3, #5000	; 0x1388
 80039c4:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80039c6:	f113 33ff 	adds.w	r3, r3, #4294967295
 80039ca:	d318      	bcc.n	80039fe <SDMMC_CmdOperCond+0x6e>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80039cc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80039ce:	f012 0f45 	tst.w	r2, #69	; 0x45
 80039d2:	d0f8      	beq.n	80039c6 <SDMMC_CmdOperCond+0x36>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80039d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80039d6:	075b      	lsls	r3, r3, #29
 80039d8:	d503      	bpl.n	80039e2 <SDMMC_CmdOperCond+0x52>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80039da:	2004      	movs	r0, #4
  }
  
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80039dc:	63a0      	str	r0, [r4, #56]	; 0x38
}
 80039de:	b006      	add	sp, #24
 80039e0:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80039e2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80039e4:	f012 0201 	ands.w	r2, r2, #1
 80039e8:	d001      	beq.n	80039ee <SDMMC_CmdOperCond+0x5e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80039ea:	2001      	movs	r0, #1
 80039ec:	e7f6      	b.n	80039dc <SDMMC_CmdOperCond+0x4c>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80039ee:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80039f0:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80039f4:	d0f3      	beq.n	80039de <SDMMC_CmdOperCond+0x4e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80039f6:	2340      	movs	r3, #64	; 0x40
 80039f8:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80039fa:	4610      	mov	r0, r2
 80039fc:	e7ef      	b.n	80039de <SDMMC_CmdOperCond+0x4e>
      return SDMMC_ERROR_TIMEOUT;
 80039fe:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003a02:	e7ec      	b.n	80039de <SDMMC_CmdOperCond+0x4e>
 8003a04:	20000028 	.word	0x20000028

08003a08 <SDMMC_CmdAppCommand>:
{
 8003a08:	b530      	push	{r4, r5, lr}
 8003a0a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003a0c:	2340      	movs	r3, #64	; 0x40
 8003a0e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003a10:	2300      	movs	r3, #0
{
 8003a12:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8003a14:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8003a16:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003a18:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003a1a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003a1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a20:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8003a22:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003a24:	f7ff feba 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8003a28:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a2c:	4621      	mov	r1, r4
 8003a2e:	4628      	mov	r0, r5
 8003a30:	f7ff fdfc 	bl	800362c <SDMMC_GetCmdResp1>
}
 8003a34:	b007      	add	sp, #28
 8003a36:	bd30      	pop	{r4, r5, pc}

08003a38 <SDMMC_CmdAppOperCommand>:
{
 8003a38:	b510      	push	{r4, lr}
 8003a3a:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8003a3c:	2329      	movs	r3, #41	; 0x29
 8003a3e:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8003a40:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003a44:	2340      	movs	r3, #64	; 0x40
 8003a46:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8003a48:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003a4c:	2300      	movs	r3, #0
{
 8003a4e:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8003a50:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003a52:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003a54:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003a56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a5a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003a5c:	f7ff fe9e 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8003a60:	4620      	mov	r0, r4
 8003a62:	f7ff fdc3 	bl	80035ec <SDMMC_GetCmdResp3>
}
 8003a66:	b006      	add	sp, #24
 8003a68:	bd10      	pop	{r4, pc}

08003a6a <SDMMC_CmdSendCID>:
{
 8003a6a:	b510      	push	{r4, lr}
 8003a6c:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 8003a6e:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8003a70:	2202      	movs	r2, #2
{
 8003a72:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0;
 8003a74:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8003a76:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003a78:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8003a7a:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003a7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003a80:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8003a82:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003a84:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003a86:	f7ff fe89 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8003a8a:	4620      	mov	r0, r4
 8003a8c:	f7ff fd88 	bl	80035a0 <SDMMC_GetCmdResp2>
}
 8003a90:	b006      	add	sp, #24
 8003a92:	bd10      	pop	{r4, pc}

08003a94 <SDMMC_CmdSendCSD>:
{
 8003a94:	b510      	push	{r4, lr}
 8003a96:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8003a98:	2309      	movs	r3, #9
 8003a9a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8003a9c:	23c0      	movs	r3, #192	; 0xc0
 8003a9e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003aa0:	2300      	movs	r3, #0
{
 8003aa2:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8003aa4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003aa6:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003aa8:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003aaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003aae:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003ab0:	f7ff fe74 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8003ab4:	4620      	mov	r0, r4
 8003ab6:	f7ff fd73 	bl	80035a0 <SDMMC_GetCmdResp2>
}
 8003aba:	b006      	add	sp, #24
 8003abc:	bd10      	pop	{r4, pc}
	...

08003ac0 <SDMMC_CmdSetRelAdd>:
{
 8003ac0:	b530      	push	{r4, r5, lr}
 8003ac2:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 8003ac4:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8003ac6:	2203      	movs	r2, #3
  sdmmc_cmdinit.Argument         = 0;
 8003ac8:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8003aca:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003acc:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003ace:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003ad0:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 8003ad4:	460d      	mov	r5, r1
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003ad6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003ad8:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003ada:	9305      	str	r3, [sp, #20]
{
 8003adc:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003ade:	f7ff fe5d 	bl	800379c <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003ae2:	4b1d      	ldr	r3, [pc, #116]	; (8003b58 <SDMMC_CmdSetRelAdd+0x98>)
 8003ae4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	fbb3 f2f2 	udiv	r2, r3, r2
 8003aee:	f241 3388 	movw	r3, #5000	; 0x1388
 8003af2:	4353      	muls	r3, r2
    if (count-- == 0U)
 8003af4:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003af8:	d326      	bcc.n	8003b48 <SDMMC_CmdSetRelAdd+0x88>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8003afa:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003afc:	f012 0f45 	tst.w	r2, #69	; 0x45
 8003b00:	d0f8      	beq.n	8003af4 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8003b02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003b04:	0758      	lsls	r0, r3, #29
 8003b06:	d503      	bpl.n	8003b10 <SDMMC_CmdSetRelAdd+0x50>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003b08:	2004      	movs	r0, #4
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003b0a:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8003b0c:	b007      	add	sp, #28
 8003b0e:	bd30      	pop	{r4, r5, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8003b10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003b12:	07d9      	lsls	r1, r3, #31
 8003b14:	d501      	bpl.n	8003b1a <SDMMC_CmdSetRelAdd+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003b16:	2001      	movs	r0, #1
 8003b18:	e7f7      	b.n	8003b0a <SDMMC_CmdSetRelAdd+0x4a>
  return (uint8_t)(SDMMCx->RESPCMD);
 8003b1a:	6923      	ldr	r3, [r4, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	d115      	bne.n	8003b4e <SDMMC_CmdSetRelAdd+0x8e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003b22:	23c5      	movs	r3, #197	; 0xc5
 8003b24:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8003b26:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8003b28:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 8003b2c:	d102      	bne.n	8003b34 <SDMMC_CmdSetRelAdd+0x74>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8003b2e:	0c1b      	lsrs	r3, r3, #16
 8003b30:	802b      	strh	r3, [r5, #0]
 8003b32:	e7eb      	b.n	8003b0c <SDMMC_CmdSetRelAdd+0x4c>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8003b34:	045a      	lsls	r2, r3, #17
 8003b36:	d40c      	bmi.n	8003b52 <SDMMC_CmdSetRelAdd+0x92>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8003b38:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003b3c:	bf14      	ite	ne
 8003b3e:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8003b42:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8003b46:	e7e1      	b.n	8003b0c <SDMMC_CmdSetRelAdd+0x4c>
      return SDMMC_ERROR_TIMEOUT;
 8003b48:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003b4c:	e7de      	b.n	8003b0c <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003b4e:	2001      	movs	r0, #1
 8003b50:	e7dc      	b.n	8003b0c <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8003b52:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003b56:	e7d9      	b.n	8003b0c <SDMMC_CmdSetRelAdd+0x4c>
 8003b58:	20000028 	.word	0x20000028

08003b5c <SDMMC_CmdSendStatus>:
{
 8003b5c:	b530      	push	{r4, r5, lr}
 8003b5e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003b60:	2340      	movs	r3, #64	; 0x40
 8003b62:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003b64:	2300      	movs	r3, #0
{
 8003b66:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8003b68:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8003b6a:	240d      	movs	r4, #13
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003b6c:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003b6e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003b70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b74:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8003b76:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003b78:	f7ff fe10 	bl	800379c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8003b7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b80:	4621      	mov	r1, r4
 8003b82:	4628      	mov	r0, r5
 8003b84:	f7ff fd52 	bl	800362c <SDMMC_GetCmdResp1>
}
 8003b88:	b007      	add	sp, #28
 8003b8a:	bd30      	pop	{r4, r5, pc}

08003b8c <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8003b8c:	4b03      	ldr	r3, [pc, #12]	; (8003b9c <disk_status+0x10>)
 8003b8e:	181a      	adds	r2, r3, r0
 8003b90:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8003b94:	7a10      	ldrb	r0, [r2, #8]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	4718      	bx	r3
 8003b9c:	20000240 	.word	0x20000240

08003ba0 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8003ba0:	4b06      	ldr	r3, [pc, #24]	; (8003bbc <disk_initialize+0x1c>)
 8003ba2:	5c1a      	ldrb	r2, [r3, r0]
 8003ba4:	b942      	cbnz	r2, 8003bb8 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8003baa:	181a      	adds	r2, r3, r0
 8003bac:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8003bb0:	7a10      	ldrb	r0, [r2, #8]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4718      	bx	r3
  }
  return stat;
}
 8003bb8:	2000      	movs	r0, #0
 8003bba:	4770      	bx	lr
 8003bbc:	20000240 	.word	0x20000240

08003bc0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8003bc0:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8003bc2:	4c05      	ldr	r4, [pc, #20]	; (8003bd8 <disk_read+0x18>)
 8003bc4:	1825      	adds	r5, r4, r0
 8003bc6:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8003bca:	6860      	ldr	r0, [r4, #4]
 8003bcc:	6884      	ldr	r4, [r0, #8]
 8003bce:	7a28      	ldrb	r0, [r5, #8]
 8003bd0:	46a4      	mov	ip, r4
  return res;
}
 8003bd2:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8003bd4:	4760      	bx	ip
 8003bd6:	bf00      	nop
 8003bd8:	20000240 	.word	0x20000240

08003bdc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8003bdc:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8003bde:	4c05      	ldr	r4, [pc, #20]	; (8003bf4 <disk_write+0x18>)
 8003be0:	1825      	adds	r5, r4, r0
 8003be2:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8003be6:	6860      	ldr	r0, [r4, #4]
 8003be8:	68c4      	ldr	r4, [r0, #12]
 8003bea:	7a28      	ldrb	r0, [r5, #8]
 8003bec:	46a4      	mov	ip, r4
  return res;
}
 8003bee:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8003bf0:	4760      	bx	ip
 8003bf2:	bf00      	nop
 8003bf4:	20000240 	.word	0x20000240

08003bf8 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8003bf8:	4b05      	ldr	r3, [pc, #20]	; (8003c10 <disk_ioctl+0x18>)
{
 8003bfa:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8003bfc:	181c      	adds	r4, r3, r0
 8003bfe:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8003c02:	7a20      	ldrb	r0, [r4, #8]
 8003c04:	685b      	ldr	r3, [r3, #4]
  return res;
}
 8003c06:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	4718      	bx	r3
 8003c0e:	bf00      	nop
 8003c10:	20000240 	.word	0x20000240

08003c14 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8003c14:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 8003c16:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8003c18:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 8003c1a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 8003c1e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8003c22:	4770      	bx	lr

08003c24 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8003c24:	0a0b      	lsrs	r3, r1, #8
 8003c26:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8003c28:	7043      	strb	r3, [r0, #1]
 8003c2a:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8003c2c:	0e09      	lsrs	r1, r1, #24
 8003c2e:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 8003c30:	70c1      	strb	r1, [r0, #3]
 8003c32:	4770      	bx	lr

08003c34 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8003c34:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 8003c36:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 8003c3a:	4290      	cmp	r0, r2
 8003c3c:	d1fb      	bne.n	8003c36 <mem_set+0x2>
}
 8003c3e:	4770      	bx	lr

08003c40 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8003c40:	4b15      	ldr	r3, [pc, #84]	; (8003c98 <chk_lock+0x58>)
 8003c42:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8003c44:	2500      	movs	r5, #0
 8003c46:	462a      	mov	r2, r5
 8003c48:	461c      	mov	r4, r3
		if (Files[i].fs) {	/* Existing entry */
 8003c4a:	681e      	ldr	r6, [r3, #0]
 8003c4c:	b1a6      	cbz	r6, 8003c78 <chk_lock+0x38>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8003c4e:	6807      	ldr	r7, [r0, #0]
 8003c50:	42be      	cmp	r6, r7
 8003c52:	d112      	bne.n	8003c7a <chk_lock+0x3a>
 8003c54:	685f      	ldr	r7, [r3, #4]
 8003c56:	6886      	ldr	r6, [r0, #8]
 8003c58:	42b7      	cmp	r7, r6
 8003c5a:	d10e      	bne.n	8003c7a <chk_lock+0x3a>
				Files[i].clu == dp->obj.sclust &&
 8003c5c:	689f      	ldr	r7, [r3, #8]
 8003c5e:	6946      	ldr	r6, [r0, #20]
 8003c60:	42b7      	cmp	r7, r6
 8003c62:	d10a      	bne.n	8003c7a <chk_lock+0x3a>
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8003c64:	b9b1      	cbnz	r1, 8003c94 <chk_lock+0x54>
 8003c66:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 8003c6a:	8993      	ldrh	r3, [r2, #12]
 8003c6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c70:	bf14      	ite	ne
 8003c72:	2000      	movne	r0, #0
 8003c74:	2010      	moveq	r0, #16
 8003c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 8003c78:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 8003c7a:	3201      	adds	r2, #1
 8003c7c:	2a02      	cmp	r2, #2
 8003c7e:	f103 0310 	add.w	r3, r3, #16
 8003c82:	d1e2      	bne.n	8003c4a <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8003c84:	b10d      	cbz	r5, 8003c8a <chk_lock+0x4a>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8003c86:	2000      	movs	r0, #0
 8003c88:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8003c8a:	2902      	cmp	r1, #2
 8003c8c:	bf0c      	ite	eq
 8003c8e:	2000      	moveq	r0, #0
 8003c90:	2012      	movne	r0, #18
 8003c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8003c94:	2010      	movs	r0, #16
 8003c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c98:	2000021c 	.word	0x2000021c

08003c9c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8003c9c:	4a1c      	ldr	r2, [pc, #112]	; (8003d10 <inc_lock+0x74>)
 8003c9e:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 8003ca0:	6805      	ldr	r5, [r0, #0]
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	4616      	mov	r6, r2
		if (Files[i].fs == dp->obj.fs &&
 8003ca6:	6814      	ldr	r4, [r2, #0]
 8003ca8:	42ac      	cmp	r4, r5
 8003caa:	d107      	bne.n	8003cbc <inc_lock+0x20>
 8003cac:	6857      	ldr	r7, [r2, #4]
 8003cae:	6884      	ldr	r4, [r0, #8]
 8003cb0:	42a7      	cmp	r7, r4
 8003cb2:	d103      	bne.n	8003cbc <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
 8003cb4:	6897      	ldr	r7, [r2, #8]
 8003cb6:	6944      	ldr	r4, [r0, #20]
 8003cb8:	42a7      	cmp	r7, r4
 8003cba:	d01d      	beq.n	8003cf8 <inc_lock+0x5c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	f102 0210 	add.w	r2, r2, #16
 8003cc4:	d1ef      	bne.n	8003ca6 <inc_lock+0xa>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8003cc6:	6833      	ldr	r3, [r6, #0]
 8003cc8:	b113      	cbz	r3, 8003cd0 <inc_lock+0x34>
 8003cca:	6933      	ldr	r3, [r6, #16]
 8003ccc:	b9eb      	cbnz	r3, 8003d0a <inc_lock+0x6e>
 8003cce:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 8003cd0:	011c      	lsls	r4, r3, #4
 8003cd2:	1932      	adds	r2, r6, r4
 8003cd4:	5135      	str	r5, [r6, r4]
		Files[i].clu = dp->obj.sclust;
 8003cd6:	6884      	ldr	r4, [r0, #8]
		Files[i].ofs = dp->dptr;
 8003cd8:	6940      	ldr	r0, [r0, #20]
 8003cda:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 8003cdc:	2000      	movs	r0, #0
		Files[i].clu = dp->obj.sclust;
 8003cde:	6054      	str	r4, [r2, #4]
		Files[i].ctr = 0;
 8003ce0:	8190      	strh	r0, [r2, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8003ce2:	b979      	cbnz	r1, 8003d04 <inc_lock+0x68>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8003ce4:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8003ce8:	8992      	ldrh	r2, [r2, #12]
 8003cea:	3201      	adds	r2, #1
 8003cec:	b292      	uxth	r2, r2
 8003cee:	eb06 1603 	add.w	r6, r6, r3, lsl #4

	return i + 1;
 8003cf2:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8003cf4:	81b2      	strh	r2, [r6, #12]
	return i + 1;
 8003cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8003cf8:	2900      	cmp	r1, #0
 8003cfa:	d0f3      	beq.n	8003ce4 <inc_lock+0x48>
 8003cfc:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8003d00:	8992      	ldrh	r2, [r2, #12]
 8003d02:	b912      	cbnz	r2, 8003d0a <inc_lock+0x6e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8003d04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d08:	e7f1      	b.n	8003cee <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	2000021c 	.word	0x2000021c

08003d14 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8003d14:	3801      	subs	r0, #1
 8003d16:	2801      	cmp	r0, #1
 8003d18:	d80e      	bhi.n	8003d38 <dec_lock+0x24>
		n = Files[i].ctr;
 8003d1a:	4a09      	ldr	r2, [pc, #36]	; (8003d40 <dec_lock+0x2c>)
 8003d1c:	0103      	lsls	r3, r0, #4
 8003d1e:	18d1      	adds	r1, r2, r3
 8003d20:	8989      	ldrh	r1, [r1, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n > 0) n--;				/* Decrement read mode open count */
 8003d22:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 8003d26:	b280      	uxth	r0, r0
 8003d28:	b108      	cbz	r0, 8003d2e <dec_lock+0x1a>
 8003d2a:	1e48      	subs	r0, r1, #1
 8003d2c:	b280      	uxth	r0, r0
		Files[i].ctr = n;
 8003d2e:	18d1      	adds	r1, r2, r3
 8003d30:	8188      	strh	r0, [r1, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8003d32:	b918      	cbnz	r0, 8003d3c <dec_lock+0x28>
 8003d34:	50d0      	str	r0, [r2, r3]
 8003d36:	4770      	bx	lr
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8003d38:	2002      	movs	r0, #2
 8003d3a:	4770      	bx	lr
		res = FR_OK;
 8003d3c:	2000      	movs	r0, #0
	}
	return res;
}
 8003d3e:	4770      	bx	lr
 8003d40:	2000021c 	.word	0x2000021c

08003d44 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003d44:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 8003d46:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003d48:	3b02      	subs	r3, #2
 8003d4a:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 8003d4c:	bf3d      	ittte	cc
 8003d4e:	8943      	ldrhcc	r3, [r0, #10]
 8003d50:	6ac0      	ldrcc	r0, [r0, #44]	; 0x2c
 8003d52:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003d56:	2000      	movcs	r0, #0
}
 8003d58:	4770      	bx	lr

08003d5a <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8003d5a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
{
 8003d5c:	b510      	push	{r4, lr}
	FATFS *fs = fp->obj.fs;
 8003d5e:	6804      	ldr	r4, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8003d60:	3204      	adds	r2, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8003d62:	89a3      	ldrh	r3, [r4, #12]
 8003d64:	fbb1 f1f3 	udiv	r1, r1, r3
 8003d68:	8963      	ldrh	r3, [r4, #10]
 8003d6a:	fbb1 f1f3 	udiv	r1, r1, r3
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8003d6e:	6810      	ldr	r0, [r2, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8003d70:	b130      	cbz	r0, 8003d80 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8003d72:	4281      	cmp	r1, r0
 8003d74:	d302      	bcc.n	8003d7c <clmt_clust+0x22>
		cl -= ncl; tbl++;		/* Next fragment */
 8003d76:	1a09      	subs	r1, r1, r0
 8003d78:	3208      	adds	r2, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8003d7a:	e7f8      	b.n	8003d6e <clmt_clust+0x14>
	}
	return cl + *tbl;	/* Return the cluster number */
 8003d7c:	6850      	ldr	r0, [r2, #4]
 8003d7e:	4408      	add	r0, r1
}
 8003d80:	bd10      	pop	{r4, pc}

08003d82 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8003d82:	6802      	ldr	r2, [r0, #0]
{
 8003d84:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8003d86:	b152      	cbz	r2, 8003d9e <get_ldnumber+0x1c>
 8003d88:	4611      	mov	r1, r2
 8003d8a:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8003d8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d90:	2c20      	cmp	r4, #32
 8003d92:	d90c      	bls.n	8003dae <get_ldnumber+0x2c>
 8003d94:	2c3a      	cmp	r4, #58	; 0x3a
 8003d96:	d1f8      	bne.n	8003d8a <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 8003d98:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8003d9a:	428b      	cmp	r3, r1
 8003d9c:	d002      	beq.n	8003da4 <get_ldnumber+0x22>
	int vol = -1;
 8003d9e:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 8003da2:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8003da4:	7812      	ldrb	r2, [r2, #0]
 8003da6:	2a30      	cmp	r2, #48	; 0x30
 8003da8:	d1f9      	bne.n	8003d9e <get_ldnumber+0x1c>
					*path = ++tt;
 8003daa:	3301      	adds	r3, #1
 8003dac:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 8003dae:	2000      	movs	r0, #0
 8003db0:	bd10      	pop	{r4, pc}

08003db2 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8003db2:	b538      	push	{r3, r4, r5, lr}
 8003db4:	460d      	mov	r5, r1
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 8003db6:	4604      	mov	r4, r0
 8003db8:	b918      	cbnz	r0, 8003dc2 <validate+0x10>
		*fs = 0;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	602b      	str	r3, [r5, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 8003dbe:	2009      	movs	r0, #9
 8003dc0:	bd38      	pop	{r3, r4, r5, pc}
	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 8003dc2:	6803      	ldr	r3, [r0, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d0f8      	beq.n	8003dba <validate+0x8>
 8003dc8:	781a      	ldrb	r2, [r3, #0]
 8003dca:	2a00      	cmp	r2, #0
 8003dcc:	d0f5      	beq.n	8003dba <validate+0x8>
 8003dce:	88d9      	ldrh	r1, [r3, #6]
 8003dd0:	8882      	ldrh	r2, [r0, #4]
 8003dd2:	4291      	cmp	r1, r2
 8003dd4:	d1f1      	bne.n	8003dba <validate+0x8>
 8003dd6:	7858      	ldrb	r0, [r3, #1]
 8003dd8:	f7ff fed8 	bl	8003b8c <disk_status>
 8003ddc:	f010 0001 	ands.w	r0, r0, #1
 8003de0:	d1eb      	bne.n	8003dba <validate+0x8>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 8003de2:	6823      	ldr	r3, [r4, #0]
 8003de4:	602b      	str	r3, [r5, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
		res = FR_OK;			/* Valid object */
	}
	return res;
}
 8003de6:	bd38      	pop	{r3, r4, r5, pc}

08003de8 <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8003de8:	3801      	subs	r0, #1
 8003dea:	440a      	add	r2, r1
			*d++ = *s++;
 8003dec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003df0:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 8003df4:	4291      	cmp	r1, r2
 8003df6:	d1f9      	bne.n	8003dec <mem_cpy.part.0+0x4>
}
 8003df8:	4770      	bx	lr

08003dfa <ld_clust.isra.1>:
	rv = rv << 8 | ptr[0];
 8003dfa:	7eca      	ldrb	r2, [r1, #27]
 8003dfc:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32) {
 8003dfe:	2803      	cmp	r0, #3
	cl = ld_word(dir + DIR_FstClusLO);
 8003e00:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 8003e04:	bf01      	itttt	eq
 8003e06:	7d48      	ldrbeq	r0, [r1, #21]
 8003e08:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8003e0a:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 8003e0e:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	4770      	bx	lr

08003e16 <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 8003e16:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8003e1a:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 8003e1c:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 8003e1e:	7803      	ldrb	r3, [r0, #0]
 8003e20:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8003e22:	bf01      	itttt	eq
 8003e24:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8003e26:	750a      	strbeq	r2, [r1, #20]
 8003e28:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 8003e2a:	754a      	strbeq	r2, [r1, #21]
 8003e2c:	4770      	bx	lr

08003e2e <sync_window.part.4>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8003e2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 8003e30:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8003e32:	f100 0734 	add.w	r7, r0, #52	; 0x34
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8003e36:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8003e38:	2301      	movs	r3, #1
 8003e3a:	462a      	mov	r2, r5
 8003e3c:	4639      	mov	r1, r7
 8003e3e:	7840      	ldrb	r0, [r0, #1]
 8003e40:	f7ff fecc 	bl	8003bdc <disk_write>
 8003e44:	b9a0      	cbnz	r0, 8003e70 <sync_window.part.4+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8003e46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e48:	69e2      	ldr	r2, [r4, #28]
			fs->wflag = 0;
 8003e4a:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8003e4c:	1aeb      	subs	r3, r5, r3
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d301      	bcc.n	8003e56 <sync_window.part.4+0x28>
	FRESULT res = FR_OK;
 8003e52:	2000      	movs	r0, #0
 8003e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003e56:	78a6      	ldrb	r6, [r4, #2]
 8003e58:	2e01      	cmp	r6, #1
 8003e5a:	d9fa      	bls.n	8003e52 <sync_window.part.4+0x24>
					wsect += fs->fsize;
 8003e5c:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 8003e5e:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 8003e60:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8003e62:	462a      	mov	r2, r5
 8003e64:	2301      	movs	r3, #1
 8003e66:	4639      	mov	r1, r7
 8003e68:	f7ff feb8 	bl	8003bdc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003e6c:	3e01      	subs	r6, #1
 8003e6e:	e7f3      	b.n	8003e58 <sync_window.part.4+0x2a>
			res = FR_DISK_ERR;
 8003e70:	2001      	movs	r0, #1
}
 8003e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003e74 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8003e74:	78c3      	ldrb	r3, [r0, #3]
 8003e76:	b10b      	cbz	r3, 8003e7c <sync_window+0x8>
 8003e78:	f7ff bfd9 	b.w	8003e2e <sync_window.part.4>
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	4770      	bx	lr

08003e80 <sync_fs>:
{
 8003e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e82:	4604      	mov	r4, r0
	res = sync_window(fs);
 8003e84:	f7ff fff6 	bl	8003e74 <sync_window>
 8003e88:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8003e8a:	2800      	cmp	r0, #0
 8003e8c:	d141      	bne.n	8003f12 <sync_fs+0x92>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8003e8e:	7823      	ldrb	r3, [r4, #0]
 8003e90:	2b03      	cmp	r3, #3
 8003e92:	d136      	bne.n	8003f02 <sync_fs+0x82>
 8003e94:	7927      	ldrb	r7, [r4, #4]
 8003e96:	2f01      	cmp	r7, #1
 8003e98:	d133      	bne.n	8003f02 <sync_fs+0x82>
			mem_set(fs->win, 0, SS(fs));
 8003e9a:	f104 0634 	add.w	r6, r4, #52	; 0x34
 8003e9e:	4601      	mov	r1, r0
 8003ea0:	89a2      	ldrh	r2, [r4, #12]
 8003ea2:	4630      	mov	r0, r6
 8003ea4:	f7ff fec6 	bl	8003c34 <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 8003ea8:	2355      	movs	r3, #85	; 0x55
 8003eaa:	f884 3232 	strb.w	r3, [r4, #562]	; 0x232
	*ptr++ = (BYTE)val;
 8003eae:	23aa      	movs	r3, #170	; 0xaa
 8003eb0:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
	*ptr++ = (BYTE)val; val >>= 8;
 8003eb4:	2352      	movs	r3, #82	; 0x52
	*ptr++ = (BYTE)val;
 8003eb6:	2241      	movs	r2, #65	; 0x41
	*ptr++ = (BYTE)val; val >>= 8;
 8003eb8:	2172      	movs	r1, #114	; 0x72
 8003eba:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
	*ptr++ = (BYTE)val; val >>= 8;
 8003ebe:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	*ptr++ = (BYTE)val; val >>= 8;
 8003ec2:	2361      	movs	r3, #97	; 0x61
 8003ec4:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
	*ptr++ = (BYTE)val;
 8003ec8:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
	*ptr++ = (BYTE)val; val >>= 8;
 8003ecc:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
	*ptr++ = (BYTE)val;
 8003ed0:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
	*ptr++ = (BYTE)val; val >>= 8;
 8003ed4:	f884 1218 	strb.w	r1, [r4, #536]	; 0x218
	*ptr++ = (BYTE)val; val >>= 8;
 8003ed8:	f884 1219 	strb.w	r1, [r4, #537]	; 0x219
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8003edc:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8003ee0:	6961      	ldr	r1, [r4, #20]
 8003ee2:	f7ff fe9f 	bl	8003c24 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8003ee6:	6921      	ldr	r1, [r4, #16]
 8003ee8:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8003eec:	f7ff fe9a 	bl	8003c24 <st_dword>
			fs->winsect = fs->volbase + 1;
 8003ef0:	6a22      	ldr	r2, [r4, #32]
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8003ef2:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 8003ef4:	3201      	adds	r2, #1
 8003ef6:	6322      	str	r2, [r4, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8003ef8:	463b      	mov	r3, r7
 8003efa:	4631      	mov	r1, r6
 8003efc:	f7ff fe6e 	bl	8003bdc <disk_write>
			fs->fsi_flag = 0;
 8003f00:	7125      	strb	r5, [r4, #4]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8003f02:	2200      	movs	r2, #0
 8003f04:	4611      	mov	r1, r2
 8003f06:	7860      	ldrb	r0, [r4, #1]
 8003f08:	f7ff fe76 	bl	8003bf8 <disk_ioctl>
 8003f0c:	3000      	adds	r0, #0
 8003f0e:	bf18      	it	ne
 8003f10:	2001      	movne	r0, #1
}
 8003f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003f14 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8003f14:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003f16:	428b      	cmp	r3, r1
{
 8003f18:	b570      	push	{r4, r5, r6, lr}
 8003f1a:	4606      	mov	r6, r0
 8003f1c:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8003f1e:	d012      	beq.n	8003f46 <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 8003f20:	f7ff ffa8 	bl	8003e74 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8003f24:	4604      	mov	r4, r0
 8003f26:	b960      	cbnz	r0, 8003f42 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8003f28:	462a      	mov	r2, r5
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	f106 0134 	add.w	r1, r6, #52	; 0x34
 8003f30:	7870      	ldrb	r0, [r6, #1]
 8003f32:	f7ff fe45 	bl	8003bc0 <disk_read>
 8003f36:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8003f38:	bf1c      	itt	ne
 8003f3a:	f04f 35ff 	movne.w	r5, #4294967295
 8003f3e:	2401      	movne	r4, #1
			fs->winsect = sector;
 8003f40:	6335      	str	r5, [r6, #48]	; 0x30
}
 8003f42:	4620      	mov	r0, r4
 8003f44:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8003f46:	2400      	movs	r4, #0
 8003f48:	e7fb      	b.n	8003f42 <move_window+0x2e>
	...

08003f4c <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8003f4c:	2300      	movs	r3, #0
{
 8003f4e:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8003f50:	70c3      	strb	r3, [r0, #3]
 8003f52:	f04f 33ff 	mov.w	r3, #4294967295
 8003f56:	6303      	str	r3, [r0, #48]	; 0x30
{
 8003f58:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8003f5a:	f7ff ffdb 	bl	8003f14 <move_window>
 8003f5e:	bb30      	cbnz	r0, 8003fae <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 8003f60:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8003f64:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 8003f68:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8003f6c:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d11e      	bne.n	8003fb2 <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8003f74:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8003f78:	2be9      	cmp	r3, #233	; 0xe9
 8003f7a:	d005      	beq.n	8003f88 <check_fs+0x3c>
 8003f7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003f7e:	4a10      	ldr	r2, [pc, #64]	; (8003fc0 <check_fs+0x74>)
 8003f80:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d116      	bne.n	8003fb6 <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003f88:	f104 006a 	add.w	r0, r4, #106	; 0x6a
 8003f8c:	f7ff fe42 	bl	8003c14 <ld_dword>
 8003f90:	4b0c      	ldr	r3, [pc, #48]	; (8003fc4 <check_fs+0x78>)
 8003f92:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003f96:	4298      	cmp	r0, r3
 8003f98:	d00f      	beq.n	8003fba <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8003f9a:	f104 0086 	add.w	r0, r4, #134	; 0x86
 8003f9e:	f7ff fe39 	bl	8003c14 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003fa2:	4b09      	ldr	r3, [pc, #36]	; (8003fc8 <check_fs+0x7c>)
 8003fa4:	4298      	cmp	r0, r3
 8003fa6:	bf14      	ite	ne
 8003fa8:	2002      	movne	r0, #2
 8003faa:	2000      	moveq	r0, #0
 8003fac:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8003fae:	2004      	movs	r0, #4
 8003fb0:	bd10      	pop	{r4, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8003fb2:	2003      	movs	r0, #3
 8003fb4:	bd10      	pop	{r4, pc}
	return 2;
 8003fb6:	2002      	movs	r0, #2
 8003fb8:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003fba:	2000      	movs	r0, #0
}
 8003fbc:	bd10      	pop	{r4, pc}
 8003fbe:	bf00      	nop
 8003fc0:	009000eb 	.word	0x009000eb
 8003fc4:	00544146 	.word	0x00544146
 8003fc8:	33544146 	.word	0x33544146

08003fcc <find_volume>:
{
 8003fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*rfs = 0;
 8003fd0:	2300      	movs	r3, #0
{
 8003fd2:	b085      	sub	sp, #20
	*rfs = 0;
 8003fd4:	600b      	str	r3, [r1, #0]
{
 8003fd6:	460f      	mov	r7, r1
 8003fd8:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8003fda:	f7ff fed2 	bl	8003d82 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8003fde:	1e06      	subs	r6, r0, #0
 8003fe0:	f2c0 815e 	blt.w	80042a0 <find_volume+0x2d4>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8003fe4:	4bb2      	ldr	r3, [pc, #712]	; (80042b0 <find_volume+0x2e4>)
 8003fe6:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8003fea:	2c00      	cmp	r4, #0
 8003fec:	f000 815a 	beq.w	80042a4 <find_volume+0x2d8>
	*rfs = fs;							/* Return pointer to the file system object */
 8003ff0:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8003ff2:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8003ff4:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8003ff8:	b173      	cbz	r3, 8004018 <find_volume+0x4c>
		stat = disk_status(fs->drv);
 8003ffa:	7860      	ldrb	r0, [r4, #1]
 8003ffc:	f7ff fdc6 	bl	8003b8c <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8004000:	07c1      	lsls	r1, r0, #31
 8004002:	d409      	bmi.n	8004018 <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8004004:	2d00      	cmp	r5, #0
 8004006:	f000 814f 	beq.w	80042a8 <find_volume+0x2dc>
 800400a:	f010 0004 	ands.w	r0, r0, #4
 800400e:	d000      	beq.n	8004012 <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 8004010:	200a      	movs	r0, #10
}
 8004012:	b005      	add	sp, #20
 8004014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8004018:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800401a:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 800401c:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800401e:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8004020:	f7ff fdbe 	bl	8003ba0 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8004024:	07c2      	lsls	r2, r0, #31
 8004026:	f100 8141 	bmi.w	80042ac <find_volume+0x2e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800402a:	b10d      	cbz	r5, 8004030 <find_volume+0x64>
 800402c:	0743      	lsls	r3, r0, #29
 800402e:	d4ef      	bmi.n	8004010 <find_volume+0x44>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8004030:	f104 020c 	add.w	r2, r4, #12
 8004034:	2102      	movs	r1, #2
 8004036:	7860      	ldrb	r0, [r4, #1]
 8004038:	f7ff fdde 	bl	8003bf8 <disk_ioctl>
 800403c:	b108      	cbz	r0, 8004042 <find_volume+0x76>
 800403e:	2001      	movs	r0, #1
 8004040:	e7e7      	b.n	8004012 <find_volume+0x46>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8004042:	89a3      	ldrh	r3, [r4, #12]
 8004044:	f5a3 7200 	sub.w	r2, r3, #512	; 0x200
 8004048:	f5b2 6f60 	cmp.w	r2, #3584	; 0xe00
 800404c:	d8f7      	bhi.n	800403e <find_volume+0x72>
 800404e:	1e5e      	subs	r6, r3, #1
 8004050:	401e      	ands	r6, r3
 8004052:	d1f4      	bne.n	800403e <find_volume+0x72>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8004054:	4631      	mov	r1, r6
 8004056:	4620      	mov	r0, r4
 8004058:	f7ff ff78 	bl	8003f4c <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800405c:	2802      	cmp	r0, #2
 800405e:	f040 8101 	bne.w	8004264 <find_volume+0x298>
 8004062:	f504 71fd 	add.w	r1, r4, #506	; 0x1fa
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8004066:	f811 0c04 	ldrb.w	r0, [r1, #-4]
 800406a:	b110      	cbz	r0, 8004072 <find_volume+0xa6>
 800406c:	4608      	mov	r0, r1
 800406e:	f7ff fdd1 	bl	8003c14 <ld_dword>
 8004072:	f84d 0026 	str.w	r0, [sp, r6, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8004076:	3601      	adds	r6, #1
 8004078:	2e04      	cmp	r6, #4
 800407a:	f101 0110 	add.w	r1, r1, #16
 800407e:	d1f2      	bne.n	8004066 <find_volume+0x9a>
 8004080:	2500      	movs	r5, #0
			bsect = br[i];
 8004082:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8004086:	2e00      	cmp	r6, #0
 8004088:	f000 80e4 	beq.w	8004254 <find_volume+0x288>
 800408c:	4631      	mov	r1, r6
 800408e:	4620      	mov	r0, r4
 8004090:	f7ff ff5c 	bl	8003f4c <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8004094:	2801      	cmp	r0, #1
 8004096:	f200 80de 	bhi.w	8004256 <find_volume+0x28a>
	rv = rv << 8 | ptr[0];
 800409a:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 800409e:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80040a2:	f8b4 800c 	ldrh.w	r8, [r4, #12]
 80040a6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80040aa:	4598      	cmp	r8, r3
 80040ac:	f040 80e0 	bne.w	8004270 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 80040b0:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 80040b4:	f894 104a 	ldrb.w	r1, [r4, #74]	; 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80040b8:	ea51 2103 	orrs.w	r1, r1, r3, lsl #8
 80040bc:	d104      	bne.n	80040c8 <find_volume+0xfc>
 80040be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80040c2:	f7ff fda7 	bl	8003c14 <ld_dword>
 80040c6:	4601      	mov	r1, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80040c8:	f894 7044 	ldrb.w	r7, [r4, #68]	; 0x44
		fs->fsize = fasize;
 80040cc:	61e1      	str	r1, [r4, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80040ce:	1e7b      	subs	r3, r7, #1
 80040d0:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80040d2:	70a7      	strb	r7, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80040d4:	f200 80cc 	bhi.w	8004270 <find_volume+0x2a4>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80040d8:	f894 9041 	ldrb.w	r9, [r4, #65]	; 0x41
 80040dc:	fa1f f389 	uxth.w	r3, r9
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80040e0:	434f      	muls	r7, r1
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80040e2:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f000 80c3 	beq.w	8004270 <find_volume+0x2a4>
 80040ea:	f109 33ff 	add.w	r3, r9, #4294967295
 80040ee:	ea13 0f09 	tst.w	r3, r9
 80040f2:	f040 80bd 	bne.w	8004270 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 80040f6:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80040fa:	f894 a045 	ldrb.w	sl, [r4, #69]	; 0x45
 80040fe:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8004102:	ea4f 1358 	mov.w	r3, r8, lsr #5
 8004106:	fbba fbf3 	udiv	fp, sl, r3
 800410a:	fb03 a31b 	mls	r3, r3, fp, sl
 800410e:	b29b      	uxth	r3, r3
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8004110:	f8a4 a008 	strh.w	sl, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8004114:	2b00      	cmp	r3, #0
 8004116:	f040 80ab 	bne.w	8004270 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 800411a:	f894 5048 	ldrb.w	r5, [r4, #72]	; 0x48
 800411e:	f894 0047 	ldrb.w	r0, [r4, #71]	; 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8004122:	ea50 2005 	orrs.w	r0, r0, r5, lsl #8
 8004126:	d103      	bne.n	8004130 <find_volume+0x164>
 8004128:	f104 0054 	add.w	r0, r4, #84	; 0x54
 800412c:	f7ff fd72 	bl	8003c14 <ld_dword>
	rv = rv << 8 | ptr[0];
 8004130:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004134:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8004138:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 800413c:	f000 8098 	beq.w	8004270 <find_volume+0x2a4>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8004140:	fa12 f38b 	uxtah	r3, r2, fp
 8004144:	443b      	add	r3, r7
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8004146:	4298      	cmp	r0, r3
 8004148:	f0c0 8092 	bcc.w	8004270 <find_volume+0x2a4>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800414c:	1ac5      	subs	r5, r0, r3
 800414e:	fbb5 f5f9 	udiv	r5, r5, r9
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8004152:	2d00      	cmp	r5, #0
 8004154:	f000 808c 	beq.w	8004270 <find_volume+0x2a4>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8004158:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 800415c:	4285      	cmp	r5, r0
 800415e:	f200 8089 	bhi.w	8004274 <find_volume+0x2a8>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8004162:	f640 79f5 	movw	r9, #4085	; 0xff5
 8004166:	454d      	cmp	r5, r9
 8004168:	bf8c      	ite	hi
 800416a:	f04f 0902 	movhi.w	r9, #2
 800416e:	f04f 0901 	movls.w	r9, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8004172:	3502      	adds	r5, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8004174:	4432      	add	r2, r6
		fs->database = bsect + sysect;					/* Data start sector */
 8004176:	4433      	add	r3, r6
		if (fmt == FS_FAT32) {
 8004178:	f1b9 0f03 	cmp.w	r9, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800417c:	61a5      	str	r5, [r4, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800417e:	6226      	str	r6, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8004180:	6262      	str	r2, [r4, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8004182:	62e3      	str	r3, [r4, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8004184:	d179      	bne.n	800427a <find_volume+0x2ae>
	rv = rv << 8 | ptr[0];
 8004186:	f894 205f 	ldrb.w	r2, [r4, #95]	; 0x5f
 800418a:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800418e:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8004192:	d16d      	bne.n	8004270 <find_volume+0x2a4>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8004194:	f1ba 0f00 	cmp.w	sl, #0
 8004198:	d16a      	bne.n	8004270 <find_volume+0x2a4>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800419a:	f104 0060 	add.w	r0, r4, #96	; 0x60
 800419e:	f7ff fd39 	bl	8003c14 <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80041a2:	00ad      	lsls	r5, r5, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80041a4:	62a0      	str	r0, [r4, #40]	; 0x28
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80041a6:	f108 33ff 	add.w	r3, r8, #4294967295
 80041aa:	441d      	add	r5, r3
 80041ac:	fbb5 f8f8 	udiv	r8, r5, r8
 80041b0:	4541      	cmp	r1, r8
 80041b2:	d35d      	bcc.n	8004270 <find_volume+0x2a4>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80041b4:	f04f 33ff 	mov.w	r3, #4294967295
 80041b8:	6163      	str	r3, [r4, #20]
 80041ba:	6123      	str	r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80041bc:	f1b9 0f03 	cmp.w	r9, #3
		fs->fsi_flag = 0x80;
 80041c0:	f04f 0380 	mov.w	r3, #128	; 0x80
 80041c4:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80041c6:	d12f      	bne.n	8004228 <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 80041c8:	f894 2065 	ldrb.w	r2, [r4, #101]	; 0x65
 80041cc:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 80041d0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d127      	bne.n	8004228 <find_volume+0x25c>
			&& move_window(fs, bsect + 1) == FR_OK)
 80041d8:	1c71      	adds	r1, r6, #1
 80041da:	4620      	mov	r0, r4
 80041dc:	f7ff fe9a 	bl	8003f14 <move_window>
 80041e0:	bb10      	cbnz	r0, 8004228 <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 80041e2:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 80041e6:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
			fs->fsi_flag = 0;
 80041ea:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 80041ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80041f0:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d117      	bne.n	8004228 <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80041f8:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80041fc:	f7ff fd0a 	bl	8003c14 <ld_dword>
 8004200:	4b2c      	ldr	r3, [pc, #176]	; (80042b4 <find_volume+0x2e8>)
 8004202:	4298      	cmp	r0, r3
 8004204:	d110      	bne.n	8004228 <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8004206:	f504 7006 	add.w	r0, r4, #536	; 0x218
 800420a:	f7ff fd03 	bl	8003c14 <ld_dword>
 800420e:	4b2a      	ldr	r3, [pc, #168]	; (80042b8 <find_volume+0x2ec>)
 8004210:	4298      	cmp	r0, r3
 8004212:	d109      	bne.n	8004228 <find_volume+0x25c>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8004214:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8004218:	f7ff fcfc 	bl	8003c14 <ld_dword>
 800421c:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800421e:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8004222:	f7ff fcf7 	bl	8003c14 <ld_dword>
 8004226:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 8004228:	4a24      	ldr	r2, [pc, #144]	; (80042bc <find_volume+0x2f0>)
	fs->fs_type = fmt;		/* FAT sub-type */
 800422a:	f884 9000 	strb.w	r9, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 800422e:	8813      	ldrh	r3, [r2, #0]
 8004230:	3301      	adds	r3, #1
 8004232:	b29b      	uxth	r3, r3
 8004234:	8013      	strh	r3, [r2, #0]
 8004236:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004238:	4b21      	ldr	r3, [pc, #132]	; (80042c0 <find_volume+0x2f4>)
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	4294      	cmp	r4, r2
 800423e:	bf04      	itt	eq
 8004240:	2200      	moveq	r2, #0
 8004242:	601a      	streq	r2, [r3, #0]
 8004244:	691a      	ldr	r2, [r3, #16]
 8004246:	4294      	cmp	r4, r2
 8004248:	f04f 0000 	mov.w	r0, #0
 800424c:	f47f aee1 	bne.w	8004012 <find_volume+0x46>
 8004250:	6118      	str	r0, [r3, #16]
 8004252:	e6de      	b.n	8004012 <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8004254:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8004256:	3501      	adds	r5, #1
 8004258:	2d04      	cmp	r5, #4
 800425a:	f47f af12 	bne.w	8004082 <find_volume+0xb6>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800425e:	2804      	cmp	r0, #4
 8004260:	d106      	bne.n	8004270 <find_volume+0x2a4>
 8004262:	e6ec      	b.n	800403e <find_volume+0x72>
 8004264:	2804      	cmp	r0, #4
 8004266:	f43f aeea 	beq.w	800403e <find_volume+0x72>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800426a:	2801      	cmp	r0, #1
 800426c:	f67f af15 	bls.w	800409a <find_volume+0xce>
 8004270:	200d      	movs	r0, #13
 8004272:	e6ce      	b.n	8004012 <find_volume+0x46>
		fmt = FS_FAT32;
 8004274:	f04f 0903 	mov.w	r9, #3
 8004278:	e77b      	b.n	8004172 <find_volume+0x1a6>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800427a:	f1ba 0f00 	cmp.w	sl, #0
 800427e:	d0f7      	beq.n	8004270 <find_volume+0x2a4>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004280:	f1b9 0f02 	cmp.w	r9, #2
 8004284:	ea4f 0045 	mov.w	r0, r5, lsl #1
 8004288:	bf18      	it	ne
 800428a:	1940      	addne	r0, r0, r5
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800428c:	443a      	add	r2, r7
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800428e:	bf18      	it	ne
 8004290:	f005 0501 	andne.w	r5, r5, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8004294:	62a2      	str	r2, [r4, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004296:	bf0c      	ite	eq
 8004298:	4605      	moveq	r5, r0
 800429a:	eb05 0550 	addne.w	r5, r5, r0, lsr #1
 800429e:	e782      	b.n	80041a6 <find_volume+0x1da>
	if (vol < 0) return FR_INVALID_DRIVE;
 80042a0:	200b      	movs	r0, #11
 80042a2:	e6b6      	b.n	8004012 <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80042a4:	200c      	movs	r0, #12
 80042a6:	e6b4      	b.n	8004012 <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 80042a8:	4628      	mov	r0, r5
 80042aa:	e6b2      	b.n	8004012 <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80042ac:	2003      	movs	r0, #3
 80042ae:	e6b0      	b.n	8004012 <find_volume+0x46>
 80042b0:	20000218 	.word	0x20000218
 80042b4:	41615252 	.word	0x41615252
 80042b8:	61417272 	.word	0x61417272
 80042bc:	2000023c 	.word	0x2000023c
 80042c0:	2000021c 	.word	0x2000021c

080042c4 <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80042c4:	2901      	cmp	r1, #1
{
 80042c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042ca:	4604      	mov	r4, r0
 80042cc:	460d      	mov	r5, r1
 80042ce:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80042d0:	f240 808a 	bls.w	80043e8 <put_fat+0x124>
 80042d4:	6983      	ldr	r3, [r0, #24]
 80042d6:	4299      	cmp	r1, r3
 80042d8:	f080 8086 	bcs.w	80043e8 <put_fat+0x124>
		switch (fs->fs_type) {
 80042dc:	7803      	ldrb	r3, [r0, #0]
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d049      	beq.n	8004376 <put_fat+0xb2>
 80042e2:	2b03      	cmp	r3, #3
 80042e4:	d060      	beq.n	80043a8 <put_fat+0xe4>
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d17e      	bne.n	80043e8 <put_fat+0x124>
			bc = (UINT)clst; bc += bc / 2;
 80042ea:	eb01 0a51 	add.w	sl, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80042ee:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80042f0:	8983      	ldrh	r3, [r0, #12]
 80042f2:	fbba f3f3 	udiv	r3, sl, r3
 80042f6:	4419      	add	r1, r3
 80042f8:	f7ff fe0c 	bl	8003f14 <move_window>
 80042fc:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 80042fe:	bb78      	cbnz	r0, 8004360 <put_fat+0x9c>
			p = fs->win + bc++ % SS(fs);
 8004300:	89a3      	ldrh	r3, [r4, #12]
 8004302:	fbba f2f3 	udiv	r2, sl, r3
 8004306:	f104 0834 	add.w	r8, r4, #52	; 0x34
 800430a:	fb03 a212 	mls	r2, r3, r2, sl
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800430e:	f015 0501 	ands.w	r5, r5, #1
 8004312:	bf1f      	itttt	ne
 8004314:	f818 3002 	ldrbne.w	r3, [r8, r2]
 8004318:	f003 010f 	andne.w	r1, r3, #15
 800431c:	013b      	lslne	r3, r7, #4
 800431e:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 8004322:	bf14      	ite	ne
 8004324:	430b      	orrne	r3, r1
 8004326:	b2fb      	uxtbeq	r3, r7
 8004328:	f808 3002 	strb.w	r3, [r8, r2]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800432c:	6a61      	ldr	r1, [r4, #36]	; 0x24
			fs->wflag = 1;
 800432e:	2301      	movs	r3, #1
 8004330:	70e3      	strb	r3, [r4, #3]
			p = fs->win + bc++ % SS(fs);
 8004332:	f10a 0901 	add.w	r9, sl, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004336:	89a3      	ldrh	r3, [r4, #12]
 8004338:	fbb9 f3f3 	udiv	r3, r9, r3
 800433c:	4620      	mov	r0, r4
 800433e:	4419      	add	r1, r3
 8004340:	f7ff fde8 	bl	8003f14 <move_window>
			if (res != FR_OK) break;
 8004344:	4606      	mov	r6, r0
 8004346:	b958      	cbnz	r0, 8004360 <put_fat+0x9c>
			p = fs->win + bc % SS(fs);
 8004348:	89a3      	ldrh	r3, [r4, #12]
 800434a:	fbb9 f2f3 	udiv	r2, r9, r3
 800434e:	fb03 9212 	mls	r2, r3, r2, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004352:	b145      	cbz	r5, 8004366 <put_fat+0xa2>
 8004354:	f3c7 1707 	ubfx	r7, r7, #4, #8
 8004358:	f808 7002 	strb.w	r7, [r8, r2]
			fs->wflag = 1;
 800435c:	2301      	movs	r3, #1
 800435e:	70e3      	strb	r3, [r4, #3]
}
 8004360:	4630      	mov	r0, r6
 8004362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004366:	f818 3002 	ldrb.w	r3, [r8, r2]
 800436a:	f3c7 2703 	ubfx	r7, r7, #8, #4
 800436e:	f023 030f 	bic.w	r3, r3, #15
 8004372:	431f      	orrs	r7, r3
 8004374:	e7f0      	b.n	8004358 <put_fat+0x94>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004376:	8983      	ldrh	r3, [r0, #12]
 8004378:	085b      	lsrs	r3, r3, #1
 800437a:	fbb1 f3f3 	udiv	r3, r1, r3
 800437e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004380:	4419      	add	r1, r3
 8004382:	f7ff fdc7 	bl	8003f14 <move_window>
			if (res != FR_OK) break;
 8004386:	4606      	mov	r6, r0
 8004388:	2800      	cmp	r0, #0
 800438a:	d1e9      	bne.n	8004360 <put_fat+0x9c>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800438c:	89a1      	ldrh	r1, [r4, #12]
 800438e:	006d      	lsls	r5, r5, #1
 8004390:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004394:	fbb5 f3f1 	udiv	r3, r5, r1
 8004398:	fb01 5513 	mls	r5, r1, r3, r5
 800439c:	1953      	adds	r3, r2, r5
	*ptr++ = (BYTE)val; val >>= 8;
 800439e:	5557      	strb	r7, [r2, r5]
 80043a0:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 80043a4:	705f      	strb	r7, [r3, #1]
 80043a6:	e7d9      	b.n	800435c <put_fat+0x98>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80043a8:	8983      	ldrh	r3, [r0, #12]
 80043aa:	089b      	lsrs	r3, r3, #2
 80043ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80043b0:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80043b2:	4419      	add	r1, r3
 80043b4:	f7ff fdae 	bl	8003f14 <move_window>
			if (res != FR_OK) break;
 80043b8:	4606      	mov	r6, r0
 80043ba:	2800      	cmp	r0, #0
 80043bc:	d1d0      	bne.n	8004360 <put_fat+0x9c>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80043be:	89a1      	ldrh	r1, [r4, #12]
 80043c0:	00ad      	lsls	r5, r5, #2
 80043c2:	f104 0334 	add.w	r3, r4, #52	; 0x34
 80043c6:	fbb5 f2f1 	udiv	r2, r5, r1
 80043ca:	fb01 5512 	mls	r5, r1, r2, r5
 80043ce:	441d      	add	r5, r3
 80043d0:	4628      	mov	r0, r5
 80043d2:	f7ff fc1f 	bl	8003c14 <ld_dword>
 80043d6:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 80043da:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80043de:	4339      	orrs	r1, r7
 80043e0:	4628      	mov	r0, r5
 80043e2:	f7ff fc1f 	bl	8003c24 <st_dword>
 80043e6:	e7b9      	b.n	800435c <put_fat+0x98>
	FRESULT res = FR_INT_ERR;
 80043e8:	2602      	movs	r6, #2
 80043ea:	e7b9      	b.n	8004360 <put_fat+0x9c>

080043ec <get_fat.isra.8>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80043ec:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 80043ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043f0:	4604      	mov	r4, r0
 80043f2:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80043f4:	d968      	bls.n	80044c8 <get_fat.isra.8+0xdc>
 80043f6:	6983      	ldr	r3, [r0, #24]
 80043f8:	4299      	cmp	r1, r3
 80043fa:	d265      	bcs.n	80044c8 <get_fat.isra.8+0xdc>
		switch (fs->fs_type) {
 80043fc:	7803      	ldrb	r3, [r0, #0]
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d032      	beq.n	8004468 <get_fat.isra.8+0x7c>
 8004402:	2b03      	cmp	r3, #3
 8004404:	d048      	beq.n	8004498 <get_fat.isra.8+0xac>
 8004406:	2b01      	cmp	r3, #1
 8004408:	d15e      	bne.n	80044c8 <get_fat.isra.8+0xdc>
			bc = (UINT)clst; bc += bc / 2;
 800440a:	eb01 0551 	add.w	r5, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800440e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004410:	8983      	ldrh	r3, [r0, #12]
 8004412:	fbb5 f3f3 	udiv	r3, r5, r3
 8004416:	4419      	add	r1, r3
 8004418:	f7ff fd7c 	bl	8003f14 <move_window>
 800441c:	b110      	cbz	r0, 8004424 <get_fat.isra.8+0x38>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800441e:	f04f 30ff 	mov.w	r0, #4294967295
 8004422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8004424:	89a1      	ldrh	r1, [r4, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004426:	6a63      	ldr	r3, [r4, #36]	; 0x24
			wc = fs->win[bc++ % SS(fs)];
 8004428:	fbb5 f2f1 	udiv	r2, r5, r1
 800442c:	fb01 5212 	mls	r2, r1, r2, r5
 8004430:	4422      	add	r2, r4
 8004432:	1c6f      	adds	r7, r5, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004434:	4620      	mov	r0, r4
 8004436:	fbb7 f1f1 	udiv	r1, r7, r1
 800443a:	4419      	add	r1, r3
			wc = fs->win[bc++ % SS(fs)];
 800443c:	f892 5034 	ldrb.w	r5, [r2, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004440:	f7ff fd68 	bl	8003f14 <move_window>
 8004444:	2800      	cmp	r0, #0
 8004446:	d1ea      	bne.n	800441e <get_fat.isra.8+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 8004448:	89a2      	ldrh	r2, [r4, #12]
 800444a:	fbb7 f3f2 	udiv	r3, r7, r2
 800444e:	fb02 7313 	mls	r3, r2, r3, r7
 8004452:	441c      	add	r4, r3
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004454:	07f3      	lsls	r3, r6, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8004456:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 800445a:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800445e:	bf4c      	ite	mi
 8004460:	0900      	lsrmi	r0, r0, #4
 8004462:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8004466:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004468:	8983      	ldrh	r3, [r0, #12]
 800446a:	085b      	lsrs	r3, r3, #1
 800446c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004470:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004472:	4419      	add	r1, r3
 8004474:	f7ff fd4e 	bl	8003f14 <move_window>
 8004478:	2800      	cmp	r0, #0
 800447a:	d1d0      	bne.n	800441e <get_fat.isra.8+0x32>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800447c:	89a1      	ldrh	r1, [r4, #12]
 800447e:	0076      	lsls	r6, r6, #1
 8004480:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004484:	fbb6 f3f1 	udiv	r3, r6, r1
 8004488:	fb01 6613 	mls	r6, r1, r3, r6
 800448c:	1993      	adds	r3, r2, r6
	rv = rv << 8 | ptr[0];
 800448e:	5d90      	ldrb	r0, [r2, r6]
 8004490:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004492:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8004496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004498:	8983      	ldrh	r3, [r0, #12]
 800449a:	089b      	lsrs	r3, r3, #2
 800449c:	fbb1 f3f3 	udiv	r3, r1, r3
 80044a0:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80044a2:	4419      	add	r1, r3
 80044a4:	f7ff fd36 	bl	8003f14 <move_window>
 80044a8:	2800      	cmp	r0, #0
 80044aa:	d1b8      	bne.n	800441e <get_fat.isra.8+0x32>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80044ac:	89a2      	ldrh	r2, [r4, #12]
 80044ae:	00b6      	lsls	r6, r6, #2
 80044b0:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80044b4:	fbb6 f3f2 	udiv	r3, r6, r2
 80044b8:	fb02 6613 	mls	r6, r2, r3, r6
 80044bc:	4430      	add	r0, r6
 80044be:	f7ff fba9 	bl	8003c14 <ld_dword>
 80044c2:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 80044c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 80044c8:	2001      	movs	r0, #1
}
 80044ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080044cc <create_chain>:
{
 80044cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044d0:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 80044d2:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 80044d4:	460f      	mov	r7, r1
 80044d6:	b971      	cbnz	r1, 80044f6 <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80044d8:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80044da:	b1f6      	cbz	r6, 800451a <create_chain+0x4e>
 80044dc:	69ab      	ldr	r3, [r5, #24]
 80044de:	429e      	cmp	r6, r3
 80044e0:	bf28      	it	cs
 80044e2:	2601      	movcs	r6, #1
 80044e4:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80044e6:	69ab      	ldr	r3, [r5, #24]
			ncl++;							/* Next cluster */
 80044e8:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80044ea:	429c      	cmp	r4, r3
 80044ec:	d318      	bcc.n	8004520 <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 80044ee:	2e01      	cmp	r6, #1
 80044f0:	d815      	bhi.n	800451e <create_chain+0x52>
 80044f2:	2400      	movs	r4, #0
 80044f4:	e009      	b.n	800450a <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80044f6:	4628      	mov	r0, r5
 80044f8:	f7ff ff78 	bl	80043ec <get_fat.isra.8>
		if (cs < 2) return 1;				/* Invalid FAT value */
 80044fc:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80044fe:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 8004500:	d937      	bls.n	8004572 <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8004502:	1c43      	adds	r3, r0, #1
 8004504:	d104      	bne.n	8004510 <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8004506:	f04f 34ff 	mov.w	r4, #4294967295
}
 800450a:	4620      	mov	r0, r4
 800450c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8004510:	69ab      	ldr	r3, [r5, #24]
 8004512:	4298      	cmp	r0, r3
 8004514:	d3f9      	bcc.n	800450a <create_chain+0x3e>
 8004516:	463e      	mov	r6, r7
 8004518:	e7e4      	b.n	80044e4 <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800451a:	2601      	movs	r6, #1
 800451c:	e7e2      	b.n	80044e4 <create_chain+0x18>
				ncl = 2;
 800451e:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8004520:	4621      	mov	r1, r4
 8004522:	f8d8 0000 	ldr.w	r0, [r8]
 8004526:	f7ff ff61 	bl	80043ec <get_fat.isra.8>
			if (cs == 0) break;				/* Found a free cluster */
 800452a:	b130      	cbz	r0, 800453a <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800452c:	2801      	cmp	r0, #1
 800452e:	d020      	beq.n	8004572 <create_chain+0xa6>
 8004530:	3001      	adds	r0, #1
 8004532:	d0e8      	beq.n	8004506 <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 8004534:	42b4      	cmp	r4, r6
 8004536:	d1d6      	bne.n	80044e6 <create_chain+0x1a>
 8004538:	e7db      	b.n	80044f2 <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800453a:	f04f 32ff 	mov.w	r2, #4294967295
 800453e:	4621      	mov	r1, r4
 8004540:	4628      	mov	r0, r5
 8004542:	f7ff febf 	bl	80042c4 <put_fat>
		if (res == FR_OK && clst != 0) {
 8004546:	b990      	cbnz	r0, 800456e <create_chain+0xa2>
 8004548:	b957      	cbnz	r7, 8004560 <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800454a:	69aa      	ldr	r2, [r5, #24]
 800454c:	696b      	ldr	r3, [r5, #20]
		fs->last_clst = ncl;
 800454e:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004550:	3a02      	subs	r2, #2
 8004552:	4293      	cmp	r3, r2
 8004554:	d90f      	bls.n	8004576 <create_chain+0xaa>
		fs->fsi_flag |= 1;
 8004556:	792b      	ldrb	r3, [r5, #4]
 8004558:	f043 0301 	orr.w	r3, r3, #1
 800455c:	712b      	strb	r3, [r5, #4]
 800455e:	e7d4      	b.n	800450a <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8004560:	4622      	mov	r2, r4
 8004562:	4639      	mov	r1, r7
 8004564:	4628      	mov	r0, r5
 8004566:	f7ff fead 	bl	80042c4 <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800456a:	2800      	cmp	r0, #0
 800456c:	d0ed      	beq.n	800454a <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800456e:	2801      	cmp	r0, #1
 8004570:	d0c9      	beq.n	8004506 <create_chain+0x3a>
 8004572:	2401      	movs	r4, #1
 8004574:	e7c9      	b.n	800450a <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004576:	3b01      	subs	r3, #1
 8004578:	616b      	str	r3, [r5, #20]
 800457a:	e7ec      	b.n	8004556 <create_chain+0x8a>

0800457c <remove_chain>:
{
 800457c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800457e:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004580:	2d01      	cmp	r5, #1
{
 8004582:	4607      	mov	r7, r0
 8004584:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004586:	d801      	bhi.n	800458c <remove_chain+0x10>
 8004588:	2002      	movs	r0, #2
 800458a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	FATFS *fs = obj->fs;
 800458c:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800458e:	69a3      	ldr	r3, [r4, #24]
 8004590:	429d      	cmp	r5, r3
 8004592:	d2f9      	bcs.n	8004588 <remove_chain+0xc>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8004594:	b12a      	cbz	r2, 80045a2 <remove_chain+0x26>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8004596:	f04f 32ff 	mov.w	r2, #4294967295
 800459a:	4620      	mov	r0, r4
 800459c:	f7ff fe92 	bl	80042c4 <put_fat>
		if (res != FR_OK) return res;
 80045a0:	bb08      	cbnz	r0, 80045e6 <remove_chain+0x6a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80045a2:	4629      	mov	r1, r5
 80045a4:	6838      	ldr	r0, [r7, #0]
 80045a6:	f7ff ff21 	bl	80043ec <get_fat.isra.8>
		if (nxt == 0) break;				/* Empty cluster? */
 80045aa:	4606      	mov	r6, r0
 80045ac:	b908      	cbnz	r0, 80045b2 <remove_chain+0x36>
	return FR_OK;
 80045ae:	2000      	movs	r0, #0
 80045b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80045b2:	2801      	cmp	r0, #1
 80045b4:	d0e8      	beq.n	8004588 <remove_chain+0xc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80045b6:	1c43      	adds	r3, r0, #1
 80045b8:	d014      	beq.n	80045e4 <remove_chain+0x68>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80045ba:	2200      	movs	r2, #0
 80045bc:	4629      	mov	r1, r5
 80045be:	4620      	mov	r0, r4
 80045c0:	f7ff fe80 	bl	80042c4 <put_fat>
			if (res != FR_OK) return res;
 80045c4:	b978      	cbnz	r0, 80045e6 <remove_chain+0x6a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80045c6:	69a2      	ldr	r2, [r4, #24]
 80045c8:	6963      	ldr	r3, [r4, #20]
 80045ca:	1e91      	subs	r1, r2, #2
 80045cc:	428b      	cmp	r3, r1
 80045ce:	d205      	bcs.n	80045dc <remove_chain+0x60>
			fs->free_clst++;
 80045d0:	3301      	adds	r3, #1
 80045d2:	6163      	str	r3, [r4, #20]
			fs->fsi_flag |= 1;
 80045d4:	7923      	ldrb	r3, [r4, #4]
 80045d6:	f043 0301 	orr.w	r3, r3, #1
 80045da:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80045dc:	4296      	cmp	r6, r2
 80045de:	4635      	mov	r5, r6
 80045e0:	d3df      	bcc.n	80045a2 <remove_chain+0x26>
 80045e2:	e7e4      	b.n	80045ae <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80045e4:	2001      	movs	r0, #1
}
 80045e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080045e8 <dir_sdi.constprop.11>:
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80045e8:	6882      	ldr	r2, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80045ea:	b538      	push	{r3, r4, r5, lr}
	dp->dptr = ofs;				/* Set current offset */
 80045ec:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80045ee:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 80045f0:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 80045f2:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80045f4:	b992      	cbnz	r2, 800461c <dir_sdi.constprop.11+0x34>
 80045f6:	7823      	ldrb	r3, [r4, #0]
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d901      	bls.n	8004600 <dir_sdi.constprop.11+0x18>
		clst = fs->dirbase;
 80045fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80045fe:	b973      	cbnz	r3, 800461e <dir_sdi.constprop.11+0x36>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8004600:	8923      	ldrh	r3, [r4, #8]
 8004602:	b90b      	cbnz	r3, 8004608 <dir_sdi.constprop.11+0x20>
 8004604:	2002      	movs	r0, #2
 8004606:	bd38      	pop	{r3, r4, r5, pc}
		dp->sect = fs->dirbase;
 8004608:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800460a:	61eb      	str	r3, [r5, #28]
	if (!dp->sect) return FR_INT_ERR;
 800460c:	69eb      	ldr	r3, [r5, #28]
	dp->clust = clst;					/* Current cluster# */
 800460e:	61aa      	str	r2, [r5, #24]
	if (!dp->sect) return FR_INT_ERR;
 8004610:	2b00      	cmp	r3, #0
 8004612:	d0f7      	beq.n	8004604 <dir_sdi.constprop.11+0x1c>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8004614:	3434      	adds	r4, #52	; 0x34
 8004616:	622c      	str	r4, [r5, #32]
	return FR_OK;
 8004618:	2000      	movs	r0, #0
 800461a:	bd38      	pop	{r3, r4, r5, pc}
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800461c:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800461e:	8961      	ldrh	r1, [r4, #10]
 8004620:	89a0      	ldrh	r0, [r4, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8004622:	4348      	muls	r0, r1
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004624:	461a      	mov	r2, r3
		while (ofs >= csz) {				/* Follow cluster chain */
 8004626:	d10c      	bne.n	8004642 <dir_sdi.constprop.11+0x5a>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004628:	4611      	mov	r1, r2
 800462a:	6828      	ldr	r0, [r5, #0]
 800462c:	f7ff fede 	bl	80043ec <get_fat.isra.8>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004630:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004632:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004634:	d00b      	beq.n	800464e <dir_sdi.constprop.11+0x66>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8004636:	2801      	cmp	r0, #1
 8004638:	d9e4      	bls.n	8004604 <dir_sdi.constprop.11+0x1c>
 800463a:	69a3      	ldr	r3, [r4, #24]
 800463c:	4298      	cmp	r0, r3
 800463e:	d3f3      	bcc.n	8004628 <dir_sdi.constprop.11+0x40>
 8004640:	e7e0      	b.n	8004604 <dir_sdi.constprop.11+0x1c>
		dp->sect = clust2sect(fs, clst);
 8004642:	4619      	mov	r1, r3
 8004644:	4620      	mov	r0, r4
 8004646:	f7ff fb7d 	bl	8003d44 <clust2sect>
 800464a:	61e8      	str	r0, [r5, #28]
 800464c:	e7de      	b.n	800460c <dir_sdi.constprop.11+0x24>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800464e:	2001      	movs	r0, #1
}
 8004650:	bd38      	pop	{r3, r4, r5, pc}

08004652 <dir_next>:
{
 8004652:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004656:	69c3      	ldr	r3, [r0, #28]
{
 8004658:	4605      	mov	r5, r0
 800465a:	4688      	mov	r8, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800465c:	b1b3      	cbz	r3, 800468c <dir_next+0x3a>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800465e:	6947      	ldr	r7, [r0, #20]
 8004660:	3720      	adds	r7, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004662:	f5b7 1f00 	cmp.w	r7, #2097152	; 0x200000
 8004666:	d211      	bcs.n	800468c <dir_next+0x3a>
	FATFS *fs = dp->obj.fs;
 8004668:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800466a:	89a2      	ldrh	r2, [r4, #12]
 800466c:	fbb7 f0f2 	udiv	r0, r7, r2
 8004670:	fb02 7210 	mls	r2, r2, r0, r7
 8004674:	2a00      	cmp	r2, #0
 8004676:	d14f      	bne.n	8004718 <dir_next+0xc6>
		if (!dp->clust) {		/* Static table */
 8004678:	69a9      	ldr	r1, [r5, #24]
		dp->sect++;				/* Next sector */
 800467a:	3301      	adds	r3, #1
 800467c:	61eb      	str	r3, [r5, #28]
		if (!dp->clust) {		/* Static table */
 800467e:	b941      	cbnz	r1, 8004692 <dir_next+0x40>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8004680:	8923      	ldrh	r3, [r4, #8]
 8004682:	ebb3 1f57 	cmp.w	r3, r7, lsr #5
 8004686:	d847      	bhi.n	8004718 <dir_next+0xc6>
				dp->sect = 0; return FR_NO_FILE;
 8004688:	2300      	movs	r3, #0
 800468a:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800468c:	2004      	movs	r0, #4
 800468e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8004692:	8963      	ldrh	r3, [r4, #10]
 8004694:	3b01      	subs	r3, #1
 8004696:	4203      	tst	r3, r0
 8004698:	d13e      	bne.n	8004718 <dir_next+0xc6>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800469a:	4620      	mov	r0, r4
 800469c:	f7ff fea6 	bl	80043ec <get_fat.isra.8>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80046a0:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80046a2:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80046a4:	d802      	bhi.n	80046ac <dir_next+0x5a>
 80046a6:	2002      	movs	r0, #2
 80046a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80046ac:	1c42      	adds	r2, r0, #1
 80046ae:	d102      	bne.n	80046b6 <dir_next+0x64>
 80046b0:	2001      	movs	r0, #1
 80046b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80046b6:	69a3      	ldr	r3, [r4, #24]
 80046b8:	4298      	cmp	r0, r3
 80046ba:	d327      	bcc.n	800470c <dir_next+0xba>
					if (!stretch) {								/* If no stretch, report EOT */
 80046bc:	f1b8 0f00 	cmp.w	r8, #0
 80046c0:	d0e2      	beq.n	8004688 <dir_next+0x36>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80046c2:	69a9      	ldr	r1, [r5, #24]
 80046c4:	4628      	mov	r0, r5
 80046c6:	f7ff ff01 	bl	80044cc <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80046ca:	4606      	mov	r6, r0
 80046cc:	2800      	cmp	r0, #0
 80046ce:	d03d      	beq.n	800474c <dir_next+0xfa>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80046d0:	2801      	cmp	r0, #1
 80046d2:	d0e8      	beq.n	80046a6 <dir_next+0x54>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80046d4:	1c43      	adds	r3, r0, #1
 80046d6:	d0eb      	beq.n	80046b0 <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80046d8:	4620      	mov	r0, r4
 80046da:	f7ff fbcb 	bl	8003e74 <sync_window>
 80046de:	4680      	mov	r8, r0
 80046e0:	2800      	cmp	r0, #0
 80046e2:	d1e5      	bne.n	80046b0 <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80046e4:	4601      	mov	r1, r0
 80046e6:	89a2      	ldrh	r2, [r4, #12]
 80046e8:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80046ec:	f7ff faa2 	bl	8003c34 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80046f0:	4631      	mov	r1, r6
 80046f2:	4620      	mov	r0, r4
 80046f4:	f7ff fb26 	bl	8003d44 <clust2sect>
						fs->wflag = 1;
 80046f8:	f04f 0901 	mov.w	r9, #1
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80046fc:	6320      	str	r0, [r4, #48]	; 0x30
 80046fe:	8963      	ldrh	r3, [r4, #10]
 8004700:	4598      	cmp	r8, r3
 8004702:	d316      	bcc.n	8004732 <dir_next+0xe0>
					fs->winsect -= n;							/* Restore window offset */
 8004704:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004706:	eba3 0308 	sub.w	r3, r3, r8
 800470a:	6323      	str	r3, [r4, #48]	; 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 800470c:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 800470e:	4631      	mov	r1, r6
 8004710:	4620      	mov	r0, r4
 8004712:	f7ff fb17 	bl	8003d44 <clust2sect>
 8004716:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8004718:	89a1      	ldrh	r1, [r4, #12]
	dp->dptr = ofs;						/* Current entry */
 800471a:	616f      	str	r7, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800471c:	f104 0334 	add.w	r3, r4, #52	; 0x34
 8004720:	fbb7 f2f1 	udiv	r2, r7, r1
 8004724:	fb01 7712 	mls	r7, r1, r2, r7
 8004728:	441f      	add	r7, r3
 800472a:	622f      	str	r7, [r5, #32]
	return FR_OK;
 800472c:	2000      	movs	r0, #0
 800472e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						fs->wflag = 1;
 8004732:	f884 9003 	strb.w	r9, [r4, #3]
 8004736:	4620      	mov	r0, r4
 8004738:	f7ff fb79 	bl	8003e2e <sync_window.part.4>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800473c:	2800      	cmp	r0, #0
 800473e:	d1b7      	bne.n	80046b0 <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004740:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004742:	3301      	adds	r3, #1
 8004744:	f108 0801 	add.w	r8, r8, #1
 8004748:	6323      	str	r3, [r4, #48]	; 0x30
 800474a:	e7d8      	b.n	80046fe <dir_next+0xac>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800474c:	2007      	movs	r0, #7
}
 800474e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08004754 <follow_path>:
{
 8004754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs = obj->fs;
 8004758:	6806      	ldr	r6, [r0, #0]
{
 800475a:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800475c:	780b      	ldrb	r3, [r1, #0]
 800475e:	2b2f      	cmp	r3, #47	; 0x2f
 8004760:	460d      	mov	r5, r1
 8004762:	f101 0101 	add.w	r1, r1, #1
 8004766:	d0f9      	beq.n	800475c <follow_path+0x8>
 8004768:	2b5c      	cmp	r3, #92	; 0x5c
 800476a:	d0f7      	beq.n	800475c <follow_path+0x8>
		obj->sclust = 0;					/* Start from root directory */
 800476c:	2300      	movs	r3, #0
 800476e:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8004770:	782b      	ldrb	r3, [r5, #0]
 8004772:	2b1f      	cmp	r3, #31
 8004774:	d959      	bls.n	800482a <follow_path+0xd6>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8004776:	f8df 8160 	ldr.w	r8, [pc, #352]	; 80048d8 <follow_path+0x184>
	p = *path; sfn = dp->fn;
 800477a:	f104 0724 	add.w	r7, r4, #36	; 0x24
	mem_set(sfn, ' ', 11);
 800477e:	220b      	movs	r2, #11
 8004780:	2120      	movs	r1, #32
 8004782:	4638      	mov	r0, r7
 8004784:	f7ff fa56 	bl	8003c34 <mem_set>
	si = i = 0; ni = 8;
 8004788:	2200      	movs	r2, #0
 800478a:	f105 3eff 	add.w	lr, r5, #4294967295
 800478e:	4611      	mov	r1, r2
 8004790:	2008      	movs	r0, #8
		c = (BYTE)p[si++];
 8004792:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
		if (c <= ' ') break; 			/* Break if end of the path name */
 8004796:	2b20      	cmp	r3, #32
		c = (BYTE)p[si++];
 8004798:	f101 0101 	add.w	r1, r1, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 800479c:	d90b      	bls.n	80047b6 <follow_path+0x62>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800479e:	2b2f      	cmp	r3, #47	; 0x2f
 80047a0:	d14b      	bne.n	800483a <follow_path+0xe6>
 80047a2:	1868      	adds	r0, r5, r1
 80047a4:	1b41      	subs	r1, r0, r5
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80047a6:	f810 eb01 	ldrb.w	lr, [r0], #1
 80047aa:	f1be 0f2f 	cmp.w	lr, #47	; 0x2f
 80047ae:	d0f9      	beq.n	80047a4 <follow_path+0x50>
 80047b0:	f1be 0f5c 	cmp.w	lr, #92	; 0x5c
 80047b4:	d0f6      	beq.n	80047a4 <follow_path+0x50>
	*path = p + si;						/* Return pointer to the next segment */
 80047b6:	440d      	add	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80047b8:	2a00      	cmp	r2, #0
 80047ba:	d054      	beq.n	8004866 <follow_path+0x112>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80047bc:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
	FATFS *fs = dp->obj.fs;
 80047c0:	f8d4 9000 	ldr.w	r9, [r4]
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80047c4:	2ae5      	cmp	r2, #229	; 0xe5
 80047c6:	bf04      	itt	eq
 80047c8:	2205      	moveq	r2, #5
 80047ca:	f884 2024 	strbeq.w	r2, [r4, #36]	; 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80047ce:	2b21      	cmp	r3, #33	; 0x21
 80047d0:	bf34      	ite	cc
 80047d2:	2304      	movcc	r3, #4
 80047d4:	2300      	movcs	r3, #0
 80047d6:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80047da:	4620      	mov	r0, r4
 80047dc:	f7ff ff04 	bl	80045e8 <dir_sdi.constprop.11>
	if (res != FR_OK) return res;
 80047e0:	2800      	cmp	r0, #0
 80047e2:	d145      	bne.n	8004870 <follow_path+0x11c>
		res = move_window(fs, dp->sect);
 80047e4:	69e1      	ldr	r1, [r4, #28]
 80047e6:	4648      	mov	r0, r9
 80047e8:	f7ff fb94 	bl	8003f14 <move_window>
		if (res != FR_OK) break;
 80047ec:	2800      	cmp	r0, #0
 80047ee:	d13f      	bne.n	8004870 <follow_path+0x11c>
		c = dp->dir[DIR_Name];
 80047f0:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80047f2:	781a      	ldrb	r2, [r3, #0]
 80047f4:	2a00      	cmp	r2, #0
 80047f6:	d046      	beq.n	8004886 <follow_path+0x132>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80047f8:	7ada      	ldrb	r2, [r3, #11]
 80047fa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80047fe:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8004800:	7ada      	ldrb	r2, [r3, #11]
 8004802:	0711      	lsls	r1, r2, #28
 8004804:	d40c      	bmi.n	8004820 <follow_path+0xcc>
 8004806:	f103 0e0b 	add.w	lr, r3, #11
 800480a:	4639      	mov	r1, r7
		r = *d++ - *s++;
 800480c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004810:	f811 cb01 	ldrb.w	ip, [r1], #1
	} while (--cnt && r == 0);
 8004814:	459e      	cmp	lr, r3
		r = *d++ - *s++;
 8004816:	eba2 020c 	sub.w	r2, r2, ip
	} while (--cnt && r == 0);
 800481a:	d027      	beq.n	800486c <follow_path+0x118>
 800481c:	2a00      	cmp	r2, #0
 800481e:	d0f5      	beq.n	800480c <follow_path+0xb8>
		res = dir_next(dp, 0);	/* Next entry */
 8004820:	2100      	movs	r1, #0
 8004822:	4620      	mov	r0, r4
 8004824:	f7ff ff15 	bl	8004652 <dir_next>
 8004828:	e7da      	b.n	80047e0 <follow_path+0x8c>
		dp->fn[NSFLAG] = NS_NONAME;
 800482a:	2380      	movs	r3, #128	; 0x80
 800482c:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8004830:	4620      	mov	r0, r4
}
 8004832:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		res = dir_sdi(dp, 0);
 8004836:	f7ff bed7 	b.w	80045e8 <dir_sdi.constprop.11>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800483a:	2b5c      	cmp	r3, #92	; 0x5c
 800483c:	d0b1      	beq.n	80047a2 <follow_path+0x4e>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800483e:	2b2e      	cmp	r3, #46	; 0x2e
 8004840:	d039      	beq.n	80048b6 <follow_path+0x162>
 8004842:	4290      	cmp	r0, r2
 8004844:	d90f      	bls.n	8004866 <follow_path+0x112>
		if (c >= 0x80) {				/* Extended character? */
 8004846:	f013 0f80 	tst.w	r3, #128	; 0x80
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800484a:	bf18      	it	ne
 800484c:	3b80      	subne	r3, #128	; 0x80
 800484e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80048dc <follow_path+0x188>
 8004852:	bf18      	it	ne
 8004854:	f818 3003 	ldrbne.w	r3, [r8, r3]
	while (*str && *str != chr) str++;
 8004858:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 800485c:	f1bc 0f00 	cmp.w	ip, #0
 8004860:	d02e      	beq.n	80048c0 <follow_path+0x16c>
 8004862:	4563      	cmp	r3, ip
 8004864:	d1f8      	bne.n	8004858 <follow_path+0x104>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8004866:	2006      	movs	r0, #6
	return res;
 8004868:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800486c:	2a00      	cmp	r2, #0
 800486e:	d1d7      	bne.n	8004820 <follow_path+0xcc>
			ns = dp->fn[NSFLAG];
 8004870:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 8004874:	b148      	cbz	r0, 800488a <follow_path+0x136>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8004876:	2804      	cmp	r0, #4
 8004878:	d12c      	bne.n	80048d4 <follow_path+0x180>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800487a:	f013 0f04 	tst.w	r3, #4
 800487e:	bf08      	it	eq
 8004880:	2005      	moveq	r0, #5
 8004882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8004886:	2004      	movs	r0, #4
 8004888:	e7f2      	b.n	8004870 <follow_path+0x11c>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800488a:	075a      	lsls	r2, r3, #29
 800488c:	d422      	bmi.n	80048d4 <follow_path+0x180>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800488e:	79a3      	ldrb	r3, [r4, #6]
 8004890:	06db      	lsls	r3, r3, #27
 8004892:	d50d      	bpl.n	80048b0 <follow_path+0x15c>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8004894:	89b2      	ldrh	r2, [r6, #12]
 8004896:	6960      	ldr	r0, [r4, #20]
 8004898:	fbb0 f3f2 	udiv	r3, r0, r2
 800489c:	f106 0134 	add.w	r1, r6, #52	; 0x34
 80048a0:	fb02 0313 	mls	r3, r2, r3, r0
 80048a4:	4419      	add	r1, r3
 80048a6:	7830      	ldrb	r0, [r6, #0]
 80048a8:	f7ff faa7 	bl	8003dfa <ld_clust.isra.1>
 80048ac:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80048ae:	e764      	b.n	800477a <follow_path+0x26>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80048b0:	2005      	movs	r0, #5
 80048b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80048b6:	280b      	cmp	r0, #11
 80048b8:	d0d5      	beq.n	8004866 <follow_path+0x112>
			i = 8; ni = 11;				/* Goto extension */
 80048ba:	2208      	movs	r2, #8
 80048bc:	200b      	movs	r0, #11
 80048be:	e768      	b.n	8004792 <follow_path+0x3e>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80048c0:	f1a3 0c61 	sub.w	ip, r3, #97	; 0x61
 80048c4:	f1bc 0f19 	cmp.w	ip, #25
 80048c8:	d801      	bhi.n	80048ce <follow_path+0x17a>
 80048ca:	3b20      	subs	r3, #32
 80048cc:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 80048ce:	54bb      	strb	r3, [r7, r2]
 80048d0:	3201      	adds	r2, #1
 80048d2:	e75e      	b.n	8004792 <follow_path+0x3e>
}
 80048d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048d8:	08006ed1 	.word	0x08006ed1
 80048dc:	08006f50 	.word	0x08006f50

080048e0 <dir_register>:
{
 80048e0:	b570      	push	{r4, r5, r6, lr}
 80048e2:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 80048e4:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 80048e6:	f7ff fe7f 	bl	80045e8 <dir_sdi.constprop.11>
	if (res == FR_OK) {
 80048ea:	4604      	mov	r4, r0
 80048ec:	bb28      	cbnz	r0, 800493a <dir_register+0x5a>
			res = move_window(fs, dp->sect);
 80048ee:	69e9      	ldr	r1, [r5, #28]
 80048f0:	4630      	mov	r0, r6
 80048f2:	f7ff fb0f 	bl	8003f14 <move_window>
			if (res != FR_OK) break;
 80048f6:	4604      	mov	r4, r0
 80048f8:	b9f8      	cbnz	r0, 800493a <dir_register+0x5a>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80048fa:	6a2b      	ldr	r3, [r5, #32]
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	2be5      	cmp	r3, #229	; 0xe5
 8004900:	d114      	bne.n	800492c <dir_register+0x4c>
		res = move_window(fs, dp->sect);
 8004902:	69e9      	ldr	r1, [r5, #28]
 8004904:	4630      	mov	r0, r6
 8004906:	f7ff fb05 	bl	8003f14 <move_window>
		if (res == FR_OK) {
 800490a:	4604      	mov	r4, r0
 800490c:	b960      	cbnz	r0, 8004928 <dir_register+0x48>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800490e:	4601      	mov	r1, r0
 8004910:	2220      	movs	r2, #32
 8004912:	6a28      	ldr	r0, [r5, #32]
 8004914:	f7ff f98e 	bl	8003c34 <mem_set>
 8004918:	220b      	movs	r2, #11
 800491a:	f105 0124 	add.w	r1, r5, #36	; 0x24
 800491e:	6a28      	ldr	r0, [r5, #32]
 8004920:	f7ff fa62 	bl	8003de8 <mem_cpy.part.0>
			fs->wflag = 1;
 8004924:	2301      	movs	r3, #1
 8004926:	70f3      	strb	r3, [r6, #3]
}
 8004928:	4620      	mov	r0, r4
 800492a:	bd70      	pop	{r4, r5, r6, pc}
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800492c:	2b00      	cmp	r3, #0
 800492e:	d0e8      	beq.n	8004902 <dir_register+0x22>
			res = dir_next(dp, 1);
 8004930:	2101      	movs	r1, #1
 8004932:	4628      	mov	r0, r5
 8004934:	f7ff fe8d 	bl	8004652 <dir_next>
 8004938:	e7d7      	b.n	80048ea <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800493a:	2c04      	cmp	r4, #4
 800493c:	bf08      	it	eq
 800493e:	2407      	moveq	r4, #7
 8004940:	e7f2      	b.n	8004928 <dir_register+0x48>
	...

08004944 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8004944:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8004946:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8004948:	a804      	add	r0, sp, #16
{
 800494a:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 800494c:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 8004950:	4616      	mov	r6, r2


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8004952:	f7ff fa16 	bl	8003d82 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8004956:	1e05      	subs	r5, r0, #0
 8004958:	db1f      	blt.n	800499a <f_mount+0x56>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800495a:	4912      	ldr	r1, [pc, #72]	; (80049a4 <f_mount+0x60>)
 800495c:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 8004960:	b15c      	cbz	r4, 800497a <f_mount+0x36>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004962:	4b11      	ldr	r3, [pc, #68]	; (80049a8 <f_mount+0x64>)
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	4294      	cmp	r4, r2
 8004968:	bf04      	itt	eq
 800496a:	2200      	moveq	r2, #0
 800496c:	601a      	streq	r2, [r3, #0]
 800496e:	691a      	ldr	r2, [r3, #16]
 8004970:	2000      	movs	r0, #0
 8004972:	4294      	cmp	r4, r2
 8004974:	bf08      	it	eq
 8004976:	6118      	streq	r0, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8004978:	7020      	strb	r0, [r4, #0]
	}

	if (fs) {
 800497a:	9801      	ldr	r0, [sp, #4]
 800497c:	b108      	cbz	r0, 8004982 <f_mount+0x3e>
		fs->fs_type = 0;				/* Clear new fs object */
 800497e:	2300      	movs	r3, #0
 8004980:	7003      	strb	r3, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8004982:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8004986:	b130      	cbz	r0, 8004996 <f_mount+0x52>
 8004988:	2e01      	cmp	r6, #1
 800498a:	d108      	bne.n	800499e <f_mount+0x5a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800498c:	2200      	movs	r2, #0
 800498e:	a901      	add	r1, sp, #4
 8004990:	4668      	mov	r0, sp
 8004992:	f7ff fb1b 	bl	8003fcc <find_volume>
	LEAVE_FF(fs, res);
}
 8004996:	b004      	add	sp, #16
 8004998:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 800499a:	200b      	movs	r0, #11
 800499c:	e7fb      	b.n	8004996 <f_mount+0x52>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800499e:	2000      	movs	r0, #0
 80049a0:	e7f9      	b.n	8004996 <f_mount+0x52>
 80049a2:	bf00      	nop
 80049a4:	20000218 	.word	0x20000218
 80049a8:	2000021c 	.word	0x2000021c

080049ac <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80049ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049b0:	b090      	sub	sp, #64	; 0x40
 80049b2:	4690      	mov	r8, r2
 80049b4:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80049b6:	4604      	mov	r4, r0
 80049b8:	2800      	cmp	r0, #0
 80049ba:	f000 80d1 	beq.w	8004b60 <f_open+0x1b4>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80049be:	f002 053f 	and.w	r5, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 80049c2:	462a      	mov	r2, r5
 80049c4:	a903      	add	r1, sp, #12
 80049c6:	a801      	add	r0, sp, #4
 80049c8:	f7ff fb00 	bl	8003fcc <find_volume>
	if (res == FR_OK) {
 80049cc:	4607      	mov	r7, r0
 80049ce:	bb38      	cbnz	r0, 8004a20 <f_open+0x74>
		dj.obj.fs = fs;
 80049d0:	ae10      	add	r6, sp, #64	; 0x40
 80049d2:	9b03      	ldr	r3, [sp, #12]
 80049d4:	f846 3d30 	str.w	r3, [r6, #-48]!
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80049d8:	9901      	ldr	r1, [sp, #4]
 80049da:	4630      	mov	r0, r6
 80049dc:	f7ff feba 	bl	8004754 <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80049e0:	b958      	cbnz	r0, 80049fa <f_open+0x4e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80049e2:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	db1e      	blt.n	8004a28 <f_open+0x7c>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80049ea:	f015 0f3e 	tst.w	r5, #62	; 0x3e
 80049ee:	bf14      	ite	ne
 80049f0:	2101      	movne	r1, #1
 80049f2:	2100      	moveq	r1, #0
 80049f4:	4630      	mov	r0, r6
 80049f6:	f7ff f923 	bl	8003c40 <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80049fa:	f018 0f1c 	tst.w	r8, #28
 80049fe:	d073      	beq.n	8004ae8 <f_open+0x13c>
			if (res != FR_OK) {					/* No file, create new */
 8004a00:	b1a0      	cbz	r0, 8004a2c <f_open+0x80>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8004a02:	2804      	cmp	r0, #4
 8004a04:	d109      	bne.n	8004a1a <f_open+0x6e>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004a06:	4b73      	ldr	r3, [pc, #460]	; (8004bd4 <f_open+0x228>)
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	2a00      	cmp	r2, #0
 8004a0c:	f000 80de 	beq.w	8004bcc <f_open+0x220>
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	f000 80da 	beq.w	8004bcc <f_open+0x220>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8004a18:	2012      	movs	r0, #18
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8004a1a:	f045 0508 	orr.w	r5, r5, #8
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004a1e:	b170      	cbz	r0, 8004a3e <f_open+0x92>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8004a20:	2300      	movs	r3, #0
 8004a22:	6023      	str	r3, [r4, #0]
 8004a24:	4607      	mov	r7, r0
 8004a26:	e095      	b.n	8004b54 <f_open+0x1a8>
				res = FR_INVALID_NAME;
 8004a28:	2006      	movs	r0, #6
 8004a2a:	e7e6      	b.n	80049fa <f_open+0x4e>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8004a2c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8004a30:	f013 0f11 	tst.w	r3, #17
 8004a34:	d163      	bne.n	8004afe <f_open+0x152>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8004a36:	f018 0f04 	tst.w	r8, #4
 8004a3a:	f040 80c1 	bne.w	8004bc0 <f_open+0x214>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004a3e:	0728      	lsls	r0, r5, #28
 8004a40:	d53c      	bpl.n	8004abc <f_open+0x110>
				dw = GET_FATTIME();
 8004a42:	f000 fb31 	bl	80050a8 <get_fattime>
 8004a46:	4602      	mov	r2, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8004a48:	4601      	mov	r1, r0
 8004a4a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004a4c:	300e      	adds	r0, #14
 8004a4e:	f7ff f8e9 	bl	8003c24 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8004a52:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004a54:	4611      	mov	r1, r2
 8004a56:	3016      	adds	r0, #22
 8004a58:	f7ff f8e4 	bl	8003c24 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8004a5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8004a5e:	f8dd 900c 	ldr.w	r9, [sp, #12]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8004a62:	2220      	movs	r2, #32
 8004a64:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8004a66:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004a6a:	f899 0000 	ldrb.w	r0, [r9]
 8004a6e:	4651      	mov	r1, sl
 8004a70:	f7ff f9c3 	bl	8003dfa <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8004a74:	2200      	movs	r2, #0
 8004a76:	4651      	mov	r1, sl
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8004a78:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8004a7a:	4648      	mov	r0, r9
 8004a7c:	f7ff f9cb 	bl	8003e16 <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 8004a80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 8004a82:	2200      	movs	r2, #0
 8004a84:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 8004a86:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 8004a88:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 8004a8a:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 8004a8c:	9b03      	ldr	r3, [sp, #12]
 8004a8e:	2101      	movs	r1, #1
 8004a90:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 8004a92:	f1b8 0f00 	cmp.w	r8, #0
 8004a96:	d011      	beq.n	8004abc <f_open+0x110>
						res = remove_chain(&dj.obj, cl, 0);
 8004a98:	4641      	mov	r1, r8
 8004a9a:	4630      	mov	r0, r6
						dw = fs->winsect;
 8004a9c:	f8d3 9030 	ldr.w	r9, [r3, #48]	; 0x30
						res = remove_chain(&dj.obj, cl, 0);
 8004aa0:	f7ff fd6c 	bl	800457c <remove_chain>
						if (res == FR_OK) {
 8004aa4:	2800      	cmp	r0, #0
 8004aa6:	d1bb      	bne.n	8004a20 <f_open+0x74>
							res = move_window(fs, dw);
 8004aa8:	4649      	mov	r1, r9
 8004aaa:	9803      	ldr	r0, [sp, #12]
 8004aac:	f7ff fa32 	bl	8003f14 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8004ab0:	9a03      	ldr	r2, [sp, #12]
 8004ab2:	f108 33ff 	add.w	r3, r8, #4294967295
 8004ab6:	6113      	str	r3, [r2, #16]
		if (res == FR_OK) {
 8004ab8:	2800      	cmp	r0, #0
 8004aba:	d1b1      	bne.n	8004a20 <f_open+0x74>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8004abc:	9b03      	ldr	r3, [sp, #12]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8004abe:	0728      	lsls	r0, r5, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8004ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac2:	6263      	str	r3, [r4, #36]	; 0x24
				mode |= FA_MODIFIED;
 8004ac4:	bf48      	it	mi
 8004ac6:	f045 0540 	orrmi.w	r5, r5, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8004aca:	f015 0ffe 	tst.w	r5, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 8004ace:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ad0:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8004ad2:	bf14      	ite	ne
 8004ad4:	2101      	movne	r1, #1
 8004ad6:	2100      	moveq	r1, #0
 8004ad8:	4630      	mov	r0, r6
 8004ada:	f7ff f8df 	bl	8003c9c <inc_lock>
 8004ade:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8004ae0:	2800      	cmp	r0, #0
 8004ae2:	d13f      	bne.n	8004b64 <f_open+0x1b8>
 8004ae4:	2002      	movs	r0, #2
 8004ae6:	e79b      	b.n	8004a20 <f_open+0x74>
			if (res == FR_OK) {					/* Following succeeded */
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	d199      	bne.n	8004a20 <f_open+0x74>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8004aec:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8004af0:	06da      	lsls	r2, r3, #27
 8004af2:	d467      	bmi.n	8004bc4 <f_open+0x218>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8004af4:	f018 0f02 	tst.w	r8, #2
 8004af8:	d0e0      	beq.n	8004abc <f_open+0x110>
 8004afa:	07db      	lsls	r3, r3, #31
 8004afc:	d5de      	bpl.n	8004abc <f_open+0x110>
					res = FR_DENIED;
 8004afe:	2007      	movs	r0, #7
 8004b00:	e78e      	b.n	8004a20 <f_open+0x74>
					clst = get_fat(&fp->obj, clst);
 8004b02:	6820      	ldr	r0, [r4, #0]
 8004b04:	f7ff fc72 	bl	80043ec <get_fat.isra.8>
					if (clst <= 1) res = FR_INT_ERR;
 8004b08:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 8004b0a:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8004b0c:	d926      	bls.n	8004b5c <f_open+0x1b0>
 8004b0e:	1c42      	adds	r2, r0, #1
 8004b10:	4250      	negs	r0, r2
 8004b12:	4150      	adcs	r0, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8004b14:	eba5 0508 	sub.w	r5, r5, r8
 8004b18:	2800      	cmp	r0, #0
 8004b1a:	d04d      	beq.n	8004bb8 <f_open+0x20c>
				fp->clust = clst;
 8004b1c:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8004b1e:	2800      	cmp	r0, #0
 8004b20:	f47f af7e 	bne.w	8004a20 <f_open+0x74>
 8004b24:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004b28:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8004b2c:	fbb5 f2f3 	udiv	r2, r5, r3
 8004b30:	fb03 5512 	mls	r5, r3, r2, r5
 8004b34:	b175      	cbz	r5, 8004b54 <f_open+0x1a8>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8004b36:	4640      	mov	r0, r8
 8004b38:	f7ff f904 	bl	8003d44 <clust2sect>
 8004b3c:	2800      	cmp	r0, #0
 8004b3e:	d0d1      	beq.n	8004ae4 <f_open+0x138>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8004b40:	4402      	add	r2, r0
 8004b42:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	4631      	mov	r1, r6
 8004b48:	f898 0001 	ldrb.w	r0, [r8, #1]
 8004b4c:	f7ff f838 	bl	8003bc0 <disk_read>
 8004b50:	2800      	cmp	r0, #0
 8004b52:	d139      	bne.n	8004bc8 <f_open+0x21c>

	LEAVE_FF(fs, res);
}
 8004b54:	4638      	mov	r0, r7
 8004b56:	b010      	add	sp, #64	; 0x40
 8004b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (clst <= 1) res = FR_INT_ERR;
 8004b5c:	2002      	movs	r0, #2
 8004b5e:	e7d9      	b.n	8004b14 <f_open+0x168>
	if (!fp) return FR_INVALID_OBJECT;
 8004b60:	2709      	movs	r7, #9
 8004b62:	e7f7      	b.n	8004b54 <f_open+0x1a8>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8004b64:	9e03      	ldr	r6, [sp, #12]
 8004b66:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8004b6a:	7830      	ldrb	r0, [r6, #0]
 8004b6c:	4641      	mov	r1, r8
 8004b6e:	f7ff f944 	bl	8003dfa <ld_clust.isra.1>
 8004b72:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8004b74:	f108 001c 	add.w	r0, r8, #28
 8004b78:	f7ff f84c 	bl	8003c14 <ld_dword>
			fp->obj.id = fs->id;
 8004b7c:	88f3      	ldrh	r3, [r6, #6]
			fp->obj.fs = fs;	 	/* Validate the file object */
 8004b7e:	6026      	str	r6, [r4, #0]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8004b80:	2100      	movs	r1, #0
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8004b82:	f104 0630 	add.w	r6, r4, #48	; 0x30
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8004b86:	60e0      	str	r0, [r4, #12]
			fp->obj.id = fs->id;
 8004b88:	80a3      	strh	r3, [r4, #4]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8004b8a:	62e1      	str	r1, [r4, #44]	; 0x2c
			fp->flag = mode;		/* Set file access mode */
 8004b8c:	7525      	strb	r5, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 8004b8e:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8004b90:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8004b92:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8004b94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b98:	4630      	mov	r0, r6
 8004b9a:	f7ff f84b 	bl	8003c34 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8004b9e:	06ab      	lsls	r3, r5, #26
 8004ba0:	d5d8      	bpl.n	8004b54 <f_open+0x1a8>
 8004ba2:	68e5      	ldr	r5, [r4, #12]
 8004ba4:	2d00      	cmp	r5, #0
 8004ba6:	d0d5      	beq.n	8004b54 <f_open+0x1a8>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8004ba8:	9b03      	ldr	r3, [sp, #12]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8004baa:	68a1      	ldr	r1, [r4, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8004bac:	895a      	ldrh	r2, [r3, #10]
 8004bae:	f8b3 800c 	ldrh.w	r8, [r3, #12]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8004bb2:	61a5      	str	r5, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8004bb4:	fb08 f802 	mul.w	r8, r8, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8004bb8:	45a8      	cmp	r8, r5
 8004bba:	d3a2      	bcc.n	8004b02 <f_open+0x156>
 8004bbc:	2000      	movs	r0, #0
 8004bbe:	e7ad      	b.n	8004b1c <f_open+0x170>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8004bc0:	2008      	movs	r0, #8
 8004bc2:	e72d      	b.n	8004a20 <f_open+0x74>
					res = FR_NO_FILE;
 8004bc4:	2004      	movs	r0, #4
 8004bc6:	e72b      	b.n	8004a20 <f_open+0x74>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8004bc8:	2001      	movs	r0, #1
 8004bca:	e729      	b.n	8004a20 <f_open+0x74>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8004bcc:	4630      	mov	r0, r6
 8004bce:	f7ff fe87 	bl	80048e0 <dir_register>
 8004bd2:	e722      	b.n	8004a1a <f_open+0x6e>
 8004bd4:	2000021c 	.word	0x2000021c

08004bd8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8004bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bdc:	469b      	mov	fp, r3
 8004bde:	b085      	sub	sp, #20
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 8004be0:	2300      	movs	r3, #0
{
 8004be2:	4689      	mov	r9, r1
	*bw = 0;	/* Clear write byte counter */
 8004be4:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8004be8:	a903      	add	r1, sp, #12
{
 8004bea:	4604      	mov	r4, r0
 8004bec:	4690      	mov	r8, r2
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8004bee:	f7ff f8e0 	bl	8003db2 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8004bf2:	4605      	mov	r5, r0
 8004bf4:	2800      	cmp	r0, #0
 8004bf6:	d132      	bne.n	8004c5e <f_write+0x86>
 8004bf8:	7d65      	ldrb	r5, [r4, #21]
 8004bfa:	bb85      	cbnz	r5, 8004c5e <f_write+0x86>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8004bfc:	7d23      	ldrb	r3, [r4, #20]
 8004bfe:	079a      	lsls	r2, r3, #30
 8004c00:	f140 80be 	bpl.w	8004d80 <f_write+0x1a8>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8004c04:	69a3      	ldr	r3, [r4, #24]
 8004c06:	eb13 0f08 	cmn.w	r3, r8
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8004c0a:	bf28      	it	cs
 8004c0c:	ea6f 0803 	mvncs.w	r8, r3
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8004c10:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8004c14:	9300      	str	r3, [sp, #0]
	for ( ;  btw;							/* Repeat until all data written */
 8004c16:	f1b8 0f00 	cmp.w	r8, #0
 8004c1a:	d01c      	beq.n	8004c56 <f_write+0x7e>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8004c1c:	9803      	ldr	r0, [sp, #12]
 8004c1e:	69a1      	ldr	r1, [r4, #24]
 8004c20:	8983      	ldrh	r3, [r0, #12]
 8004c22:	fbb1 f2f3 	udiv	r2, r1, r3
 8004c26:	fb03 1312 	mls	r3, r3, r2, r1
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f040 8091 	bne.w	8004d52 <f_write+0x17a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8004c30:	8943      	ldrh	r3, [r0, #10]
 8004c32:	3b01      	subs	r3, #1
			if (csect == 0) {				/* On the cluster boundary? */
 8004c34:	4013      	ands	r3, r2
 8004c36:	9301      	str	r3, [sp, #4]
 8004c38:	d124      	bne.n	8004c84 <f_write+0xac>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8004c3a:	b931      	cbnz	r1, 8004c4a <f_write+0x72>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8004c3c:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 8004c3e:	b9a0      	cbnz	r0, 8004c6a <f_write+0x92>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8004c40:	4601      	mov	r1, r0
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8004c42:	4620      	mov	r0, r4
 8004c44:	f7ff fc42 	bl	80044cc <create_chain>
 8004c48:	e004      	b.n	8004c54 <f_write+0x7c>
					if (fp->cltbl) {
 8004c4a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004c4c:	b15b      	cbz	r3, 8004c66 <f_write+0x8e>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8004c4e:	4620      	mov	r0, r4
 8004c50:	f7ff f883 	bl	8003d5a <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8004c54:	b948      	cbnz	r0, 8004c6a <f_write+0x92>
		fp->flag |= FA_DIRTY;
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8004c56:	7d23      	ldrb	r3, [r4, #20]
 8004c58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c5c:	7523      	strb	r3, [r4, #20]

	LEAVE_FF(fs, FR_OK);
}
 8004c5e:	4628      	mov	r0, r5
 8004c60:	b005      	add	sp, #20
 8004c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8004c66:	69e1      	ldr	r1, [r4, #28]
 8004c68:	e7eb      	b.n	8004c42 <f_write+0x6a>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8004c6a:	2801      	cmp	r0, #1
 8004c6c:	d102      	bne.n	8004c74 <f_write+0x9c>
 8004c6e:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8004c70:	7565      	strb	r5, [r4, #21]
 8004c72:	e7f4      	b.n	8004c5e <f_write+0x86>
 8004c74:	1c43      	adds	r3, r0, #1
 8004c76:	d101      	bne.n	8004c7c <f_write+0xa4>
 8004c78:	2501      	movs	r5, #1
 8004c7a:	e7f9      	b.n	8004c70 <f_write+0x98>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8004c7c:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 8004c7e:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8004c80:	b903      	cbnz	r3, 8004c84 <f_write+0xac>
 8004c82:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8004c84:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	da0c      	bge.n	8004ca6 <f_write+0xce>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8004c8c:	9803      	ldr	r0, [sp, #12]
 8004c8e:	6a22      	ldr	r2, [r4, #32]
 8004c90:	9900      	ldr	r1, [sp, #0]
 8004c92:	7840      	ldrb	r0, [r0, #1]
 8004c94:	2301      	movs	r3, #1
 8004c96:	f7fe ffa1 	bl	8003bdc <disk_write>
 8004c9a:	2800      	cmp	r0, #0
 8004c9c:	d1ec      	bne.n	8004c78 <f_write+0xa0>
				fp->flag &= (BYTE)~FA_DIRTY;
 8004c9e:	7d23      	ldrb	r3, [r4, #20]
 8004ca0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ca4:	7523      	strb	r3, [r4, #20]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8004ca6:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8004caa:	69e1      	ldr	r1, [r4, #28]
 8004cac:	4650      	mov	r0, sl
 8004cae:	f7ff f849 	bl	8003d44 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8004cb2:	2800      	cmp	r0, #0
 8004cb4:	d0db      	beq.n	8004c6e <f_write+0x96>
			sect += csect;
 8004cb6:	9b01      	ldr	r3, [sp, #4]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8004cb8:	f8ba 700c 	ldrh.w	r7, [sl, #12]
 8004cbc:	fbb8 f7f7 	udiv	r7, r8, r7
			sect += csect;
 8004cc0:	181e      	adds	r6, r3, r0
			if (cc) {						/* Write maximum contiguous sectors directly */
 8004cc2:	2f00      	cmp	r7, #0
 8004cc4:	d034      	beq.n	8004d30 <f_write+0x158>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8004cc6:	9a01      	ldr	r2, [sp, #4]
 8004cc8:	f8ba 300a 	ldrh.w	r3, [sl, #10]
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8004ccc:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8004cd0:	443a      	add	r2, r7
 8004cd2:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 8004cd4:	bf84      	itt	hi
 8004cd6:	9a01      	ldrhi	r2, [sp, #4]
 8004cd8:	1a9f      	subhi	r7, r3, r2
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8004cda:	463b      	mov	r3, r7
 8004cdc:	4632      	mov	r2, r6
 8004cde:	4649      	mov	r1, r9
 8004ce0:	f7fe ff7c 	bl	8003bdc <disk_write>
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	d1c7      	bne.n	8004c78 <f_write+0xa0>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8004ce8:	6a21      	ldr	r1, [r4, #32]
 8004cea:	1b89      	subs	r1, r1, r6
 8004cec:	428f      	cmp	r7, r1
 8004cee:	d90b      	bls.n	8004d08 <f_write+0x130>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8004cf0:	9b03      	ldr	r3, [sp, #12]
 8004cf2:	899a      	ldrh	r2, [r3, #12]
	if (cnt) {
 8004cf4:	b122      	cbz	r2, 8004d00 <f_write+0x128>
 8004cf6:	fb02 9101 	mla	r1, r2, r1, r9
 8004cfa:	9800      	ldr	r0, [sp, #0]
 8004cfc:	f7ff f874 	bl	8003de8 <mem_cpy.part.0>
					fp->flag &= (BYTE)~FA_DIRTY;
 8004d00:	7d23      	ldrb	r3, [r4, #20]
 8004d02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d06:	7523      	strb	r3, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8004d08:	9b03      	ldr	r3, [sp, #12]
 8004d0a:	899b      	ldrh	r3, [r3, #12]
 8004d0c:	435f      	muls	r7, r3
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8004d0e:	69a3      	ldr	r3, [r4, #24]
 8004d10:	68e2      	ldr	r2, [r4, #12]
 8004d12:	443b      	add	r3, r7
 8004d14:	61a3      	str	r3, [r4, #24]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	bf2c      	ite	cs
 8004d1a:	60e2      	strcs	r2, [r4, #12]
 8004d1c:	60e3      	strcc	r3, [r4, #12]
 8004d1e:	f8db 3000 	ldr.w	r3, [fp]
 8004d22:	443b      	add	r3, r7
 8004d24:	44b9      	add	r9, r7
 8004d26:	f8cb 3000 	str.w	r3, [fp]
 8004d2a:	eba8 0807 	sub.w	r8, r8, r7
 8004d2e:	e772      	b.n	8004c16 <f_write+0x3e>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8004d30:	6a23      	ldr	r3, [r4, #32]
 8004d32:	429e      	cmp	r6, r3
 8004d34:	d00c      	beq.n	8004d50 <f_write+0x178>
 8004d36:	69a2      	ldr	r2, [r4, #24]
 8004d38:	68e3      	ldr	r3, [r4, #12]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d208      	bcs.n	8004d50 <f_write+0x178>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8004d3e:	2301      	movs	r3, #1
 8004d40:	4632      	mov	r2, r6
 8004d42:	9900      	ldr	r1, [sp, #0]
 8004d44:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8004d48:	f7fe ff3a 	bl	8003bc0 <disk_read>
				fp->fptr < fp->obj.objsize &&
 8004d4c:	2800      	cmp	r0, #0
 8004d4e:	d193      	bne.n	8004c78 <f_write+0xa0>
			fp->sect = sect;
 8004d50:	6226      	str	r6, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8004d52:	9b03      	ldr	r3, [sp, #12]
 8004d54:	899f      	ldrh	r7, [r3, #12]
 8004d56:	69a3      	ldr	r3, [r4, #24]
 8004d58:	fbb3 f0f7 	udiv	r0, r3, r7
 8004d5c:	fb07 3010 	mls	r0, r7, r0, r3
 8004d60:	1a3f      	subs	r7, r7, r0
 8004d62:	4547      	cmp	r7, r8
 8004d64:	bf28      	it	cs
 8004d66:	4647      	movcs	r7, r8
	if (cnt) {
 8004d68:	b12f      	cbz	r7, 8004d76 <f_write+0x19e>
 8004d6a:	9b00      	ldr	r3, [sp, #0]
 8004d6c:	463a      	mov	r2, r7
 8004d6e:	4649      	mov	r1, r9
 8004d70:	4418      	add	r0, r3
 8004d72:	f7ff f839 	bl	8003de8 <mem_cpy.part.0>
		fp->flag |= FA_DIRTY;
 8004d76:	7d23      	ldrb	r3, [r4, #20]
 8004d78:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d7c:	7523      	strb	r3, [r4, #20]
 8004d7e:	e7c6      	b.n	8004d0e <f_write+0x136>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8004d80:	2507      	movs	r5, #7
 8004d82:	e76c      	b.n	8004c5e <f_write+0x86>

08004d84 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8004d84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8004d86:	a901      	add	r1, sp, #4
{
 8004d88:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8004d8a:	f7ff f812 	bl	8003db2 <validate>
	if (res == FR_OK) {
 8004d8e:	4605      	mov	r5, r0
 8004d90:	2800      	cmp	r0, #0
 8004d92:	d13a      	bne.n	8004e0a <f_sync+0x86>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8004d94:	7d23      	ldrb	r3, [r4, #20]
 8004d96:	065a      	lsls	r2, r3, #25
 8004d98:	d537      	bpl.n	8004e0a <f_sync+0x86>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8004d9a:	061b      	lsls	r3, r3, #24
 8004d9c:	d50c      	bpl.n	8004db8 <f_sync+0x34>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8004d9e:	9801      	ldr	r0, [sp, #4]
 8004da0:	6a22      	ldr	r2, [r4, #32]
 8004da2:	7840      	ldrb	r0, [r0, #1]
 8004da4:	2301      	movs	r3, #1
 8004da6:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8004daa:	f7fe ff17 	bl	8003bdc <disk_write>
 8004dae:	bb78      	cbnz	r0, 8004e10 <f_sync+0x8c>
				fp->flag &= (BYTE)~FA_DIRTY;
 8004db0:	7d23      	ldrb	r3, [r4, #20]
 8004db2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004db6:	7523      	strb	r3, [r4, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8004db8:	f000 f976 	bl	80050a8 <get_fattime>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8004dbc:	6a61      	ldr	r1, [r4, #36]	; 0x24
			tm = GET_FATTIME();				/* Modified time */
 8004dbe:	4607      	mov	r7, r0
				res = move_window(fs, fp->dir_sect);
 8004dc0:	9801      	ldr	r0, [sp, #4]
 8004dc2:	f7ff f8a7 	bl	8003f14 <move_window>
				if (res == FR_OK) {
 8004dc6:	4605      	mov	r5, r0
 8004dc8:	b9f8      	cbnz	r0, 8004e0a <f_sync+0x86>
					dir = fp->dir_ptr;
 8004dca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8004dcc:	7af3      	ldrb	r3, [r6, #11]
 8004dce:	f043 0320 	orr.w	r3, r3, #32
 8004dd2:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8004dd4:	68a2      	ldr	r2, [r4, #8]
 8004dd6:	6820      	ldr	r0, [r4, #0]
 8004dd8:	4631      	mov	r1, r6
 8004dda:	f7ff f81c 	bl	8003e16 <st_clust.isra.2>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8004dde:	68e1      	ldr	r1, [r4, #12]
 8004de0:	f106 001c 	add.w	r0, r6, #28
 8004de4:	f7fe ff1e 	bl	8003c24 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8004de8:	4639      	mov	r1, r7
 8004dea:	f106 0016 	add.w	r0, r6, #22
 8004dee:	f7fe ff19 	bl	8003c24 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
					fs->wflag = 1;
 8004df2:	9801      	ldr	r0, [sp, #4]
	*ptr++ = (BYTE)val; val >>= 8;
 8004df4:	74b5      	strb	r5, [r6, #18]
					fs->wflag = 1;
 8004df6:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val;
 8004df8:	74f5      	strb	r5, [r6, #19]
					fs->wflag = 1;
 8004dfa:	70c3      	strb	r3, [r0, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8004dfc:	f7ff f840 	bl	8003e80 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 8004e00:	7d23      	ldrb	r3, [r4, #20]
 8004e02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
					res = sync_fs(fs);					/* Restore it to the directory */
 8004e06:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 8004e08:	7523      	strb	r3, [r4, #20]
			}
		}
	}

	LEAVE_FF(fs, res);
}
 8004e0a:	4628      	mov	r0, r5
 8004e0c:	b003      	add	sp, #12
 8004e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8004e10:	2501      	movs	r5, #1
 8004e12:	e7fa      	b.n	8004e0a <f_sync+0x86>

08004e14 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8004e14:	b513      	push	{r0, r1, r4, lr}
 8004e16:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8004e18:	f7ff ffb4 	bl	8004d84 <f_sync>
	if (res == FR_OK)
 8004e1c:	b948      	cbnz	r0, 8004e32 <f_close+0x1e>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8004e1e:	a901      	add	r1, sp, #4
 8004e20:	4620      	mov	r0, r4
 8004e22:	f7fe ffc6 	bl	8003db2 <validate>
		if (res == FR_OK) {
 8004e26:	b920      	cbnz	r0, 8004e32 <f_close+0x1e>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8004e28:	6920      	ldr	r0, [r4, #16]
 8004e2a:	f7fe ff73 	bl	8003d14 <dec_lock>
			if (res == FR_OK)
 8004e2e:	b900      	cbnz	r0, 8004e32 <f_close+0x1e>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8004e30:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8004e32:	b002      	add	sp, #8
 8004e34:	bd10      	pop	{r4, pc}
	...

08004e38 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8004e38:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8004e3a:	4b0f      	ldr	r3, [pc, #60]	; (8004e78 <FATFS_LinkDriverEx+0x40>)
 8004e3c:	7a5d      	ldrb	r5, [r3, #9]
 8004e3e:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8004e42:	b9b5      	cbnz	r5, 8004e72 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8004e44:	7a5d      	ldrb	r5, [r3, #9]
 8004e46:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8004e48:	7a5d      	ldrb	r5, [r3, #9]
 8004e4a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8004e4e:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8004e50:	7a58      	ldrb	r0, [r3, #9]
 8004e52:	4418      	add	r0, r3
 8004e54:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8004e56:	7a5a      	ldrb	r2, [r3, #9]
 8004e58:	b2d2      	uxtb	r2, r2
 8004e5a:	1c50      	adds	r0, r2, #1
 8004e5c:	b2c0      	uxtb	r0, r0
 8004e5e:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8004e60:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8004e62:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8004e64:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8004e66:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8004e68:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8004e6a:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8004e6c:	70cc      	strb	r4, [r1, #3]
 8004e6e:	4620      	mov	r0, r4
 8004e70:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8004e72:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 8004e74:	bd30      	pop	{r4, r5, pc}
 8004e76:	bf00      	nop
 8004e78:	20000240 	.word	0x20000240

08004e7c <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f7ff bfdb 	b.w	8004e38 <FATFS_LinkDriverEx>
	...

08004e84 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004e84:	b510      	push	{r4, lr}
  ADC_MultiModeTypeDef multimode = {0};
 8004e86:	2400      	movs	r4, #0
{
 8004e88:	b08a      	sub	sp, #40	; 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 8004e8a:	2218      	movs	r2, #24
 8004e8c:	4621      	mov	r1, r4
 8004e8e:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8004e90:	9401      	str	r4, [sp, #4]
 8004e92:	9402      	str	r4, [sp, #8]
 8004e94:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004e96:	f001 faa9 	bl	80063ec <memset>

  /**Common config 
  */
  hadc1.Instance = ADC1;
 8004e9a:	4824      	ldr	r0, [pc, #144]	; (8004f2c <MX_ADC1_Init+0xa8>)
 8004e9c:	4b24      	ldr	r3, [pc, #144]	; (8004f30 <MX_ADC1_Init+0xac>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004e9e:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ea0:	2204      	movs	r2, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8004ea2:	e880 0018 	stmia.w	r0, {r3, r4}
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ea6:	6142      	str	r2, [r0, #20]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004ea8:	2301      	movs	r3, #1
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 2;
 8004eaa:	2202      	movs	r2, #2
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004eac:	60c4      	str	r4, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004eae:	6103      	str	r3, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004eb0:	7604      	strb	r4, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004eb2:	7644      	strb	r4, [r0, #25]
  hadc1.Init.NbrOfConversion = 2;
 8004eb4:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8004eb6:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8004eba:	6243      	str	r3, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004ebc:	6284      	str	r4, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004ebe:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004ec0:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004ec4:	6344      	str	r4, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8004ec6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_2;
 8004eca:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 8004ecc:	6404      	str	r4, [r0, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8004ece:	6444      	str	r4, [r0, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8004ed0:	6483      	str	r3, [r0, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004ed2:	f7fb fbc1 	bl	8000658 <HAL_ADC_Init>
 8004ed6:	b108      	cbz	r0, 8004edc <MX_ADC1_Init+0x58>
  {
    Error_Handler();
 8004ed8:	f001 f881 	bl	8005fde <Error_Handler>
  }
  /**Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004edc:	a901      	add	r1, sp, #4
 8004ede:	4813      	ldr	r0, [pc, #76]	; (8004f2c <MX_ADC1_Init+0xa8>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004ee0:	9401      	str	r4, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004ee2:	f7fb fff5 	bl	8000ed0 <HAL_ADCEx_MultiModeConfigChannel>
 8004ee6:	b108      	cbz	r0, 8004eec <MX_ADC1_Init+0x68>
  {
    Error_Handler();
 8004ee8:	f001 f879 	bl	8005fde <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8004eec:	4b11      	ldr	r3, [pc, #68]	; (8004f34 <MX_ADC1_Init+0xb0>)
 8004eee:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004ef0:	227f      	movs	r2, #127	; 0x7f
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004ef2:	2306      	movs	r3, #6
 8004ef4:	9305      	str	r3, [sp, #20]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004ef6:	9207      	str	r2, [sp, #28]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004ef8:	2300      	movs	r3, #0
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004efa:	2204      	movs	r2, #4
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004efc:	a904      	add	r1, sp, #16
 8004efe:	480b      	ldr	r0, [pc, #44]	; (8004f2c <MX_ADC1_Init+0xa8>)
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004f00:	9306      	str	r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004f02:	9208      	str	r2, [sp, #32]
  sConfig.Offset = 0;
 8004f04:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004f06:	f7fb fcd1 	bl	80008ac <HAL_ADC_ConfigChannel>
 8004f0a:	b108      	cbz	r0, 8004f10 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8004f0c:	f001 f867 	bl	8005fde <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8004f10:	4b09      	ldr	r3, [pc, #36]	; (8004f38 <MX_ADC1_Init+0xb4>)
 8004f12:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004f14:	a904      	add	r1, sp, #16
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004f16:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004f18:	4804      	ldr	r0, [pc, #16]	; (8004f2c <MX_ADC1_Init+0xa8>)
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004f1a:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004f1c:	f7fb fcc6 	bl	80008ac <HAL_ADC_ConfigChannel>
 8004f20:	b108      	cbz	r0, 8004f26 <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 8004f22:	f001 f85c 	bl	8005fde <Error_Handler>
  }

}
 8004f26:	b00a      	add	sp, #40	; 0x28
 8004f28:	bd10      	pop	{r4, pc}
 8004f2a:	bf00      	nop
 8004f2c:	2000025c 	.word	0x2000025c
 8004f30:	50040000 	.word	0x50040000
 8004f34:	14f00020 	.word	0x14f00020
 8004f38:	2e300800 	.word	0x2e300800

08004f3c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004f3c:	b530      	push	{r4, r5, lr}
 8004f3e:	4605      	mov	r5, r0
 8004f40:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f42:	2214      	movs	r2, #20
 8004f44:	2100      	movs	r1, #0
 8004f46:	a803      	add	r0, sp, #12
 8004f48:	f001 fa50 	bl	80063ec <memset>
  if(adcHandle->Instance==ADC1)
 8004f4c:	682a      	ldr	r2, [r5, #0]
 8004f4e:	4b1f      	ldr	r3, [pc, #124]	; (8004fcc <HAL_ADC_MspInit+0x90>)
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d138      	bne.n	8004fc6 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004f54:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8004f58:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004f5c:	4c1c      	ldr	r4, [pc, #112]	; (8004fd0 <HAL_ADC_MspInit+0x94>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8004f5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f64:	64da      	str	r2, [r3, #76]	; 0x4c
 8004f66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f68:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004f6c:	9201      	str	r2, [sp, #4]
 8004f6e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f70:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f72:	f042 0201 	orr.w	r2, r2, #1
 8004f76:	64da      	str	r2, [r3, #76]	; 0x4c
 8004f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	9302      	str	r3, [sp, #8]
 8004f80:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
 8004f82:	2341      	movs	r3, #65	; 0x41
 8004f84:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004f8a:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f8c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004f8e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f90:	f7fc f96a 	bl	8001268 <HAL_GPIO_Init>
    hdma_adc1.Init.Request = DMA_REQUEST_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004f94:	2280      	movs	r2, #128	; 0x80
 8004f96:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004f98:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Instance = DMA1_Channel1;
 8004f9c:	4b0d      	ldr	r3, [pc, #52]	; (8004fd4 <HAL_ADC_MspInit+0x98>)
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004f9e:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004fa0:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 8004fa4:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004fa6:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8004fa8:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004faa:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004fac:	4620      	mov	r0, r4
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8004fae:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004fb0:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fb2:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004fb4:	61e2      	str	r2, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004fb6:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004fb8:	f7fc f86a 	bl	8001090 <HAL_DMA_Init>
 8004fbc:	b108      	cbz	r0, 8004fc2 <HAL_ADC_MspInit+0x86>
    {
      Error_Handler();
 8004fbe:	f001 f80e 	bl	8005fde <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004fc2:	64ec      	str	r4, [r5, #76]	; 0x4c
 8004fc4:	62a5      	str	r5, [r4, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004fc6:	b009      	add	sp, #36	; 0x24
 8004fc8:	bd30      	pop	{r4, r5, pc}
 8004fca:	bf00      	nop
 8004fcc:	50040000 	.word	0x50040000
 8004fd0:	200002c0 	.word	0x200002c0
 8004fd4:	40020008 	.word	0x40020008

08004fd8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8004fd8:	b507      	push	{r0, r1, r2, lr}
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	f88d 3007 	strb.w	r3, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8004fe0:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d105      	bne.n	8004ff4 <BSP_SD_Init+0x1c>
  sd_state = HAL_SD_Init(&hsd1);
 8004fe8:	4803      	ldr	r0, [pc, #12]	; (8004ff8 <BSP_SD_Init+0x20>)
 8004fea:	f7fd ffa8 	bl	8002f3e <HAL_SD_Init>
}
 8004fee:	b003      	add	sp, #12
 8004ff0:	f85d fb04 	ldr.w	pc, [sp], #4
    return MSD_ERROR_SD_NOT_PRESENT;
 8004ff4:	2002      	movs	r0, #2
 8004ff6:	e7fa      	b.n	8004fee <BSP_SD_Init+0x16>
 8004ff8:	20004518 	.word	0x20004518

08004ffc <BSP_SD_ReadBlocks>:
{
 8004ffc:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8004ffe:	9300      	str	r3, [sp, #0]
 8005000:	4613      	mov	r3, r2
 8005002:	460a      	mov	r2, r1
 8005004:	4601      	mov	r1, r0
 8005006:	4804      	ldr	r0, [pc, #16]	; (8005018 <BSP_SD_ReadBlocks+0x1c>)
 8005008:	f7fd fc0a 	bl	8002820 <HAL_SD_ReadBlocks>
}
 800500c:	3000      	adds	r0, #0
 800500e:	bf18      	it	ne
 8005010:	2001      	movne	r0, #1
 8005012:	b003      	add	sp, #12
 8005014:	f85d fb04 	ldr.w	pc, [sp], #4
 8005018:	20004518 	.word	0x20004518

0800501c <BSP_SD_WriteBlocks>:
{
 800501c:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 800501e:	9300      	str	r3, [sp, #0]
 8005020:	4613      	mov	r3, r2
 8005022:	460a      	mov	r2, r1
 8005024:	4601      	mov	r1, r0
 8005026:	4804      	ldr	r0, [pc, #16]	; (8005038 <BSP_SD_WriteBlocks+0x1c>)
 8005028:	f7fd fd02 	bl	8002a30 <HAL_SD_WriteBlocks>
}
 800502c:	3000      	adds	r0, #0
 800502e:	bf18      	it	ne
 8005030:	2001      	movne	r0, #1
 8005032:	b003      	add	sp, #12
 8005034:	f85d fb04 	ldr.w	pc, [sp], #4
 8005038:	20004518 	.word	0x20004518

0800503c <BSP_SD_GetCardState>:
{
 800503c:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800503e:	4803      	ldr	r0, [pc, #12]	; (800504c <BSP_SD_GetCardState+0x10>)
 8005040:	f7fd ffaa 	bl	8002f98 <HAL_SD_GetCardState>
}
 8005044:	3804      	subs	r0, #4
 8005046:	bf18      	it	ne
 8005048:	2001      	movne	r0, #1
 800504a:	bd08      	pop	{r3, pc}
 800504c:	20004518 	.word	0x20004518

08005050 <BSP_SD_GetCardInfo>:
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8005050:	4601      	mov	r1, r0
 8005052:	4801      	ldr	r0, [pc, #4]	; (8005058 <BSP_SD_GetCardInfo+0x8>)
 8005054:	f7fd bf8e 	b.w	8002f74 <HAL_SD_GetCardInfo>
 8005058:	20004518 	.word	0x20004518

0800505c <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800505c:	4b0a      	ldr	r3, [pc, #40]	; (8005088 <MX_DMA_Init+0x2c>)
{
 800505e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005060:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005062:	f042 0201 	orr.w	r2, r2, #1
 8005066:	649a      	str	r2, [r3, #72]	; 0x48
 8005068:	6c9b      	ldr	r3, [r3, #72]	; 0x48

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800506a:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800506c:	f003 0301 	and.w	r3, r3, #1
 8005070:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005072:	4611      	mov	r1, r2
 8005074:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005076:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005078:	f7fb ffb4 	bl	8000fe4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800507c:	200b      	movs	r0, #11
 800507e:	f7fb ffe5 	bl	800104c <HAL_NVIC_EnableIRQ>

}
 8005082:	b003      	add	sp, #12
 8005084:	f85d fb04 	ldr.w	pc, [sp], #4
 8005088:	40021000 	.word	0x40021000

0800508c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800508c:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800508e:	4903      	ldr	r1, [pc, #12]	; (800509c <MX_FATFS_Init+0x10>)
 8005090:	4803      	ldr	r0, [pc, #12]	; (80050a0 <MX_FATFS_Init+0x14>)
 8005092:	f7ff fef3 	bl	8004e7c <FATFS_LinkDriver>
 8005096:	4b03      	ldr	r3, [pc, #12]	; (80050a4 <MX_FATFS_Init+0x18>)
 8005098:	7018      	strb	r0, [r3, #0]
 800509a:	bd08      	pop	{r3, pc}
 800509c:	20000309 	.word	0x20000309
 80050a0:	08006fc8 	.word	0x08006fc8
 80050a4:	20000308 	.word	0x20000308

080050a8 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 80050a8:	2000      	movs	r0, #0
 80050aa:	4770      	bx	lr

080050ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80050ac:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050ae:	2214      	movs	r2, #20
{
 80050b0:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050b2:	eb0d 0002 	add.w	r0, sp, r2
 80050b6:	2100      	movs	r1, #0
 80050b8:	f001 f998 	bl	80063ec <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80050bc:	4b25      	ldr	r3, [pc, #148]	; (8005154 <MX_GPIO_Init+0xa8>)
 80050be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80050c0:	f042 0204 	orr.w	r2, r2, #4
 80050c4:	64da      	str	r2, [r3, #76]	; 0x4c
 80050c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80050c8:	f002 0204 	and.w	r2, r2, #4
 80050cc:	9200      	str	r2, [sp, #0]
 80050ce:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80050d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80050d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80050d6:	64da      	str	r2, [r3, #76]	; 0x4c
 80050d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80050da:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80050de:	9201      	str	r2, [sp, #4]
 80050e0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80050e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80050e4:	f042 0201 	orr.w	r2, r2, #1
 80050e8:	64da      	str	r2, [r3, #76]	; 0x4c
 80050ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80050ec:	f002 0201 	and.w	r2, r2, #1
 80050f0:	9202      	str	r2, [sp, #8]
 80050f2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80050f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80050f6:	f042 0208 	orr.w	r2, r2, #8
 80050fa:	64da      	str	r2, [r3, #76]	; 0x4c
 80050fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80050fe:	f002 0208 	and.w	r2, r2, #8
 8005102:	9203      	str	r2, [sp, #12]
 8005104:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005106:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005108:	f042 0202 	orr.w	r2, r2, #2
 800510c:	64da      	str	r2, [r3, #76]	; 0x4c
 800510e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005110:	f003 0302 	and.w	r3, r3, #2

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005114:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005116:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005118:	2120      	movs	r1, #32
 800511a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800511e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005120:	f7fc f97e 	bl	8001420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005124:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005128:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 800512a:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800512c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800512e:	4b0a      	ldr	r3, [pc, #40]	; (8005158 <MX_GPIO_Init+0xac>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005130:	480a      	ldr	r0, [pc, #40]	; (800515c <MX_GPIO_Init+0xb0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005132:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005134:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005136:	f7fc f897 	bl	8001268 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800513a:	2320      	movs	r3, #32
 800513c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800513e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005140:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005142:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005146:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005148:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800514a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800514c:	f7fc f88c 	bl	8001268 <HAL_GPIO_Init>

}
 8005150:	b00a      	add	sp, #40	; 0x28
 8005152:	bd10      	pop	{r4, pc}
 8005154:	40021000 	.word	0x40021000
 8005158:	10210000 	.word	0x10210000
 800515c:	48000800 	.word	0x48000800

08005160 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005160:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8005162:	4812      	ldr	r0, [pc, #72]	; (80051ac <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x10808DD3;
 8005164:	4b12      	ldr	r3, [pc, #72]	; (80051b0 <MX_I2C1_Init+0x50>)
 8005166:	4913      	ldr	r1, [pc, #76]	; (80051b4 <MX_I2C1_Init+0x54>)
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005168:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x10808DD3;
 800516a:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 800516e:	2300      	movs	r3, #0
 8005170:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005172:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005174:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005176:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005178:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800517a:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800517c:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800517e:	f7fc fa98 	bl	80016b2 <HAL_I2C_Init>
 8005182:	b108      	cbz	r0, 8005188 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 8005184:	f000 ff2b 	bl	8005fde <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005188:	2100      	movs	r1, #0
 800518a:	4808      	ldr	r0, [pc, #32]	; (80051ac <MX_I2C1_Init+0x4c>)
 800518c:	f7fc fc58 	bl	8001a40 <HAL_I2CEx_ConfigAnalogFilter>
 8005190:	b108      	cbz	r0, 8005196 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 8005192:	f000 ff24 	bl	8005fde <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005196:	2100      	movs	r1, #0
 8005198:	4804      	ldr	r0, [pc, #16]	; (80051ac <MX_I2C1_Init+0x4c>)
 800519a:	f7fc fc77 	bl	8001a8c <HAL_I2CEx_ConfigDigitalFilter>
 800519e:	b118      	cbz	r0, 80051a8 <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 80051a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80051a4:	f000 bf1b 	b.w	8005fde <Error_Handler>
 80051a8:	bd08      	pop	{r3, pc}
 80051aa:	bf00      	nop
 80051ac:	20002374 	.word	0x20002374
 80051b0:	10808dd3 	.word	0x10808dd3
 80051b4:	40005400 	.word	0x40005400

080051b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80051b8:	b510      	push	{r4, lr}
 80051ba:	4604      	mov	r4, r0
 80051bc:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051be:	2214      	movs	r2, #20
 80051c0:	2100      	movs	r1, #0
 80051c2:	a803      	add	r0, sp, #12
 80051c4:	f001 f912 	bl	80063ec <memset>
  if(i2cHandle->Instance==I2C1)
 80051c8:	6822      	ldr	r2, [r4, #0]
 80051ca:	4b13      	ldr	r3, [pc, #76]	; (8005218 <HAL_I2C_MspInit+0x60>)
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d121      	bne.n	8005214 <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051d0:	4c12      	ldr	r4, [pc, #72]	; (800521c <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051d2:	4813      	ldr	r0, [pc, #76]	; (8005220 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051d4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80051d6:	f043 0302 	orr.w	r3, r3, #2
 80051da:	64e3      	str	r3, [r4, #76]	; 0x4c
 80051dc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	9301      	str	r3, [sp, #4]
 80051e4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80051e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80051ea:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80051ec:	2312      	movs	r3, #18
 80051ee:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051f0:	2301      	movs	r3, #1
 80051f2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051f4:	2303      	movs	r3, #3
 80051f6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051f8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80051fa:	2304      	movs	r3, #4
 80051fc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051fe:	f7fc f833 	bl	8001268 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005202:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005204:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005208:	65a3      	str	r3, [r4, #88]	; 0x58
 800520a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800520c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005210:	9302      	str	r3, [sp, #8]
 8005212:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8005214:	b008      	add	sp, #32
 8005216:	bd10      	pop	{r4, pc}
 8005218:	40005400 	.word	0x40005400
 800521c:	40021000 	.word	0x40021000
 8005220:	48000400 	.word	0x48000400

08005224 <TEMP_HUM_init>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void TEMP_HUM_init(void)
{
 8005224:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG1_TEMP[0], 1, CTRL_REG1_TEMP, 1, I2C_TIMEOUT);
 8005226:	4b08      	ldr	r3, [pc, #32]	; (8005248 <TEMP_HUM_init+0x24>)
 8005228:	4908      	ldr	r1, [pc, #32]	; (800524c <TEMP_HUM_init+0x28>)
 800522a:	781a      	ldrb	r2, [r3, #0]
 800522c:	4808      	ldr	r0, [pc, #32]	; (8005250 <TEMP_HUM_init+0x2c>)
 800522e:	9100      	str	r1, [sp, #0]
 8005230:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005234:	9302      	str	r3, [sp, #8]
 8005236:	2301      	movs	r3, #1
 8005238:	9301      	str	r3, [sp, #4]
 800523a:	21be      	movs	r1, #190	; 0xbe
 800523c:	f7fc fa8a 	bl	8001754 <HAL_I2C_Mem_Write>
}
 8005240:	b005      	add	sp, #20
 8005242:	f85d fb04 	ldr.w	pc, [sp], #4
 8005246:	bf00      	nop
 8005248:	20000007 	.word	0x20000007
 800524c:	20000002 	.word	0x20000002
 8005250:	20002374 	.word	0x20002374

08005254 <PRES_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void PRES_init(void)
{
 8005254:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG1_PRES[0], 1, CTRL_REG1_PRES, 1, I2C_TIMEOUT);
 8005256:	4b15      	ldr	r3, [pc, #84]	; (80052ac <PRES_init+0x58>)
 8005258:	4d15      	ldr	r5, [pc, #84]	; (80052b0 <PRES_init+0x5c>)
 800525a:	781a      	ldrb	r2, [r3, #0]
 800525c:	4b15      	ldr	r3, [pc, #84]	; (80052b4 <PRES_init+0x60>)
 800525e:	9300      	str	r3, [sp, #0]
 8005260:	2401      	movs	r4, #1
 8005262:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8005266:	4623      	mov	r3, r4
 8005268:	9602      	str	r6, [sp, #8]
 800526a:	9401      	str	r4, [sp, #4]
 800526c:	21ba      	movs	r1, #186	; 0xba
 800526e:	4628      	mov	r0, r5
 8005270:	f7fc fa70 	bl	8001754 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG2_PRES[0], 1, CTRL_REG2_PRES, 1, I2C_TIMEOUT);
 8005274:	4b10      	ldr	r3, [pc, #64]	; (80052b8 <PRES_init+0x64>)
 8005276:	781a      	ldrb	r2, [r3, #0]
 8005278:	4b10      	ldr	r3, [pc, #64]	; (80052bc <PRES_init+0x68>)
 800527a:	9300      	str	r3, [sp, #0]
 800527c:	9602      	str	r6, [sp, #8]
 800527e:	4623      	mov	r3, r4
 8005280:	9401      	str	r4, [sp, #4]
 8005282:	21ba      	movs	r1, #186	; 0xba
 8005284:	4628      	mov	r0, r5
 8005286:	f7fc fa65 	bl	8001754 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_INTERRUPT_CFG[0], 1, INTERRUPT_CFG, 1, I2C_TIMEOUT);
 800528a:	4b0d      	ldr	r3, [pc, #52]	; (80052c0 <PRES_init+0x6c>)
 800528c:	781a      	ldrb	r2, [r3, #0]
 800528e:	4b0d      	ldr	r3, [pc, #52]	; (80052c4 <PRES_init+0x70>)
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	9602      	str	r6, [sp, #8]
 8005294:	9401      	str	r4, [sp, #4]
 8005296:	4623      	mov	r3, r4
 8005298:	21ba      	movs	r1, #186	; 0xba
 800529a:	4628      	mov	r0, r5
 800529c:	f7fc fa5a 	bl	8001754 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 80052a0:	200a      	movs	r0, #10
}
 80052a2:	b004      	add	sp, #16
 80052a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(10);
 80052a8:	f7fb b9ae 	b.w	8000608 <HAL_Delay>
 80052ac:	20000006 	.word	0x20000006
 80052b0:	20002374 	.word	0x20002374
 80052b4:	20000001 	.word	0x20000001
 80052b8:	20000008 	.word	0x20000008
 80052bc:	20000003 	.word	0x20000003
 80052c0:	20000011 	.word	0x20000011
 80052c4:	20000004 	.word	0x20000004

080052c8 <MAGN_init>:


void MAGN_init(void)
{
 80052c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&hi2c1,0x3C, addr_CFG_REG_A_M[0], 1, CFG_REG_A_M, 1, I2C_TIMEOUT);
 80052ca:	4b08      	ldr	r3, [pc, #32]	; (80052ec <MAGN_init+0x24>)
 80052cc:	4908      	ldr	r1, [pc, #32]	; (80052f0 <MAGN_init+0x28>)
 80052ce:	781a      	ldrb	r2, [r3, #0]
 80052d0:	4808      	ldr	r0, [pc, #32]	; (80052f4 <MAGN_init+0x2c>)
 80052d2:	9100      	str	r1, [sp, #0]
 80052d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052d8:	9302      	str	r3, [sp, #8]
 80052da:	2301      	movs	r3, #1
 80052dc:	9301      	str	r3, [sp, #4]
 80052de:	213c      	movs	r1, #60	; 0x3c
 80052e0:	f7fc fa38 	bl	8001754 <HAL_I2C_Mem_Write>
}
 80052e4:	b005      	add	sp, #20
 80052e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80052ea:	bf00      	nop
 80052ec:	20000005 	.word	0x20000005
 80052f0:	20000000 	.word	0x20000000
 80052f4:	20002374 	.word	0x20002374

080052f8 <DMA_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void DMA_init()
{
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)aADCxConvertedValues, ADCCONVERTEDVALUES_BUFFER_SIZE) != HAL_OK)
 80052f8:	2202      	movs	r2, #2
 80052fa:	4902      	ldr	r1, [pc, #8]	; (8005304 <DMA_init+0xc>)
 80052fc:	4802      	ldr	r0, [pc, #8]	; (8005308 <DMA_init+0x10>)
 80052fe:	f7fb bd61 	b.w	8000dc4 <HAL_ADC_Start_DMA>
 8005302:	bf00      	nop
 8005304:	200044d6 	.word	0x200044d6
 8005308:	2000025c 	.word	0x2000025c

0800530c <get_TEMP>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_TEMP(void)
{
 800530c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8005310:	4b74      	ldr	r3, [pc, #464]	; (80054e4 <get_TEMP+0x1d8>)
 8005312:	4875      	ldr	r0, [pc, #468]	; (80054e8 <get_TEMP+0x1dc>)
 8005314:	781a      	ldrb	r2, [r3, #0]
 8005316:	4b75      	ldr	r3, [pc, #468]	; (80054ec <get_TEMP+0x1e0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8005318:	4e75      	ldr	r6, [pc, #468]	; (80054f0 <get_TEMP+0x1e4>)
 800531a:	4f76      	ldr	r7, [pc, #472]	; (80054f4 <get_TEMP+0x1e8>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 800531c:	f8df a230 	ldr.w	sl, [pc, #560]	; 8005550 <get_TEMP+0x244>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 8005320:	f8df 9230 	ldr.w	r9, [pc, #560]	; 8005554 <get_TEMP+0x248>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8005324:	f8df 8230 	ldr.w	r8, [pc, #560]	; 8005558 <get_TEMP+0x24c>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8005328:	f8df b230 	ldr.w	fp, [pc, #560]	; 800555c <get_TEMP+0x250>
{
 800532c:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 800532e:	2401      	movs	r4, #1
 8005330:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8005334:	9502      	str	r5, [sp, #8]
 8005336:	9401      	str	r4, [sp, #4]
 8005338:	9300      	str	r3, [sp, #0]
 800533a:	21bf      	movs	r1, #191	; 0xbf
 800533c:	4623      	mov	r3, r4
 800533e:	f7fc fac1 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
 8005342:	4b6d      	ldr	r3, [pc, #436]	; (80054f8 <get_TEMP+0x1ec>)
 8005344:	4868      	ldr	r0, [pc, #416]	; (80054e8 <get_TEMP+0x1dc>)
 8005346:	781a      	ldrb	r2, [r3, #0]
 8005348:	4b6c      	ldr	r3, [pc, #432]	; (80054fc <get_TEMP+0x1f0>)
 800534a:	9502      	str	r5, [sp, #8]
 800534c:	9401      	str	r4, [sp, #4]
 800534e:	9300      	str	r3, [sp, #0]
 8005350:	21bf      	movs	r1, #191	; 0xbf
 8005352:	4623      	mov	r3, r4
 8005354:	f7fc fab6 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
 8005358:	4b69      	ldr	r3, [pc, #420]	; (8005500 <get_TEMP+0x1f4>)
 800535a:	4863      	ldr	r0, [pc, #396]	; (80054e8 <get_TEMP+0x1dc>)
 800535c:	781a      	ldrb	r2, [r3, #0]
 800535e:	4b69      	ldr	r3, [pc, #420]	; (8005504 <get_TEMP+0x1f8>)
 8005360:	9502      	str	r5, [sp, #8]
 8005362:	9401      	str	r4, [sp, #4]
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	21bf      	movs	r1, #191	; 0xbf
 8005368:	4623      	mov	r3, r4
 800536a:	f7fc faab 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 800536e:	7832      	ldrb	r2, [r6, #0]
 8005370:	485d      	ldr	r0, [pc, #372]	; (80054e8 <get_TEMP+0x1dc>)
 8005372:	9502      	str	r5, [sp, #8]
 8005374:	9401      	str	r4, [sp, #4]
 8005376:	9700      	str	r7, [sp, #0]
 8005378:	4623      	mov	r3, r4
 800537a:	21bf      	movs	r1, #191	; 0xbf
 800537c:	f7fc faa2 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8005380:	7832      	ldrb	r2, [r6, #0]
 8005382:	4859      	ldr	r0, [pc, #356]	; (80054e8 <get_TEMP+0x1dc>)
 8005384:	9502      	str	r5, [sp, #8]
 8005386:	9401      	str	r4, [sp, #4]
 8005388:	9700      	str	r7, [sp, #0]
 800538a:	4623      	mov	r3, r4
 800538c:	21bf      	movs	r1, #191	; 0xbf
 800538e:	f7fc fa99 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8005392:	4b5d      	ldr	r3, [pc, #372]	; (8005508 <get_TEMP+0x1fc>)
 8005394:	4854      	ldr	r0, [pc, #336]	; (80054e8 <get_TEMP+0x1dc>)
 8005396:	781a      	ldrb	r2, [r3, #0]
 8005398:	9502      	str	r5, [sp, #8]
 800539a:	9401      	str	r4, [sp, #4]
 800539c:	4623      	mov	r3, r4
 800539e:	f8cd a000 	str.w	sl, [sp]
 80053a2:	21bf      	movs	r1, #191	; 0xbf
 80053a4:	f7fc fa8e 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 80053a8:	4b58      	ldr	r3, [pc, #352]	; (800550c <get_TEMP+0x200>)
 80053aa:	484f      	ldr	r0, [pc, #316]	; (80054e8 <get_TEMP+0x1dc>)
 80053ac:	781a      	ldrb	r2, [r3, #0]
 80053ae:	9502      	str	r5, [sp, #8]
 80053b0:	9401      	str	r4, [sp, #4]
 80053b2:	4623      	mov	r3, r4
 80053b4:	f8cd 9000 	str.w	r9, [sp]
 80053b8:	21bf      	movs	r1, #191	; 0xbf
 80053ba:	f7fc fa83 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 80053be:	4b54      	ldr	r3, [pc, #336]	; (8005510 <get_TEMP+0x204>)
 80053c0:	4849      	ldr	r0, [pc, #292]	; (80054e8 <get_TEMP+0x1dc>)
 80053c2:	781a      	ldrb	r2, [r3, #0]
 80053c4:	4b53      	ldr	r3, [pc, #332]	; (8005514 <get_TEMP+0x208>)
 80053c6:	9502      	str	r5, [sp, #8]
 80053c8:	9401      	str	r4, [sp, #4]
 80053ca:	9300      	str	r3, [sp, #0]
 80053cc:	21bf      	movs	r1, #191	; 0xbf
 80053ce:	4623      	mov	r3, r4
 80053d0:	f7fc fa78 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 80053d4:	4b50      	ldr	r3, [pc, #320]	; (8005518 <get_TEMP+0x20c>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 80053d6:	4e51      	ldr	r6, [pc, #324]	; (800551c <get_TEMP+0x210>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 80053d8:	781a      	ldrb	r2, [r3, #0]
 80053da:	4843      	ldr	r0, [pc, #268]	; (80054e8 <get_TEMP+0x1dc>)
 80053dc:	9502      	str	r5, [sp, #8]
 80053de:	9401      	str	r4, [sp, #4]
 80053e0:	4623      	mov	r3, r4
 80053e2:	f8cd 8000 	str.w	r8, [sp]
 80053e6:	21bf      	movs	r1, #191	; 0xbf
 80053e8:	f7fc fa6c 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 80053ec:	9600      	str	r6, [sp, #0]
 80053ee:	f89b 2000 	ldrb.w	r2, [fp]
 80053f2:	9502      	str	r5, [sp, #8]
 80053f4:	9401      	str	r4, [sp, #4]
 80053f6:	4623      	mov	r3, r4
 80053f8:	21bf      	movs	r1, #191	; 0xbf
 80053fa:	483b      	ldr	r0, [pc, #236]	; (80054e8 <get_TEMP+0x1dc>)
 80053fc:	f7fc fa62 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8005400:	9600      	str	r6, [sp, #0]
 8005402:	f89b 2000 	ldrb.w	r2, [fp]
 8005406:	9502      	str	r5, [sp, #8]
 8005408:	9401      	str	r4, [sp, #4]
 800540a:	4623      	mov	r3, r4
 800540c:	21bf      	movs	r1, #191	; 0xbf
 800540e:	4836      	ldr	r0, [pc, #216]	; (80054e8 <get_TEMP+0x1dc>)
 8005410:	4d36      	ldr	r5, [pc, #216]	; (80054ec <get_TEMP+0x1e0>)
 8005412:	f7fc fa57 	bl	80018c4 <HAL_I2C_Mem_Read>

	//CONCATENATION
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 8005416:	783b      	ldrb	r3, [r7, #0]
 8005418:	f89a 0000 	ldrb.w	r0, [sl]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 800541c:	4a3d      	ldr	r2, [pc, #244]	; (8005514 <get_TEMP+0x208>)
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 800541e:	7831      	ldrb	r1, [r6, #0]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8005420:	7814      	ldrb	r4, [r2, #0]
 8005422:	4a38      	ldr	r2, [pc, #224]	; (8005504 <get_TEMP+0x1f8>)
	T_OUT[0]	= est_negatif(T_OUT[0]);

	//CALCUL DES T0_degC ET T1_degC FINALES
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 8005424:	782d      	ldrb	r5, [r5, #0]
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 8005426:	7812      	ldrb	r2, [r2, #0]
 8005428:	4f34      	ldr	r7, [pc, #208]	; (80054fc <get_TEMP+0x1f0>)
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 800542a:	eb00 2003 	add.w	r0, r0, r3, lsl #8
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 800542e:	f899 3000 	ldrb.w	r3, [r9]
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 8005432:	b280      	uxth	r0, r0
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8005434:	eb04 2403 	add.w	r4, r4, r3, lsl #8
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 8005438:	f898 3000 	ldrb.w	r3, [r8]
	if (valeur>=0x8000){
 800543c:	f410 4f00 	tst.w	r0, #32768	; 0x8000
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8005440:	b2a4      	uxth	r4, r4
		valeur=~valeur+1;
 8005442:	bf18      	it	ne
 8005444:	4240      	negne	r0, r0
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 8005446:	eb01 2103 	add.w	r1, r1, r3, lsl #8
	T0_OUT[0] 	= est_negatif(T0_OUT[0]);
 800544a:	4b35      	ldr	r3, [pc, #212]	; (8005520 <get_TEMP+0x214>)
		valeur=~valeur+1;
 800544c:	bf18      	it	ne
 800544e:	b280      	uxthne	r0, r0
	if (valeur>=0x8000){
 8005450:	0426      	lsls	r6, r4, #16
	T0_OUT[0] 	= est_negatif(T0_OUT[0]);
 8005452:	8018      	strh	r0, [r3, #0]
		valeur=~valeur+1;
 8005454:	bf48      	it	mi
 8005456:	4264      	negmi	r4, r4
	T1_OUT[0]	= est_negatif(T1_OUT[0]);
 8005458:	4b32      	ldr	r3, [pc, #200]	; (8005524 <get_TEMP+0x218>)
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 800545a:	4e33      	ldr	r6, [pc, #204]	; (8005528 <get_TEMP+0x21c>)
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 800545c:	b289      	uxth	r1, r1
		valeur=~valeur+1;
 800545e:	bf48      	it	mi
 8005460:	b2a4      	uxthmi	r4, r4
	T1_OUT[0]	= est_negatif(T1_OUT[0]);
 8005462:	801c      	strh	r4, [r3, #0]
	if (valeur>=0x8000){
 8005464:	040b      	lsls	r3, r1, #16
		valeur=~valeur+1;
 8005466:	bf48      	it	mi
 8005468:	4249      	negmi	r1, r1
	T_OUT[0]	= est_negatif(T_OUT[0]);
 800546a:	4b30      	ldr	r3, [pc, #192]	; (800552c <get_TEMP+0x220>)
		valeur=~valeur+1;
 800546c:	bf48      	it	mi
 800546e:	b289      	uxthmi	r1, r1
	T_OUT[0]	= est_negatif(T_OUT[0]);
 8005470:	8019      	strh	r1, [r3, #0]
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 8005472:	f002 0303 	and.w	r3, r2, #3
 8005476:	7033      	strb	r3, [r6, #0]
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 8005478:	f3c2 0681 	ubfx	r6, r2, #2, #2
 800547c:	4a2c      	ldr	r2, [pc, #176]	; (8005530 <get_TEMP+0x224>)
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 800547e:	eb05 2503 	add.w	r5, r5, r3, lsl #8
 8005482:	4b2c      	ldr	r3, [pc, #176]	; (8005534 <get_TEMP+0x228>)
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 8005484:	7016      	strb	r6, [r2, #0]
	T1_degC[0] 		= (T1_msb[0]<<8) + T1_degC_x8[0];
 8005486:	783a      	ldrb	r2, [r7, #0]
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 8005488:	801d      	strh	r5, [r3, #0]
	T1_degC[0] 		= (T1_msb[0]<<8) + T1_degC_x8[0];
 800548a:	4b2b      	ldr	r3, [pc, #172]	; (8005538 <get_TEMP+0x22c>)
 800548c:	eb02 2206 	add.w	r2, r2, r6, lsl #8
 8005490:	801a      	strh	r2, [r3, #0]
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 8005492:	4b2a      	ldr	r3, [pc, #168]	; (800553c <get_TEMP+0x230>)
 8005494:	08ed      	lsrs	r5, r5, #3
	T1_degC_DIV8[0]	= T1_degC[0]>>3;

	//CALCUL DE LA TEMPERATURE
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8005496:	1a09      	subs	r1, r1, r0
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 8005498:	801d      	strh	r5, [r3, #0]
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 800549a:	b209      	sxth	r1, r1
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 800549c:	4b28      	ldr	r3, [pc, #160]	; (8005540 <get_TEMP+0x234>)
 800549e:	08d2      	lsrs	r2, r2, #3
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80054a0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 80054a4:	801a      	strh	r2, [r3, #0]
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80054a6:	0049      	lsls	r1, r1, #1
 80054a8:	1b53      	subs	r3, r2, r5
 80054aa:	1a20      	subs	r0, r4, r0
 80054ac:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80054b0:	434b      	muls	r3, r1
 80054b2:	b200      	sxth	r0, r0
 80054b4:	4a23      	ldr	r2, [pc, #140]	; (8005544 <get_TEMP+0x238>)
 80054b6:	fb93 f3f0 	sdiv	r3, r3, r0

	temp16u[0] = temp16[0]/10;
 80054ba:	4923      	ldr	r1, [pc, #140]	; (8005548 <get_TEMP+0x23c>)
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80054bc:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 80054c0:	b29b      	uxth	r3, r3
 80054c2:	8013      	strh	r3, [r2, #0]
	temp16u[0] = temp16[0]/10;
 80054c4:	220a      	movs	r2, #10
 80054c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80054ca:	800a      	strh	r2, [r1, #0]
	temp16d[0] = temp16[0] - temp16u[0]*10;
 80054cc:	ebc2 3142 	rsb	r1, r2, r2, lsl #13
 80054d0:	ebc2 0281 	rsb	r2, r2, r1, lsl #2
 80054d4:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 80054d8:	4a1c      	ldr	r2, [pc, #112]	; (800554c <get_TEMP+0x240>)
 80054da:	8013      	strh	r3, [r2, #0]

}
 80054dc:	b005      	add	sp, #20
 80054de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054e2:	bf00      	nop
 80054e4:	20000021 	.word	0x20000021
 80054e8:	20002374 	.word	0x20002374
 80054ec:	2000446d 	.word	0x2000446d
 80054f0:	2000001e 	.word	0x2000001e
 80054f4:	20004472 	.word	0x20004472
 80054f8:	20000024 	.word	0x20000024
 80054fc:	2000446c 	.word	0x2000446c
 8005500:	20000020 	.word	0x20000020
 8005504:	2000448e 	.word	0x2000448e
 8005508:	2000001f 	.word	0x2000001f
 800550c:	20000022 	.word	0x20000022
 8005510:	20000023 	.word	0x20000023
 8005514:	20004454 	.word	0x20004454
 8005518:	20000025 	.word	0x20000025
 800551c:	200023ca 	.word	0x200023ca
 8005520:	2000448a 	.word	0x2000448a
 8005524:	2000449e 	.word	0x2000449e
 8005528:	20004492 	.word	0x20004492
 800552c:	200044dc 	.word	0x200044dc
 8005530:	200023c4 	.word	0x200023c4
 8005534:	20004456 	.word	0x20004456
 8005538:	20004474 	.word	0x20004474
 800553c:	200044d4 	.word	0x200044d4
 8005540:	200023d4 	.word	0x200023d4
 8005544:	20004490 	.word	0x20004490
 8005548:	200023c0 	.word	0x200023c0
 800554c:	200044bc 	.word	0x200044bc
 8005550:	200023c6 	.word	0x200023c6
 8005554:	200023ce 	.word	0x200023ce
 8005558:	2000449c 	.word	0x2000449c
 800555c:	20000026 	.word	0x20000026

08005560 <get_HUM>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_HUM(void)
{
 8005560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 8005564:	4b4a      	ldr	r3, [pc, #296]	; (8005690 <get_HUM+0x130>)
 8005566:	4d4b      	ldr	r5, [pc, #300]	; (8005694 <get_HUM+0x134>)
 8005568:	f8df 8170 	ldr.w	r8, [pc, #368]	; 80056dc <get_HUM+0x17c>
 800556c:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 800556e:	4f4a      	ldr	r7, [pc, #296]	; (8005698 <get_HUM+0x138>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 8005570:	f8df b16c 	ldr.w	fp, [pc, #364]	; 80056e0 <get_HUM+0x180>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 8005574:	f8df a16c 	ldr.w	sl, [pc, #364]	; 80056e4 <get_HUM+0x184>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8005578:	f8df 916c 	ldr.w	r9, [pc, #364]	; 80056e8 <get_HUM+0x188>
{
 800557c:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 800557e:	2401      	movs	r4, #1
 8005580:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8005584:	9602      	str	r6, [sp, #8]
 8005586:	9401      	str	r4, [sp, #4]
 8005588:	4623      	mov	r3, r4
 800558a:	f8cd 8000 	str.w	r8, [sp]
 800558e:	21bf      	movs	r1, #191	; 0xbf
 8005590:	4628      	mov	r0, r5
 8005592:	f7fc f997 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
 8005596:	4b41      	ldr	r3, [pc, #260]	; (800569c <get_HUM+0x13c>)
 8005598:	781a      	ldrb	r2, [r3, #0]
 800559a:	4b41      	ldr	r3, [pc, #260]	; (80056a0 <get_HUM+0x140>)
 800559c:	9602      	str	r6, [sp, #8]
 800559e:	9401      	str	r4, [sp, #4]
 80055a0:	9300      	str	r3, [sp, #0]
 80055a2:	21bf      	movs	r1, #191	; 0xbf
 80055a4:	4623      	mov	r3, r4
 80055a6:	4628      	mov	r0, r5
 80055a8:	f7fc f98c 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 80055ac:	4b3d      	ldr	r3, [pc, #244]	; (80056a4 <get_HUM+0x144>)
 80055ae:	21bf      	movs	r1, #191	; 0xbf
 80055b0:	781a      	ldrb	r2, [r3, #0]
 80055b2:	9602      	str	r6, [sp, #8]
 80055b4:	9401      	str	r4, [sp, #4]
 80055b6:	4623      	mov	r3, r4
 80055b8:	9700      	str	r7, [sp, #0]
 80055ba:	4628      	mov	r0, r5
 80055bc:	f7fc f982 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 80055c0:	4b39      	ldr	r3, [pc, #228]	; (80056a8 <get_HUM+0x148>)
 80055c2:	21bf      	movs	r1, #191	; 0xbf
 80055c4:	781a      	ldrb	r2, [r3, #0]
 80055c6:	9602      	str	r6, [sp, #8]
 80055c8:	9401      	str	r4, [sp, #4]
 80055ca:	4623      	mov	r3, r4
 80055cc:	9700      	str	r7, [sp, #0]
 80055ce:	4628      	mov	r0, r5
 80055d0:	f7fc f978 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 80055d4:	4b35      	ldr	r3, [pc, #212]	; (80056ac <get_HUM+0x14c>)
 80055d6:	21bf      	movs	r1, #191	; 0xbf
 80055d8:	781a      	ldrb	r2, [r3, #0]
 80055da:	9602      	str	r6, [sp, #8]
 80055dc:	9401      	str	r4, [sp, #4]
 80055de:	4623      	mov	r3, r4
 80055e0:	f8cd b000 	str.w	fp, [sp]
 80055e4:	4628      	mov	r0, r5
 80055e6:	f7fc f96d 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 80055ea:	4b31      	ldr	r3, [pc, #196]	; (80056b0 <get_HUM+0x150>)
 80055ec:	21bf      	movs	r1, #191	; 0xbf
 80055ee:	781a      	ldrb	r2, [r3, #0]
 80055f0:	9602      	str	r6, [sp, #8]
 80055f2:	9401      	str	r4, [sp, #4]
 80055f4:	4623      	mov	r3, r4
 80055f6:	f8cd a000 	str.w	sl, [sp]
 80055fa:	4628      	mov	r0, r5
 80055fc:	f7fc f962 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8005600:	4b2c      	ldr	r3, [pc, #176]	; (80056b4 <get_HUM+0x154>)
 8005602:	21bf      	movs	r1, #191	; 0xbf
 8005604:	781a      	ldrb	r2, [r3, #0]
 8005606:	9602      	str	r6, [sp, #8]
 8005608:	9401      	str	r4, [sp, #4]
 800560a:	4623      	mov	r3, r4
 800560c:	f8cd 9000 	str.w	r9, [sp]
 8005610:	4628      	mov	r0, r5
 8005612:	f7fc f957 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_L[0], 1, H1_T0_OUT_L, 1, I2C_TIMEOUT);
 8005616:	4b28      	ldr	r3, [pc, #160]	; (80056b8 <get_HUM+0x158>)
 8005618:	781a      	ldrb	r2, [r3, #0]
 800561a:	9602      	str	r6, [sp, #8]
 800561c:	4e27      	ldr	r6, [pc, #156]	; (80056bc <get_HUM+0x15c>)
 800561e:	9401      	str	r4, [sp, #4]
 8005620:	4623      	mov	r3, r4
 8005622:	9600      	str	r6, [sp, #0]
 8005624:	21bf      	movs	r1, #191	; 0xbf
 8005626:	4628      	mov	r0, r5
 8005628:	f7fc f94c 	bl	80018c4 <HAL_I2C_Mem_Read>

	H0_rH[0]	= H0_rH_x2[0]>>1;
 800562c:	7838      	ldrb	r0, [r7, #0]
 800562e:	4b24      	ldr	r3, [pc, #144]	; (80056c0 <get_HUM+0x160>)
	H1_rH[0]	= H1_rH_x2[0]>>1;
 8005630:	4a24      	ldr	r2, [pc, #144]	; (80056c4 <get_HUM+0x164>)

	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 8005632:	f899 1000 	ldrb.w	r1, [r9]
	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 8005636:	f898 5000 	ldrb.w	r5, [r8]
	H0_rH[0]	= H0_rH_x2[0]>>1;
 800563a:	40e0      	lsrs	r0, r4
 800563c:	8018      	strh	r0, [r3, #0]
	H1_rH[0]	= H1_rH_x2[0]>>1;
 800563e:	4b22      	ldr	r3, [pc, #136]	; (80056c8 <get_HUM+0x168>)
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	40e3      	lsrs	r3, r4
 8005644:	8013      	strh	r3, [r2, #0]
	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
 8005646:	f89b 4000 	ldrb.w	r4, [fp]
 800564a:	f89a 2000 	ldrb.w	r2, [sl]
 800564e:	eb02 2204 	add.w	r2, r2, r4, lsl #8
 8005652:	b294      	uxth	r4, r2
 8005654:	4a1d      	ldr	r2, [pc, #116]	; (80056cc <get_HUM+0x16c>)
 8005656:	8014      	strh	r4, [r2, #0]
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 8005658:	7832      	ldrb	r2, [r6, #0]
 800565a:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 800565e:	491c      	ldr	r1, [pc, #112]	; (80056d0 <get_HUM+0x170>)
 8005660:	b292      	uxth	r2, r2
 8005662:	800a      	strh	r2, [r1, #0]
	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 8005664:	490e      	ldr	r1, [pc, #56]	; (80056a0 <get_HUM+0x140>)
 8005666:	7809      	ldrb	r1, [r1, #0]
 8005668:	eb01 2105 	add.w	r1, r1, r5, lsl #8
 800566c:	4d19      	ldr	r5, [pc, #100]	; (80056d4 <get_HUM+0x174>)
 800566e:	b289      	uxth	r1, r1
 8005670:	8029      	strh	r1, [r5, #0]

	//CALCUL DE L'HUMIDITE
	hum16[0] = ((int16_t)(H1_rH[0]-H0_rH[0]))*((int16_t)(H_OUT[0]-H0[0]))/((int16_t)(H1[0]-H0[0]))+(int16_t)(H0_rH[0]);
 8005672:	1a1b      	subs	r3, r3, r0
 8005674:	1b09      	subs	r1, r1, r4
 8005676:	1b12      	subs	r2, r2, r4
 8005678:	fb13 f301 	smulbb	r3, r3, r1
 800567c:	b212      	sxth	r2, r2
 800567e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005682:	4a15      	ldr	r2, [pc, #84]	; (80056d8 <get_HUM+0x178>)
 8005684:	4403      	add	r3, r0
 8005686:	8013      	strh	r3, [r2, #0]
}
 8005688:	b005      	add	sp, #20
 800568a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800568e:	bf00      	nop
 8005690:	2000000f 	.word	0x2000000f
 8005694:	20002374 	.word	0x20002374
 8005698:	200044da 	.word	0x200044da
 800569c:	20000010 	.word	0x20000010
 80056a0:	200044fd 	.word	0x200044fd
 80056a4:	2000000b 	.word	0x2000000b
 80056a8:	2000000e 	.word	0x2000000e
 80056ac:	20000009 	.word	0x20000009
 80056b0:	2000000a 	.word	0x2000000a
 80056b4:	2000000c 	.word	0x2000000c
 80056b8:	2000000d 	.word	0x2000000d
 80056bc:	200023c5 	.word	0x200023c5
 80056c0:	2000443c 	.word	0x2000443c
 80056c4:	200023c8 	.word	0x200023c8
 80056c8:	200044a0 	.word	0x200044a0
 80056cc:	20004498 	.word	0x20004498
 80056d0:	2000450e 	.word	0x2000450e
 80056d4:	200023d0 	.word	0x200023d0
 80056d8:	200044de 	.word	0x200044de
 80056dc:	200044a1 	.word	0x200044a1
 80056e0:	200044d2 	.word	0x200044d2
 80056e4:	200023d2 	.word	0x200023d2
 80056e8:	200023cf 	.word	0x200023cf

080056ec <get_PRES>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_PRES(void)
{
 80056ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 80056f0:	4b37      	ldr	r3, [pc, #220]	; (80057d0 <get_PRES+0xe4>)
 80056f2:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8005800 <get_PRES+0x114>
 80056f6:	4d37      	ldr	r5, [pc, #220]	; (80057d4 <get_PRES+0xe8>)
 80056f8:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 80056fa:	4e37      	ldr	r6, [pc, #220]	; (80057d8 <get_PRES+0xec>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 80056fc:	4f37      	ldr	r7, [pc, #220]	; (80057dc <get_PRES+0xf0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 80056fe:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8005804 <get_PRES+0x118>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 8005702:	f8df b104 	ldr.w	fp, [pc, #260]	; 8005808 <get_PRES+0x11c>
{
 8005706:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8005708:	2401      	movs	r4, #1
 800570a:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 800570e:	f8cd a008 	str.w	sl, [sp, #8]
 8005712:	4623      	mov	r3, r4
 8005714:	9401      	str	r4, [sp, #4]
 8005716:	9500      	str	r5, [sp, #0]
 8005718:	21bb      	movs	r1, #187	; 0xbb
 800571a:	4648      	mov	r0, r9
 800571c:	f7fc f8d2 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 8005720:	4b2f      	ldr	r3, [pc, #188]	; (80057e0 <get_PRES+0xf4>)
 8005722:	21bb      	movs	r1, #187	; 0xbb
 8005724:	781a      	ldrb	r2, [r3, #0]
 8005726:	f8cd a008 	str.w	sl, [sp, #8]
 800572a:	4623      	mov	r3, r4
 800572c:	9401      	str	r4, [sp, #4]
 800572e:	9600      	str	r6, [sp, #0]
 8005730:	4648      	mov	r0, r9
 8005732:	f7fc f8c7 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 8005736:	4b2b      	ldr	r3, [pc, #172]	; (80057e4 <get_PRES+0xf8>)
 8005738:	21bb      	movs	r1, #187	; 0xbb
 800573a:	781a      	ldrb	r2, [r3, #0]
 800573c:	f8cd a008 	str.w	sl, [sp, #8]
 8005740:	4623      	mov	r3, r4
 8005742:	9401      	str	r4, [sp, #4]
 8005744:	9700      	str	r7, [sp, #0]
 8005746:	4648      	mov	r0, r9
 8005748:	f7fc f8bc 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 800574c:	4b26      	ldr	r3, [pc, #152]	; (80057e8 <get_PRES+0xfc>)
 800574e:	21bb      	movs	r1, #187	; 0xbb
 8005750:	781a      	ldrb	r2, [r3, #0]
 8005752:	f8cd a008 	str.w	sl, [sp, #8]
 8005756:	4623      	mov	r3, r4
 8005758:	9401      	str	r4, [sp, #4]
 800575a:	f8cd 8000 	str.w	r8, [sp]
 800575e:	4648      	mov	r0, r9
 8005760:	f7fc f8b0 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 8005764:	4b21      	ldr	r3, [pc, #132]	; (80057ec <get_PRES+0x100>)
 8005766:	21bb      	movs	r1, #187	; 0xbb
 8005768:	781a      	ldrb	r2, [r3, #0]
 800576a:	f8cd a008 	str.w	sl, [sp, #8]
 800576e:	4623      	mov	r3, r4
 8005770:	9401      	str	r4, [sp, #4]
 8005772:	f8cd b000 	str.w	fp, [sp]
 8005776:	4648      	mov	r0, r9
 8005778:	f7fc f8a4 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_H[0], 1, PRES_OUT_H, 1, I2C_TIMEOUT);
 800577c:	4b1c      	ldr	r3, [pc, #112]	; (80057f0 <get_PRES+0x104>)
 800577e:	781a      	ldrb	r2, [r3, #0]
 8005780:	f8cd a008 	str.w	sl, [sp, #8]
 8005784:	f8df a084 	ldr.w	sl, [pc, #132]	; 800580c <get_PRES+0x120>
 8005788:	9401      	str	r4, [sp, #4]
 800578a:	4623      	mov	r3, r4
 800578c:	f8cd a000 	str.w	sl, [sp]
 8005790:	21bb      	movs	r1, #187	; 0xbb
 8005792:	4648      	mov	r0, r9
 8005794:	f7fc f896 	bl	80018c4 <HAL_I2C_Mem_Read>

	//CONCATENATION

	PRES_x4096[0]	= (PRES_OUT_H[0]<<16) + (PRES_OUT_L[0]<<8) + PRES_OUT_XL[0];
 8005798:	f89b 3000 	ldrb.w	r3, [fp]
 800579c:	f89a 2000 	ldrb.w	r2, [sl]
 80057a0:	021b      	lsls	r3, r3, #8
 80057a2:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 80057a6:	f898 2000 	ldrb.w	r2, [r8]
 80057aa:	4413      	add	r3, r2
 80057ac:	4a11      	ldr	r2, [pc, #68]	; (80057f4 <get_PRES+0x108>)
 80057ae:	6013      	str	r3, [r2, #0]
	REF_P_x4096[0]	= (REF_P_H[0]<<16) + (REF_P_L[0]<<8) + REF_P_XL[0];
 80057b0:	7833      	ldrb	r3, [r6, #0]
 80057b2:	783a      	ldrb	r2, [r7, #0]
 80057b4:	021b      	lsls	r3, r3, #8
 80057b6:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 80057ba:	782a      	ldrb	r2, [r5, #0]
 80057bc:	4413      	add	r3, r2
 80057be:	4a0e      	ldr	r2, [pc, #56]	; (80057f8 <get_PRES+0x10c>)
 80057c0:	6013      	str	r3, [r2, #0]

	//CALCUL DE LA PRESSION
	pres32[0] = (REF_P_x4096[0])>>12;
 80057c2:	4a0e      	ldr	r2, [pc, #56]	; (80057fc <get_PRES+0x110>)
 80057c4:	0b1b      	lsrs	r3, r3, #12
 80057c6:	6013      	str	r3, [r2, #0]
}
 80057c8:	b005      	add	sp, #20
 80057ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ce:	bf00      	nop
 80057d0:	2000001d 	.word	0x2000001d
 80057d4:	2000443e 	.word	0x2000443e
 80057d8:	20004473 	.word	0x20004473
 80057dc:	20004450 	.word	0x20004450
 80057e0:	2000001c 	.word	0x2000001c
 80057e4:	2000001b 	.word	0x2000001b
 80057e8:	2000001a 	.word	0x2000001a
 80057ec:	20000019 	.word	0x20000019
 80057f0:	20000018 	.word	0x20000018
 80057f4:	20004494 	.word	0x20004494
 80057f8:	200044f8 	.word	0x200044f8
 80057fc:	2000444c 	.word	0x2000444c
 8005800:	20002374 	.word	0x20002374
 8005804:	2000450c 	.word	0x2000450c
 8005808:	2000446e 	.word	0x2000446e
 800580c:	200044db 	.word	0x200044db

08005810 <get_MAGN>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_MAGN(void)
{
 8005810:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTX_L_REG_M[0], 1, OUTX_L_REG_M, 1, I2C_TIMEOUT);
 8005814:	4b3f      	ldr	r3, [pc, #252]	; (8005914 <get_MAGN+0x104>)
 8005816:	f8df 9134 	ldr.w	r9, [pc, #308]	; 800594c <get_MAGN+0x13c>
 800581a:	781a      	ldrb	r2, [r3, #0]
 800581c:	483e      	ldr	r0, [pc, #248]	; (8005918 <get_MAGN+0x108>)
 800581e:	f8cd 9000 	str.w	r9, [sp]
 8005822:	2401      	movs	r4, #1
 8005824:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8005828:	4623      	mov	r3, r4
 800582a:	9502      	str	r5, [sp, #8]
 800582c:	9401      	str	r4, [sp, #4]
 800582e:	213d      	movs	r1, #61	; 0x3d
 8005830:	f7fc f848 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTX_H_REG_M[0], 1, OUTX_H_REG_M, 1, I2C_TIMEOUT);
 8005834:	4b39      	ldr	r3, [pc, #228]	; (800591c <get_MAGN+0x10c>)
 8005836:	f8df a118 	ldr.w	sl, [pc, #280]	; 8005950 <get_MAGN+0x140>
 800583a:	781a      	ldrb	r2, [r3, #0]
 800583c:	4836      	ldr	r0, [pc, #216]	; (8005918 <get_MAGN+0x108>)
 800583e:	9502      	str	r5, [sp, #8]
 8005840:	4623      	mov	r3, r4
 8005842:	9401      	str	r4, [sp, #4]
 8005844:	f8cd a000 	str.w	sl, [sp]
 8005848:	213d      	movs	r1, #61	; 0x3d
 800584a:	f7fc f83b 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTY_L_REG_M[0], 1, OUTY_L_REG_M, 1, I2C_TIMEOUT);
 800584e:	4b34      	ldr	r3, [pc, #208]	; (8005920 <get_MAGN+0x110>)
 8005850:	4f34      	ldr	r7, [pc, #208]	; (8005924 <get_MAGN+0x114>)
 8005852:	781a      	ldrb	r2, [r3, #0]
 8005854:	4830      	ldr	r0, [pc, #192]	; (8005918 <get_MAGN+0x108>)
 8005856:	9502      	str	r5, [sp, #8]
 8005858:	4623      	mov	r3, r4
 800585a:	9401      	str	r4, [sp, #4]
 800585c:	9700      	str	r7, [sp, #0]
 800585e:	213d      	movs	r1, #61	; 0x3d
 8005860:	f7fc f830 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTY_H_REG_M[0], 1, OUTY_H_REG_M, 1, I2C_TIMEOUT);
 8005864:	4b30      	ldr	r3, [pc, #192]	; (8005928 <get_MAGN+0x118>)
 8005866:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 8005954 <get_MAGN+0x144>
 800586a:	781a      	ldrb	r2, [r3, #0]
 800586c:	482a      	ldr	r0, [pc, #168]	; (8005918 <get_MAGN+0x108>)
 800586e:	9502      	str	r5, [sp, #8]
 8005870:	4623      	mov	r3, r4
 8005872:	9401      	str	r4, [sp, #4]
 8005874:	f8cd 8000 	str.w	r8, [sp]
 8005878:	213d      	movs	r1, #61	; 0x3d
 800587a:	f7fc f823 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTZ_L_REG_M[0], 1, OUTZ_L_REG_M, 1, I2C_TIMEOUT);
 800587e:	4b2b      	ldr	r3, [pc, #172]	; (800592c <get_MAGN+0x11c>)
 8005880:	4e2b      	ldr	r6, [pc, #172]	; (8005930 <get_MAGN+0x120>)
 8005882:	781a      	ldrb	r2, [r3, #0]
 8005884:	4824      	ldr	r0, [pc, #144]	; (8005918 <get_MAGN+0x108>)
 8005886:	9502      	str	r5, [sp, #8]
 8005888:	4623      	mov	r3, r4
 800588a:	9401      	str	r4, [sp, #4]
 800588c:	9600      	str	r6, [sp, #0]
 800588e:	213d      	movs	r1, #61	; 0x3d
 8005890:	f7fc f818 	bl	80018c4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTZ_H_REG_M[0], 1, OUTZ_H_REG_M, 1, I2C_TIMEOUT);
 8005894:	4b27      	ldr	r3, [pc, #156]	; (8005934 <get_MAGN+0x124>)
 8005896:	4820      	ldr	r0, [pc, #128]	; (8005918 <get_MAGN+0x108>)
 8005898:	781a      	ldrb	r2, [r3, #0]
 800589a:	9502      	str	r5, [sp, #8]
 800589c:	4d26      	ldr	r5, [pc, #152]	; (8005938 <get_MAGN+0x128>)
 800589e:	9401      	str	r4, [sp, #4]
 80058a0:	4623      	mov	r3, r4
 80058a2:	9500      	str	r5, [sp, #0]
 80058a4:	213d      	movs	r1, #61	; 0x3d
 80058a6:	f7fc f80d 	bl	80018c4 <HAL_I2C_Mem_Read>

	//CONCATENATION
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 80058aa:	f89a 2000 	ldrb.w	r2, [sl]
 80058ae:	f899 3000 	ldrb.w	r3, [r9]
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 80058b2:	7839      	ldrb	r1, [r7, #0]
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 80058b4:	7828      	ldrb	r0, [r5, #0]
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 80058b6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 80058ba:	f898 2000 	ldrb.w	r2, [r8]
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 80058be:	b29b      	uxth	r3, r3
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 80058c0:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 80058c4:	7832      	ldrb	r2, [r6, #0]
	if (valeur>=0x8000){
 80058c6:	041d      	lsls	r5, r3, #16
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 80058c8:	b289      	uxth	r1, r1
		valeur=~valeur+1;
 80058ca:	bf48      	it	mi
 80058cc:	425b      	negmi	r3, r3
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 80058ce:	eb02 2200 	add.w	r2, r2, r0, lsl #8

	//GESTION VALEURS NEGATIVES
	magnX16[0]	= est_negatif(magnX16[0]);
 80058d2:	481a      	ldr	r0, [pc, #104]	; (800593c <get_MAGN+0x12c>)
		valeur=~valeur+1;
 80058d4:	bf48      	it	mi
 80058d6:	b29b      	uxthmi	r3, r3
	if (valeur>=0x8000){
 80058d8:	040c      	lsls	r4, r1, #16
	magnX16[0]	= est_negatif(magnX16[0]);
 80058da:	8003      	strh	r3, [r0, #0]
		valeur=~valeur+1;
 80058dc:	bf48      	it	mi
 80058de:	4249      	negmi	r1, r1
	magnY16[0]	= est_negatif(magnY16[0]);
 80058e0:	4817      	ldr	r0, [pc, #92]	; (8005940 <get_MAGN+0x130>)
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 80058e2:	b292      	uxth	r2, r2
		valeur=~valeur+1;
 80058e4:	bf48      	it	mi
 80058e6:	b289      	uxthmi	r1, r1
	magnY16[0]	= est_negatif(magnY16[0]);
 80058e8:	8001      	strh	r1, [r0, #0]
	if (valeur>=0x8000){
 80058ea:	0410      	lsls	r0, r2, #16
		valeur=~valeur+1;
 80058ec:	bf48      	it	mi
 80058ee:	4252      	negmi	r2, r2
	magnZ16[0]	= est_negatif(magnZ16[0]);
 80058f0:	4814      	ldr	r0, [pc, #80]	; (8005944 <get_MAGN+0x134>)
		valeur=~valeur+1;
 80058f2:	bf48      	it	mi
 80058f4:	b292      	uxthmi	r2, r2

	magn16[0]	= ((magnX16[0]^2) + (magnY16[0]^2) + (magnZ16[0]^2))^(1/2);
 80058f6:	f083 0302 	eor.w	r3, r3, #2
 80058fa:	f081 0102 	eor.w	r1, r1, #2
 80058fe:	4419      	add	r1, r3
	magnZ16[0]	= est_negatif(magnZ16[0]);
 8005900:	8002      	strh	r2, [r0, #0]
	magn16[0]	= ((magnX16[0]^2) + (magnY16[0]^2) + (magnZ16[0]^2))^(1/2);
 8005902:	4b11      	ldr	r3, [pc, #68]	; (8005948 <get_MAGN+0x138>)
 8005904:	f082 0202 	eor.w	r2, r2, #2
 8005908:	440a      	add	r2, r1
 800590a:	801a      	strh	r2, [r3, #0]

}
 800590c:	b004      	add	sp, #16
 800590e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005912:	bf00      	nop
 8005914:	20000013 	.word	0x20000013
 8005918:	20002374 	.word	0x20002374
 800591c:	20000012 	.word	0x20000012
 8005920:	20000015 	.word	0x20000015
 8005924:	200044e3 	.word	0x200044e3
 8005928:	20000014 	.word	0x20000014
 800592c:	20000017 	.word	0x20000017
 8005930:	20004510 	.word	0x20004510
 8005934:	20000016 	.word	0x20000016
 8005938:	2000449d 	.word	0x2000449d
 800593c:	20004452 	.word	0x20004452
 8005940:	2000449a 	.word	0x2000449a
 8005944:	200023cc 	.word	0x200023cc
 8005948:	200023c2 	.word	0x200023c2
 800594c:	2000443f 	.word	0x2000443f
 8005950:	2000446f 	.word	0x2000446f
 8005954:	200044fc 	.word	0x200044fc

08005958 <get_ADC>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_ADC(void)
{
 8005958:	b508      	push	{r3, lr}
	if (HAL_ADC_Start(&hadc1)!= HAL_OK)
 800595a:	4807      	ldr	r0, [pc, #28]	; (8005978 <get_ADC+0x20>)
 800595c:	f7fb f9c0 	bl	8000ce0 <HAL_ADC_Start>
	{
		Error_Handler();
	}

	HAL_Delay(1);
 8005960:	2001      	movs	r0, #1
 8005962:	f7fa fe51 	bl	8000608 <HAL_Delay>
	gas16 = aADCxConvertedValues[0];
 8005966:	4b05      	ldr	r3, [pc, #20]	; (800597c <get_ADC+0x24>)
 8005968:	4a05      	ldr	r2, [pc, #20]	; (8005980 <get_ADC+0x28>)
 800596a:	8819      	ldrh	r1, [r3, #0]
 800596c:	8011      	strh	r1, [r2, #0]
	bat16 = aADCxConvertedValues[1];
 800596e:	885a      	ldrh	r2, [r3, #2]
 8005970:	4b04      	ldr	r3, [pc, #16]	; (8005984 <get_ADC+0x2c>)
 8005972:	801a      	strh	r2, [r3, #0]
 8005974:	bd08      	pop	{r3, pc}
 8005976:	bf00      	nop
 8005978:	2000025c 	.word	0x2000025c
 800597c:	200044d6 	.word	0x200044d6
 8005980:	2000448c 	.word	0x2000448c
 8005984:	20004440 	.word	0x20004440

08005988 <SD_SENSORS>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////



void SD_SENSORS(uint32_t lon32, uint32_t lat32, uint32_t alt32)
{
 8005988:	b5f0      	push	{r4, r5, r6, r7, lr}

	itoa(temp16u[0],temp_u_char,10);
 800598a:	4b9f      	ldr	r3, [pc, #636]	; (8005c08 <SD_SENSORS+0x280>)
{
 800598c:	b085      	sub	sp, #20
 800598e:	4607      	mov	r7, r0
 8005990:	460e      	mov	r6, r1
 8005992:	4615      	mov	r5, r2
	itoa(temp16u[0],temp_u_char,10);
 8005994:	499d      	ldr	r1, [pc, #628]	; (8005c0c <SD_SENSORS+0x284>)
 8005996:	8818      	ldrh	r0, [r3, #0]
 8005998:	220a      	movs	r2, #10
 800599a:	f000 fd25 	bl	80063e8 <itoa>
	itoa(temp16d[0],temp_d_char,10);
 800599e:	4b9c      	ldr	r3, [pc, #624]	; (8005c10 <SD_SENSORS+0x288>)
 80059a0:	499c      	ldr	r1, [pc, #624]	; (8005c14 <SD_SENSORS+0x28c>)
 80059a2:	8818      	ldrh	r0, [r3, #0]
 80059a4:	220a      	movs	r2, #10
 80059a6:	f000 fd1f 	bl	80063e8 <itoa>

	itoa(hum16[0],hum_char,10);
 80059aa:	4b9b      	ldr	r3, [pc, #620]	; (8005c18 <SD_SENSORS+0x290>)
 80059ac:	499b      	ldr	r1, [pc, #620]	; (8005c1c <SD_SENSORS+0x294>)
 80059ae:	8818      	ldrh	r0, [r3, #0]
 80059b0:	220a      	movs	r2, #10
 80059b2:	f000 fd19 	bl	80063e8 <itoa>

	itoa(pres32[0],pres_char,10);
 80059b6:	4b9a      	ldr	r3, [pc, #616]	; (8005c20 <SD_SENSORS+0x298>)
 80059b8:	499a      	ldr	r1, [pc, #616]	; (8005c24 <SD_SENSORS+0x29c>)
 80059ba:	6818      	ldr	r0, [r3, #0]
 80059bc:	220a      	movs	r2, #10
 80059be:	f000 fd13 	bl	80063e8 <itoa>

	itoa(magn16[0],magn_char,10);
 80059c2:	4b99      	ldr	r3, [pc, #612]	; (8005c28 <SD_SENSORS+0x2a0>)
 80059c4:	4999      	ldr	r1, [pc, #612]	; (8005c2c <SD_SENSORS+0x2a4>)
 80059c6:	8818      	ldrh	r0, [r3, #0]
 80059c8:	220a      	movs	r2, #10
 80059ca:	f000 fd0d 	bl	80063e8 <itoa>

	uint16_t bat_volt16 = (uint16_t) (bat16*100/4700);
 80059ce:	4b98      	ldr	r3, [pc, #608]	; (8005c30 <SD_SENSORS+0x2a8>)
	itoa(gas16,gas_char, 10);
 80059d0:	4998      	ldr	r1, [pc, #608]	; (8005c34 <SD_SENSORS+0x2ac>)
	uint16_t bat_volt16 = (uint16_t) (bat16*100/4700);
 80059d2:	881c      	ldrh	r4, [r3, #0]
 80059d4:	232f      	movs	r3, #47	; 0x2f
 80059d6:	fb94 f4f3 	sdiv	r4, r4, r3
	itoa(gas16,gas_char, 10);
 80059da:	4b97      	ldr	r3, [pc, #604]	; (8005c38 <SD_SENSORS+0x2b0>)
 80059dc:	220a      	movs	r2, #10
 80059de:	8818      	ldrh	r0, [r3, #0]
 80059e0:	f000 fd02 	bl	80063e8 <itoa>
	itoa(bat_volt16,bat_char, 10);
 80059e4:	220a      	movs	r2, #10
 80059e6:	4995      	ldr	r1, [pc, #596]	; (8005c3c <SD_SENSORS+0x2b4>)
 80059e8:	4620      	mov	r0, r4
 80059ea:	f000 fcfd 	bl	80063e8 <itoa>

	uint32_t alti32 = alt32/100;
	itoa(lon32,lon_char,10);
 80059ee:	220a      	movs	r2, #10
 80059f0:	4993      	ldr	r1, [pc, #588]	; (8005c40 <SD_SENSORS+0x2b8>)
 80059f2:	4638      	mov	r0, r7
 80059f4:	f000 fcf8 	bl	80063e8 <itoa>
	itoa(lat32,lat_char,10);
 80059f8:	220a      	movs	r2, #10
 80059fa:	4992      	ldr	r1, [pc, #584]	; (8005c44 <SD_SENSORS+0x2bc>)
 80059fc:	4630      	mov	r0, r6
 80059fe:	f000 fcf3 	bl	80063e8 <itoa>
	uint32_t alti32 = alt32/100;
 8005a02:	2464      	movs	r4, #100	; 0x64
	itoa(alti32,alt_char,10);
 8005a04:	220a      	movs	r2, #10
 8005a06:	4990      	ldr	r1, [pc, #576]	; (8005c48 <SD_SENSORS+0x2c0>)
 8005a08:	fbb5 f0f4 	udiv	r0, r5, r4
 8005a0c:	f000 fcec 	bl	80063e8 <itoa>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8005a10:	2201      	movs	r2, #1
 8005a12:	2120      	movs	r1, #32
 8005a14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005a18:	f7fb fd02 	bl	8001420 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8005a1c:	4620      	mov	r0, r4
 8005a1e:	f7fa fdf3 	bl	8000608 <HAL_Delay>

	//CONNECTION TO THE SDCARD

	//if we connect successfully to the SDCard :
	if(f_mount(&myFATFS, SDPath, 1) == FR_OK)
 8005a22:	2201      	movs	r2, #1
 8005a24:	4989      	ldr	r1, [pc, #548]	; (8005c4c <SD_SENSORS+0x2c4>)
 8005a26:	488a      	ldr	r0, [pc, #552]	; (8005c50 <SD_SENSORS+0x2c8>)
 8005a28:	f7fe ff8c 	bl	8004944 <f_mount>
 8005a2c:	2800      	cmp	r0, #0
 8005a2e:	f040 80e9 	bne.w	8005c04 <SD_SENSORS+0x27c>
	{
		  //we change the state of the LED
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8005a32:	2120      	movs	r1, #32
 8005a34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005a38:	f7fb fcf7 	bl	800142a <HAL_GPIO_TogglePin>

		  char myFileName[] = "RESULT.TXT\0";
 8005a3c:	4a85      	ldr	r2, [pc, #532]	; (8005c54 <SD_SENSORS+0x2cc>)
 8005a3e:	6810      	ldr	r0, [r2, #0]
 8005a40:	6851      	ldr	r1, [r2, #4]
 8005a42:	ab01      	add	r3, sp, #4
 8005a44:	c303      	stmia	r3!, {r0, r1}
 8005a46:	6890      	ldr	r0, [r2, #8]
 8005a48:	6018      	str	r0, [r3, #0]
		  f_open(&myFILE, myFileName, FA_WRITE | FA_OPEN_APPEND);
 8005a4a:	2232      	movs	r2, #50	; 0x32
 8005a4c:	a901      	add	r1, sp, #4
 8005a4e:	4882      	ldr	r0, [pc, #520]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005a50:	f7fe ffac 	bl	80049ac <f_open>


		  f_write(&myFILE, "T:\t", 3, &testByte);
 8005a54:	4b81      	ldr	r3, [pc, #516]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005a56:	4982      	ldr	r1, [pc, #520]	; (8005c60 <SD_SENSORS+0x2d8>)
 8005a58:	487f      	ldr	r0, [pc, #508]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005a5a:	2203      	movs	r2, #3
 8005a5c:	f7ff f8bc 	bl	8004bd8 <f_write>
		  f_write(&myFILE, temp_u_char, strlen(temp_u_char), &testByte);
 8005a60:	486a      	ldr	r0, [pc, #424]	; (8005c0c <SD_SENSORS+0x284>)
 8005a62:	f7fa fbb5 	bl	80001d0 <strlen>
 8005a66:	4b7d      	ldr	r3, [pc, #500]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005a68:	4968      	ldr	r1, [pc, #416]	; (8005c0c <SD_SENSORS+0x284>)
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	487a      	ldr	r0, [pc, #488]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005a6e:	f7ff f8b3 	bl	8004bd8 <f_write>
		  f_write(&myFILE, ",", 1, &testByte);
 8005a72:	4b7a      	ldr	r3, [pc, #488]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005a74:	497b      	ldr	r1, [pc, #492]	; (8005c64 <SD_SENSORS+0x2dc>)
 8005a76:	4878      	ldr	r0, [pc, #480]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005a78:	2201      	movs	r2, #1
 8005a7a:	f7ff f8ad 	bl	8004bd8 <f_write>
		  f_write(&myFILE, temp_d_char, strlen(temp_d_char), &testByte);
 8005a7e:	4865      	ldr	r0, [pc, #404]	; (8005c14 <SD_SENSORS+0x28c>)
 8005a80:	f7fa fba6 	bl	80001d0 <strlen>
 8005a84:	4b75      	ldr	r3, [pc, #468]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005a86:	4963      	ldr	r1, [pc, #396]	; (8005c14 <SD_SENSORS+0x28c>)
 8005a88:	4602      	mov	r2, r0
 8005a8a:	4873      	ldr	r0, [pc, #460]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005a8c:	f7ff f8a4 	bl	8004bd8 <f_write>
		  f_write(&myFILE, "\tC\t", 4, &testByte);
 8005a90:	4b72      	ldr	r3, [pc, #456]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005a92:	4975      	ldr	r1, [pc, #468]	; (8005c68 <SD_SENSORS+0x2e0>)
 8005a94:	4870      	ldr	r0, [pc, #448]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005a96:	2204      	movs	r2, #4
 8005a98:	f7ff f89e 	bl	8004bd8 <f_write>

		  f_write(&myFILE, "P:\t", 3, &testByte);
 8005a9c:	4b6f      	ldr	r3, [pc, #444]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005a9e:	4973      	ldr	r1, [pc, #460]	; (8005c6c <SD_SENSORS+0x2e4>)
 8005aa0:	486d      	ldr	r0, [pc, #436]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005aa2:	2203      	movs	r2, #3
 8005aa4:	f7ff f898 	bl	8004bd8 <f_write>
		  f_write(&myFILE, pres_char, strlen(pres_char), &testByte);
 8005aa8:	485e      	ldr	r0, [pc, #376]	; (8005c24 <SD_SENSORS+0x29c>)
 8005aaa:	f7fa fb91 	bl	80001d0 <strlen>
 8005aae:	4b6b      	ldr	r3, [pc, #428]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005ab0:	495c      	ldr	r1, [pc, #368]	; (8005c24 <SD_SENSORS+0x29c>)
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	4868      	ldr	r0, [pc, #416]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005ab6:	f7ff f88f 	bl	8004bd8 <f_write>
		  f_write(&myFILE, "\thPa\t", 5, &testByte);
 8005aba:	4b68      	ldr	r3, [pc, #416]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005abc:	496c      	ldr	r1, [pc, #432]	; (8005c70 <SD_SENSORS+0x2e8>)
 8005abe:	4866      	ldr	r0, [pc, #408]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005ac0:	2205      	movs	r2, #5
 8005ac2:	f7ff f889 	bl	8004bd8 <f_write>

		  f_write(&myFILE, "H:\t", 3, &testByte);
 8005ac6:	4b65      	ldr	r3, [pc, #404]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005ac8:	496a      	ldr	r1, [pc, #424]	; (8005c74 <SD_SENSORS+0x2ec>)
 8005aca:	4863      	ldr	r0, [pc, #396]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005acc:	2203      	movs	r2, #3
 8005ace:	f7ff f883 	bl	8004bd8 <f_write>
		  f_write(&myFILE, hum_char, strlen(hum_char), &testByte);
 8005ad2:	4852      	ldr	r0, [pc, #328]	; (8005c1c <SD_SENSORS+0x294>)
 8005ad4:	f7fa fb7c 	bl	80001d0 <strlen>
 8005ad8:	4b60      	ldr	r3, [pc, #384]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005ada:	4950      	ldr	r1, [pc, #320]	; (8005c1c <SD_SENSORS+0x294>)
 8005adc:	4602      	mov	r2, r0
 8005ade:	485e      	ldr	r0, [pc, #376]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005ae0:	f7ff f87a 	bl	8004bd8 <f_write>
		  f_write(&myFILE, "\t%\t", 3, &testByte);
 8005ae4:	4b5d      	ldr	r3, [pc, #372]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005ae6:	4964      	ldr	r1, [pc, #400]	; (8005c78 <SD_SENSORS+0x2f0>)
 8005ae8:	485b      	ldr	r0, [pc, #364]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005aea:	2203      	movs	r2, #3
 8005aec:	f7ff f874 	bl	8004bd8 <f_write>

		  f_write(&myFILE, "M:\t", 3, &testByte);
 8005af0:	4b5a      	ldr	r3, [pc, #360]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005af2:	4962      	ldr	r1, [pc, #392]	; (8005c7c <SD_SENSORS+0x2f4>)
 8005af4:	4858      	ldr	r0, [pc, #352]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005af6:	2203      	movs	r2, #3
 8005af8:	f7ff f86e 	bl	8004bd8 <f_write>
		  f_write(&myFILE, magn_char, strlen(magn_char), &testByte);
 8005afc:	484b      	ldr	r0, [pc, #300]	; (8005c2c <SD_SENSORS+0x2a4>)
 8005afe:	f7fa fb67 	bl	80001d0 <strlen>
 8005b02:	4b56      	ldr	r3, [pc, #344]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b04:	4949      	ldr	r1, [pc, #292]	; (8005c2c <SD_SENSORS+0x2a4>)
 8005b06:	4602      	mov	r2, r0
 8005b08:	4853      	ldr	r0, [pc, #332]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b0a:	f7ff f865 	bl	8004bd8 <f_write>
		  f_write(&myFILE, "\tmgauss\t", 8, &testByte);
 8005b0e:	4b53      	ldr	r3, [pc, #332]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b10:	495b      	ldr	r1, [pc, #364]	; (8005c80 <SD_SENSORS+0x2f8>)
 8005b12:	4851      	ldr	r0, [pc, #324]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b14:	2208      	movs	r2, #8
 8005b16:	f7ff f85f 	bl	8004bd8 <f_write>

		  f_write(&myFILE, "Lon:\t", 5, &testByte);
 8005b1a:	4b50      	ldr	r3, [pc, #320]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b1c:	4959      	ldr	r1, [pc, #356]	; (8005c84 <SD_SENSORS+0x2fc>)
 8005b1e:	484e      	ldr	r0, [pc, #312]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b20:	2205      	movs	r2, #5
 8005b22:	f7ff f859 	bl	8004bd8 <f_write>
		  f_write(&myFILE, lon_char, strlen(lon_char), &testByte);
 8005b26:	4846      	ldr	r0, [pc, #280]	; (8005c40 <SD_SENSORS+0x2b8>)
 8005b28:	f7fa fb52 	bl	80001d0 <strlen>
 8005b2c:	4b4b      	ldr	r3, [pc, #300]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b2e:	4944      	ldr	r1, [pc, #272]	; (8005c40 <SD_SENSORS+0x2b8>)
 8005b30:	4602      	mov	r2, r0
 8005b32:	4849      	ldr	r0, [pc, #292]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b34:	f7ff f850 	bl	8004bd8 <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 8005b38:	4b48      	ldr	r3, [pc, #288]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b3a:	4953      	ldr	r1, [pc, #332]	; (8005c88 <SD_SENSORS+0x300>)
 8005b3c:	4846      	ldr	r0, [pc, #280]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b3e:	2203      	movs	r2, #3
 8005b40:	f7ff f84a 	bl	8004bd8 <f_write>
		  f_write(&myFILE, "Lat:\t", 5, &testByte);
 8005b44:	4b45      	ldr	r3, [pc, #276]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b46:	4951      	ldr	r1, [pc, #324]	; (8005c8c <SD_SENSORS+0x304>)
 8005b48:	4843      	ldr	r0, [pc, #268]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b4a:	2205      	movs	r2, #5
 8005b4c:	f7ff f844 	bl	8004bd8 <f_write>
		  f_write(&myFILE, lat_char, strlen(lat_char), &testByte);
 8005b50:	483c      	ldr	r0, [pc, #240]	; (8005c44 <SD_SENSORS+0x2bc>)
 8005b52:	f7fa fb3d 	bl	80001d0 <strlen>
 8005b56:	4b41      	ldr	r3, [pc, #260]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b58:	493a      	ldr	r1, [pc, #232]	; (8005c44 <SD_SENSORS+0x2bc>)
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	483e      	ldr	r0, [pc, #248]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b5e:	f7ff f83b 	bl	8004bd8 <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 8005b62:	4b3e      	ldr	r3, [pc, #248]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b64:	4948      	ldr	r1, [pc, #288]	; (8005c88 <SD_SENSORS+0x300>)
 8005b66:	483c      	ldr	r0, [pc, #240]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b68:	2203      	movs	r2, #3
 8005b6a:	f7ff f835 	bl	8004bd8 <f_write>
		  f_write(&myFILE, "Alt:\t", 5, &testByte);
 8005b6e:	4b3b      	ldr	r3, [pc, #236]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b70:	4947      	ldr	r1, [pc, #284]	; (8005c90 <SD_SENSORS+0x308>)
 8005b72:	4839      	ldr	r0, [pc, #228]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b74:	2205      	movs	r2, #5
 8005b76:	f7ff f82f 	bl	8004bd8 <f_write>
		  f_write(&myFILE, alt_char, strlen(alt_char), &testByte);
 8005b7a:	4833      	ldr	r0, [pc, #204]	; (8005c48 <SD_SENSORS+0x2c0>)
 8005b7c:	f7fa fb28 	bl	80001d0 <strlen>
 8005b80:	4b36      	ldr	r3, [pc, #216]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b82:	4931      	ldr	r1, [pc, #196]	; (8005c48 <SD_SENSORS+0x2c0>)
 8005b84:	4602      	mov	r2, r0
 8005b86:	4834      	ldr	r0, [pc, #208]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b88:	f7ff f826 	bl	8004bd8 <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 8005b8c:	4b33      	ldr	r3, [pc, #204]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b8e:	493e      	ldr	r1, [pc, #248]	; (8005c88 <SD_SENSORS+0x300>)
 8005b90:	4831      	ldr	r0, [pc, #196]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b92:	2203      	movs	r2, #3
 8005b94:	f7ff f820 	bl	8004bd8 <f_write>

		  f_write(&myFILE, "G:\t", 3, &testByte);
 8005b98:	4b30      	ldr	r3, [pc, #192]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005b9a:	493e      	ldr	r1, [pc, #248]	; (8005c94 <SD_SENSORS+0x30c>)
 8005b9c:	482e      	ldr	r0, [pc, #184]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005b9e:	2203      	movs	r2, #3
 8005ba0:	f7ff f81a 	bl	8004bd8 <f_write>
		  f_write(&myFILE, gas_char, strlen(gas_char), &testByte);
 8005ba4:	4823      	ldr	r0, [pc, #140]	; (8005c34 <SD_SENSORS+0x2ac>)
 8005ba6:	f7fa fb13 	bl	80001d0 <strlen>
 8005baa:	4b2c      	ldr	r3, [pc, #176]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005bac:	4921      	ldr	r1, [pc, #132]	; (8005c34 <SD_SENSORS+0x2ac>)
 8005bae:	4602      	mov	r2, r0
 8005bb0:	4829      	ldr	r0, [pc, #164]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005bb2:	f7ff f811 	bl	8004bd8 <f_write>
		  f_write(&myFILE, "\tppm\t", 5, &testByte);
 8005bb6:	4b29      	ldr	r3, [pc, #164]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005bb8:	4937      	ldr	r1, [pc, #220]	; (8005c98 <SD_SENSORS+0x310>)
 8005bba:	4827      	ldr	r0, [pc, #156]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005bbc:	2205      	movs	r2, #5
 8005bbe:	f7ff f80b 	bl	8004bd8 <f_write>

		  f_write(&myFILE, "Bat:\t", 5, &testByte);
 8005bc2:	4b26      	ldr	r3, [pc, #152]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005bc4:	4935      	ldr	r1, [pc, #212]	; (8005c9c <SD_SENSORS+0x314>)
 8005bc6:	4824      	ldr	r0, [pc, #144]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005bc8:	2205      	movs	r2, #5
 8005bca:	f7ff f805 	bl	8004bd8 <f_write>
		  f_write(&myFILE, bat_char, strlen(bat_char), &testByte);
 8005bce:	481b      	ldr	r0, [pc, #108]	; (8005c3c <SD_SENSORS+0x2b4>)
 8005bd0:	f7fa fafe 	bl	80001d0 <strlen>
 8005bd4:	4b21      	ldr	r3, [pc, #132]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005bd6:	4919      	ldr	r1, [pc, #100]	; (8005c3c <SD_SENSORS+0x2b4>)
 8005bd8:	4602      	mov	r2, r0
 8005bda:	481f      	ldr	r0, [pc, #124]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005bdc:	f7fe fffc 	bl	8004bd8 <f_write>
		  f_write(&myFILE, "\t%\r\n", 4, &testByte);
 8005be0:	492f      	ldr	r1, [pc, #188]	; (8005ca0 <SD_SENSORS+0x318>)
 8005be2:	4b1e      	ldr	r3, [pc, #120]	; (8005c5c <SD_SENSORS+0x2d4>)
 8005be4:	481c      	ldr	r0, [pc, #112]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005be6:	2204      	movs	r2, #4
 8005be8:	f7fe fff6 	bl	8004bd8 <f_write>

		  f_close(&myFILE);
 8005bec:	481a      	ldr	r0, [pc, #104]	; (8005c58 <SD_SENSORS+0x2d0>)
 8005bee:	f7ff f911 	bl	8004e14 <f_close>

		  HAL_Delay(900);
 8005bf2:	f44f 7061 	mov.w	r0, #900	; 0x384
 8005bf6:	f7fa fd07 	bl	8000608 <HAL_Delay>

		  //we change the state of the LED
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8005bfa:	2120      	movs	r1, #32
 8005bfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c00:	f7fb fc13 	bl	800142a <HAL_GPIO_TogglePin>
	}

}
 8005c04:	b005      	add	sp, #20
 8005c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c08:	200023c0 	.word	0x200023c0
 8005c0c:	200044e0 	.word	0x200044e0
 8005c10:	200044bc 	.word	0x200044bc
 8005c14:	20004470 	.word	0x20004470
 8005c18:	200044de 	.word	0x200044de
 8005c1c:	20004446 	.word	0x20004446
 8005c20:	2000444c 	.word	0x2000444c
 8005c24:	200044a2 	.word	0x200044a2
 8005c28:	200023c2 	.word	0x200023c2
 8005c2c:	20004442 	.word	0x20004442
 8005c30:	20004440 	.word	0x20004440
 8005c34:	200044a7 	.word	0x200044a7
 8005c38:	2000448c 	.word	0x2000448c
 8005c3c:	200044e4 	.word	0x200044e4
 8005c40:	200044be 	.word	0x200044be
 8005c44:	20004476 	.word	0x20004476
 8005c48:	20004458 	.word	0x20004458
 8005c4c:	20000309 	.word	0x20000309
 8005c50:	20003408 	.word	0x20003408
 8005c54:	08006eac 	.word	0x08006eac
 8005c58:	200023d8 	.word	0x200023d8
 8005c5c:	20004514 	.word	0x20004514
 8005c60:	08006f6e 	.word	0x08006f6e
 8005c64:	08006f72 	.word	0x08006f72
 8005c68:	08006f74 	.word	0x08006f74
 8005c6c:	08006f79 	.word	0x08006f79
 8005c70:	08006f7d 	.word	0x08006f7d
 8005c74:	08006f83 	.word	0x08006f83
 8005c78:	08006f87 	.word	0x08006f87
 8005c7c:	08006f8b 	.word	0x08006f8b
 8005c80:	08006f8f 	.word	0x08006f8f
 8005c84:	08006f98 	.word	0x08006f98
 8005c88:	08006f9e 	.word	0x08006f9e
 8005c8c:	08006fa2 	.word	0x08006fa2
 8005c90:	08006fa8 	.word	0x08006fa8
 8005c94:	08006fae 	.word	0x08006fae
 8005c98:	08006fb2 	.word	0x08006fb2
 8005c9c:	08006fb8 	.word	0x08006fb8
 8005ca0:	08006fbe 	.word	0x08006fbe

08005ca4 <CONV_CHAR32>:



/* Trs important !!!! Je convertis les valeurs renvoyes par les capteurs en chaine d'hexa pour les envoyer sous ce format */

uint8_t * CONV_CHAR32(uint32_t val, uint8_t * tab){
 8005ca4:	b510      	push	{r4, lr}


	itoa(val,tab,16);
 8005ca6:	2210      	movs	r2, #16
uint8_t * CONV_CHAR32(uint32_t val, uint8_t * tab){
 8005ca8:	460c      	mov	r4, r1
	itoa(val,tab,16);
 8005caa:	f000 fb9d 	bl	80063e8 <itoa>
	return tab;
}
 8005cae:	4620      	mov	r0, r4
 8005cb0:	bd10      	pop	{r4, pc}
	...

08005cb4 <lora_test>:
  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
}


int lora_test(char* lon){
 8005cb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}



	char CapTemp[5]={"0288"},longi[8]={"\0"},Temp[5]={"\0"};
 8005cb6:	4b10      	ldr	r3, [pc, #64]	; (8005cf8 <lora_test+0x44>)


	uint8_t siz=strlen(lon);
						for(uint8_t i=0;i<6-siz;i++){
							strcat(longi,"0");
 8005cb8:	4f10      	ldr	r7, [pc, #64]	; (8005cfc <lora_test+0x48>)
	char CapTemp[5]={"0288"},longi[8]={"\0"},Temp[5]={"\0"};
 8005cba:	881b      	ldrh	r3, [r3, #0]
 8005cbc:	f8ad 3000 	strh.w	r3, [sp]
 8005cc0:	2400      	movs	r4, #0
int lora_test(char* lon){
 8005cc2:	4606      	mov	r6, r0
	char CapTemp[5]={"0288"},longi[8]={"\0"},Temp[5]={"\0"};
 8005cc4:	f8cd 4002 	str.w	r4, [sp, #2]
 8005cc8:	f8ad 4006 	strh.w	r4, [sp, #6]
	uint8_t siz=strlen(lon);
 8005ccc:	f7fa fa80 	bl	80001d0 <strlen>
						for(uint8_t i=0;i<6-siz;i++){
 8005cd0:	b2c0      	uxtb	r0, r0
 8005cd2:	f1c0 0506 	rsb	r5, r0, #6
 8005cd6:	b2e3      	uxtb	r3, r4
 8005cd8:	42ab      	cmp	r3, r5
 8005cda:	f104 0401 	add.w	r4, r4, #1
 8005cde:	db06      	blt.n	8005cee <lora_test+0x3a>
						}
strcat(longi,lon);
 8005ce0:	4631      	mov	r1, r6
 8005ce2:	4668      	mov	r0, sp
 8005ce4:	f000 fbae 	bl	8006444 <strcat>

return 0;

}
 8005ce8:	2000      	movs	r0, #0
 8005cea:	b003      	add	sp, #12
 8005cec:	bdf0      	pop	{r4, r5, r6, r7, pc}
							strcat(longi,"0");
 8005cee:	4639      	mov	r1, r7
 8005cf0:	4668      	mov	r0, sp
 8005cf2:	f000 fba7 	bl	8006444 <strcat>
 8005cf6:	e7ee      	b.n	8005cd6 <lora_test+0x22>
 8005cf8:	08006eb8 	.word	0x08006eb8
 8005cfc:	08006fc3 	.word	0x08006fc3

08005d00 <GPS_GETPOS>:


uint32_t* GPS_GETPOS(uint32_t* tab){
 8005d00:	b5f0      	push	{r4, r5, r6, r7, lr}
//while ((p[45]!='1')&&(p[45]!='2')){




HAL_StatusTypeDef status = 	HAL_UART_Receive(&huart1, (uint8_t *)in_get1, RX_BUFF_SIZE, 100);
 8005d02:	4e73      	ldr	r6, [pc, #460]	; (8005ed0 <GPS_GETPOS+0x1d0>)
							//$GPGGA




							p=strstr((char*)in_get1,"$GPGGA");
 8005d04:	4f73      	ldr	r7, [pc, #460]	; (8005ed4 <GPS_GETPOS+0x1d4>)
uint32_t* GPS_GETPOS(uint32_t* tab){
 8005d06:	f2ad 5de4 	subw	sp, sp, #1508	; 0x5e4
 8005d0a:	4605      	mov	r5, r0
char * p=0x32;
 8005d0c:	2432      	movs	r4, #50	; 0x32
while((p[74]!='\r')&&(p[75]!='\n')){
 8005d0e:	f894 304a 	ldrb.w	r3, [r4, #74]	; 0x4a
 8005d12:	2b0d      	cmp	r3, #13
 8005d14:	f040 8081 	bne.w	8005e1a <GPS_GETPOS+0x11a>
char LONG[8];
char LAT[8];
char ALT[8];


char LONG16[20]={'\0'};
 8005d18:	2214      	movs	r2, #20
 8005d1a:	2100      	movs	r1, #0
 8005d1c:	a809      	add	r0, sp, #36	; 0x24
 8005d1e:	f000 fb65 	bl	80063ec <memset>
char LAT16[20]={'\0'};
 8005d22:	2214      	movs	r2, #20
 8005d24:	2100      	movs	r1, #0
 8005d26:	a80e      	add	r0, sp, #56	; 0x38
 8005d28:	f000 fb60 	bl	80063ec <memset>
char ALT16[20]={'\0'};
 8005d2c:	2214      	movs	r2, #20
 8005d2e:	2100      	movs	r1, #0
 8005d30:	a813      	add	r0, sp, #76	; 0x4c
 8005d32:	f000 fb5b 	bl	80063ec <memset>

		// Longitude
		uint8_t k=0;
		for (uint8_t j=0;j<7;j++){
			if(p[18+j]!='.'){
				LONG[k]=p[18+j];
 8005d36:	ae03      	add	r6, sp, #12
 8005d38:	f104 0211 	add.w	r2, r4, #17
 8005d3c:	f104 0018 	add.w	r0, r4, #24
		uint8_t k=0;
 8005d40:	2300      	movs	r3, #0
			if(p[18+j]!='.'){
 8005d42:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8005d46:	292e      	cmp	r1, #46	; 0x2e
				LONG[k]=p[18+j];
 8005d48:	bf1e      	ittt	ne
 8005d4a:	54f1      	strbne	r1, [r6, r3]
				k++;
 8005d4c:	3301      	addne	r3, #1
 8005d4e:	b2db      	uxtbne	r3, r3
		for (uint8_t j=0;j<7;j++){
 8005d50:	4290      	cmp	r0, r2
 8005d52:	d1f6      	bne.n	8005d42 <GPS_GETPOS+0x42>
			}
		}
LONG[6]='\0';
 8005d54:	2300      	movs	r3, #0
 8005d56:	f88d 3012 	strb.w	r3, [sp, #18]
 8005d5a:	f104 021e 	add.w	r2, r4, #30
 8005d5e:	f104 0026 	add.w	r0, r4, #38	; 0x26

		//Latitude
		k=0;
			for (uint8_t j=0;j<8;j++){
				if(p[31+j]!='.'){
					LAT[k]=p[31+j];
 8005d62:	ae05      	add	r6, sp, #20
				if(p[31+j]!='.'){
 8005d64:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8005d68:	292e      	cmp	r1, #46	; 0x2e
					LAT[k]=p[31+j];
 8005d6a:	bf1e      	ittt	ne
 8005d6c:	54f1      	strbne	r1, [r6, r3]
					k++;
 8005d6e:	3301      	addne	r3, #1
 8005d70:	b2db      	uxtbne	r3, r3
			for (uint8_t j=0;j<8;j++){
 8005d72:	4290      	cmp	r0, r2
 8005d74:	d1f6      	bne.n	8005d64 <GPS_GETPOS+0x64>
				}
			}

			LAT[7]='\0';
 8005d76:	2300      	movs	r3, #0
 8005d78:	f88d 301b 	strb.w	r3, [sp, #27]
 8005d7c:	ae07      	add	r6, sp, #28


			//Altitude
			k=0;

				while(p[63+k]!='.'){
 8005d7e:	b2d8      	uxtb	r0, r3
 8005d80:	f100 023f 	add.w	r2, r0, #63	; 0x3f
 8005d84:	3301      	adds	r3, #1
 8005d86:	5ca1      	ldrb	r1, [r4, r2]
 8005d88:	292e      	cmp	r1, #46	; 0x2e
 8005d8a:	f040 809e 	bne.w	8005eca <GPS_GETPOS+0x1ca>
					ALT[k]=p[63+k];
					k++;
				}
ALT[63+k]='\0';
 8005d8e:	2300      	movs	r3, #0




//uint32_t nombres[]={LONG,LAT,ALT};
CONV_CHAR32(atoi(LONG),LONG16);
 8005d90:	a803      	add	r0, sp, #12
ALT[63+k]='\0';
 8005d92:	54b3      	strb	r3, [r6, r2]
CONV_CHAR32(atoi(LONG),LONG16);
 8005d94:	f000 fae7 	bl	8006366 <atoi>
 8005d98:	a909      	add	r1, sp, #36	; 0x24
 8005d9a:	f7ff ff83 	bl	8005ca4 <CONV_CHAR32>
CONV_CHAR32(atoi(LAT),LAT16);
 8005d9e:	a805      	add	r0, sp, #20
 8005da0:	f000 fae1 	bl	8006366 <atoi>
 8005da4:	a90e      	add	r1, sp, #56	; 0x38
 8005da6:	f7ff ff7d 	bl	8005ca4 <CONV_CHAR32>
CONV_CHAR32(atoi(ALT),ALT16);
 8005daa:	4630      	mov	r0, r6
 8005dac:	f000 fadb 	bl	8006366 <atoi>
 8005db0:	a913      	add	r1, sp, #76	; 0x4c
 8005db2:	f7ff ff77 	bl	8005ca4 <CONV_CHAR32>


tab[0]=atoi(LONG);
 8005db6:	a803      	add	r0, sp, #12
 8005db8:	f000 fad5 	bl	8006366 <atoi>
 8005dbc:	6028      	str	r0, [r5, #0]
tab[1]=atoi(LAT);
 8005dbe:	a805      	add	r0, sp, #20
 8005dc0:	f000 fad1 	bl	8006366 <atoi>
 8005dc4:	6068      	str	r0, [r5, #4]
tab[2]=atoi(ALT)*100;
 8005dc6:	4630      	mov	r0, r6
 8005dc8:	f000 facd 	bl	8006366 <atoi>
 8005dcc:	2364      	movs	r3, #100	; 0x64
 8005dce:	4358      	muls	r0, r3
	itoa(val,tab,16);
 8005dd0:	a918      	add	r1, sp, #96	; 0x60
tab[2]=atoi(ALT)*100;
 8005dd2:	60a8      	str	r0, [r5, #8]
	itoa(val,tab,16);
 8005dd4:	2210      	movs	r2, #16
 8005dd6:	6828      	ldr	r0, [r5, #0]
 8005dd8:	f000 fb06 	bl	80063e8 <itoa>
char buff1[50];
char buff2[50];
char buff3[50];
char buff4[50];
lora_test(CONV_CHAR32(tab[0],buff1));
 8005ddc:	a818      	add	r0, sp, #96	; 0x60
 8005dde:	f7ff ff69 	bl	8005cb4 <lora_test>
	itoa(val,tab,16);
 8005de2:	a925      	add	r1, sp, #148	; 0x94
 8005de4:	2210      	movs	r2, #16
 8005de6:	6868      	ldr	r0, [r5, #4]
 8005de8:	f000 fafe 	bl	80063e8 <itoa>
 8005dec:	ac32      	add	r4, sp, #200	; 0xc8
lora_test(CONV_CHAR32(tab[1],buff2));
 8005dee:	a825      	add	r0, sp, #148	; 0x94
 8005df0:	f7ff ff60 	bl	8005cb4 <lora_test>
	itoa(val,tab,16);
 8005df4:	4621      	mov	r1, r4
 8005df6:	2210      	movs	r2, #16
 8005df8:	68a8      	ldr	r0, [r5, #8]
 8005dfa:	f000 faf5 	bl	80063e8 <itoa>
lora_test(CONV_CHAR32(tab[2],buff3));
 8005dfe:	4620      	mov	r0, r4
 8005e00:	f7ff ff58 	bl	8005cb4 <lora_test>
sprintf(buff4,"%s%s%s",buff1,buff2,buff3);
 8005e04:	9400      	str	r4, [sp, #0]
 8005e06:	ab25      	add	r3, sp, #148	; 0x94
 8005e08:	aa18      	add	r2, sp, #96	; 0x60
 8005e0a:	4933      	ldr	r1, [pc, #204]	; (8005ed8 <GPS_GETPOS+0x1d8>)
 8005e0c:	a83f      	add	r0, sp, #252	; 0xfc
 8005e0e:	f000 faf5 	bl	80063fc <siprintf>
//strcpy(buff,buffer);
p=0x0;
return tab;
    //	HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, buffer,20,15000);
}
 8005e12:	4628      	mov	r0, r5
 8005e14:	f20d 5de4 	addw	sp, sp, #1508	; 0x5e4
 8005e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
while((p[74]!='\r')&&(p[75]!='\n')){
 8005e1a:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 8005e1e:	2b0a      	cmp	r3, #10
 8005e20:	f43f af7a 	beq.w	8005d18 <GPS_GETPOS+0x18>
HAL_StatusTypeDef status = 	HAL_UART_Receive(&huart1, (uint8_t *)in_get1, RX_BUFF_SIZE, 100);
 8005e24:	2364      	movs	r3, #100	; 0x64
 8005e26:	22c8      	movs	r2, #200	; 0xc8
 8005e28:	a94c      	add	r1, sp, #304	; 0x130
 8005e2a:	4630      	mov	r0, r6
 8005e2c:	f7fd fae5 	bl	80033fa <HAL_UART_Receive>
							HAL_UART_Receive(&huart1, (uint8_t *)in_get2, RX_BUFF_SIZE, 100);
 8005e30:	2364      	movs	r3, #100	; 0x64
 8005e32:	22c8      	movs	r2, #200	; 0xc8
 8005e34:	a97e      	add	r1, sp, #504	; 0x1f8
 8005e36:	4630      	mov	r0, r6
 8005e38:	f7fd fadf 	bl	80033fa <HAL_UART_Receive>
							HAL_UART_Receive(&huart1, (uint8_t *)in_get3, RX_BUFF_SIZE, 100);
 8005e3c:	2364      	movs	r3, #100	; 0x64
 8005e3e:	22c8      	movs	r2, #200	; 0xc8
 8005e40:	a9b0      	add	r1, sp, #704	; 0x2c0
 8005e42:	4630      	mov	r0, r6
 8005e44:	f7fd fad9 	bl	80033fa <HAL_UART_Receive>
							HAL_UART_Receive(&huart1, (uint8_t *)in_get4, RX_BUFF_SIZE, 100);
 8005e48:	2364      	movs	r3, #100	; 0x64
 8005e4a:	22c8      	movs	r2, #200	; 0xc8
 8005e4c:	a9e2      	add	r1, sp, #904	; 0x388
 8005e4e:	4630      	mov	r0, r6
 8005e50:	f7fd fad3 	bl	80033fa <HAL_UART_Receive>
							HAL_UART_Receive(&huart1, (uint8_t *)in_get5, RX_BUFF_SIZE, 100);
 8005e54:	2364      	movs	r3, #100	; 0x64
 8005e56:	22c8      	movs	r2, #200	; 0xc8
 8005e58:	f50d 618a 	add.w	r1, sp, #1104	; 0x450
 8005e5c:	4630      	mov	r0, r6
 8005e5e:	f7fd facc 	bl	80033fa <HAL_UART_Receive>
							HAL_UART_Receive(&huart1, (uint8_t *)in_get6, RX_BUFF_SIZE, 100);
 8005e62:	2364      	movs	r3, #100	; 0x64
 8005e64:	22c8      	movs	r2, #200	; 0xc8
 8005e66:	f50d 61a3 	add.w	r1, sp, #1304	; 0x518
 8005e6a:	4630      	mov	r0, r6
 8005e6c:	f7fd fac5 	bl	80033fa <HAL_UART_Receive>
							p=strstr((char*)in_get1,"$GPGGA");
 8005e70:	4639      	mov	r1, r7
 8005e72:	a84c      	add	r0, sp, #304	; 0x130
 8005e74:	f000 faf5 	bl	8006462 <strstr>
							if (p==0x32){
 8005e78:	2832      	cmp	r0, #50	; 0x32
							p=strstr((char*)in_get1,"$GPGGA");
 8005e7a:	4604      	mov	r4, r0
							if (p==0x32){
 8005e7c:	d122      	bne.n	8005ec4 <GPS_GETPOS+0x1c4>
								p=strstr((char*)in_get2,"$GPGGA");
 8005e7e:	4639      	mov	r1, r7
 8005e80:	a87e      	add	r0, sp, #504	; 0x1f8
 8005e82:	f000 faee 	bl	8006462 <strstr>
							if (p==0x32){
 8005e86:	2832      	cmp	r0, #50	; 0x32
								p=strstr((char*)in_get2,"$GPGGA");
 8005e88:	4604      	mov	r4, r0
							if (p==0x32){
 8005e8a:	d11b      	bne.n	8005ec4 <GPS_GETPOS+0x1c4>
										p=strstr((char*)in_get3,"$GPGGA");
 8005e8c:	4639      	mov	r1, r7
 8005e8e:	a8b0      	add	r0, sp, #704	; 0x2c0
 8005e90:	f000 fae7 	bl	8006462 <strstr>
							if (p==0x32){
 8005e94:	2832      	cmp	r0, #50	; 0x32
										p=strstr((char*)in_get3,"$GPGGA");
 8005e96:	4604      	mov	r4, r0
							if (p==0x32){
 8005e98:	d114      	bne.n	8005ec4 <GPS_GETPOS+0x1c4>
										p=strstr((char*)in_get4,"$GPGGA");
 8005e9a:	4639      	mov	r1, r7
 8005e9c:	a8e2      	add	r0, sp, #904	; 0x388
 8005e9e:	f000 fae0 	bl	8006462 <strstr>
							if (p==0x32){
 8005ea2:	2832      	cmp	r0, #50	; 0x32
										p=strstr((char*)in_get4,"$GPGGA");
 8005ea4:	4604      	mov	r4, r0
							if (p==0x32){
 8005ea6:	d10d      	bne.n	8005ec4 <GPS_GETPOS+0x1c4>
										p=strstr((char*)in_get5,"$GPGGA");
 8005ea8:	4639      	mov	r1, r7
 8005eaa:	f50d 608a 	add.w	r0, sp, #1104	; 0x450
 8005eae:	f000 fad8 	bl	8006462 <strstr>
							if (p==0x32){
 8005eb2:	2832      	cmp	r0, #50	; 0x32
										p=strstr((char*)in_get5,"$GPGGA");
 8005eb4:	4604      	mov	r4, r0
							if (p==0x32){
 8005eb6:	d105      	bne.n	8005ec4 <GPS_GETPOS+0x1c4>
										p=strstr((char*)in_get6,"$GPGGA");
 8005eb8:	4639      	mov	r1, r7
 8005eba:	f50d 60a3 	add.w	r0, sp, #1304	; 0x518
 8005ebe:	f000 fad0 	bl	8006462 <strstr>
 8005ec2:	4604      	mov	r4, r0
							 MX_USART1_UART_Init();
 8005ec4:	f000 f99c 	bl	8006200 <MX_USART1_UART_Init>
 8005ec8:	e721      	b.n	8005d0e <GPS_GETPOS+0xe>
					ALT[k]=p[63+k];
 8005eca:	5431      	strb	r1, [r6, r0]
 8005ecc:	e757      	b.n	8005d7e <GPS_GETPOS+0x7e>
 8005ece:	bf00      	nop
 8005ed0:	2000459c 	.word	0x2000459c
 8005ed4:	08006f60 	.word	0x08006f60
 8005ed8:	08006f67 	.word	0x08006f67

08005edc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ede:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005ee0:	2244      	movs	r2, #68	; 0x44
 8005ee2:	2100      	movs	r1, #0
 8005ee4:	a805      	add	r0, sp, #20
 8005ee6:	f000 fa81 	bl	80063ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005eea:	2214      	movs	r2, #20
 8005eec:	2100      	movs	r1, #0
 8005eee:	4668      	mov	r0, sp
 8005ef0:	f000 fa7c 	bl	80063ec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ef4:	2288      	movs	r2, #136	; 0x88
 8005ef6:	2100      	movs	r1, #0
 8005ef8:	a816      	add	r0, sp, #88	; 0x58
 8005efa:	f000 fa77 	bl	80063ec <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005efe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005f02:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005f04:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005f06:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005f08:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005f0a:	2701      	movs	r7, #1
  RCC_OscInitStruct.PLL.PLLN = 9;
 8005f0c:	2309      	movs	r3, #9
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8005f0e:	2607      	movs	r6, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005f10:	a805      	add	r0, sp, #20
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005f12:	2500      	movs	r5, #0
  RCC_OscInitStruct.PLL.PLLN = 9;
 8005f14:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005f16:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005f18:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005f1a:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005f1c:	9711      	str	r7, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8005f1e:	9613      	str	r6, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005f20:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005f22:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005f24:	f7fb feac 	bl	8001c80 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005f28:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005f2a:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005f2c:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005f2e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005f30:	e88d 002c 	stmia.w	sp, {r2, r3, r5}
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005f34:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005f36:	9504      	str	r5, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005f38:	f7fc f8c8 	bl	80020cc <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8005f3c:	4b0f      	ldr	r3, [pc, #60]	; (8005f7c <SystemClock_Config+0xa0>)
 8005f3e:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_SDMMC1
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8005f40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005f44:	9334      	str	r3, [sp, #208]	; 0xd0
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 8005f46:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005f4a:	9332      	str	r3, [sp, #200]	; 0xc8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8005f4c:	2308      	movs	r3, #8
 8005f4e:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8005f50:	2304      	movs	r3, #4
 8005f52:	931b      	str	r3, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f54:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8005f56:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8005f5a:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005f5c:	9524      	str	r5, [sp, #144]	; 0x90
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005f5e:	9525      	str	r5, [sp, #148]	; 0x94
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005f60:	952a      	str	r5, [sp, #168]	; 0xa8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8005f62:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8005f64:	9718      	str	r7, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8005f66:	961a      	str	r6, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8005f68:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f6a:	f7fc fa71 	bl	8002450 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8005f6e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005f72:	f7fb fdb9 	bl	8001ae8 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8005f76:	b039      	add	sp, #228	; 0xe4
 8005f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	00084043 	.word	0x00084043

08005f80 <main>:
{
 8005f80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  HAL_Init();
 8005f82:	f7fa fb1d 	bl	80005c0 <HAL_Init>
  SystemClock_Config();
 8005f86:	f7ff ffa9 	bl	8005edc <SystemClock_Config>
  MX_GPIO_Init();
 8005f8a:	f7ff f88f 	bl	80050ac <MX_GPIO_Init>
  MX_DMA_Init();
 8005f8e:	f7ff f865 	bl	800505c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8005f92:	f000 f953 	bl	800623c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8005f96:	f7ff f8e3 	bl	8005160 <MX_I2C1_Init>
  MX_SDMMC1_SD_Init();
 8005f9a:	f000 f889 	bl	80060b0 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8005f9e:	f7ff f875 	bl	800508c <MX_FATFS_Init>
  MX_USART1_UART_Init();
 8005fa2:	f000 f92d 	bl	8006200 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8005fa6:	f7fe ff6d 	bl	8004e84 <MX_ADC1_Init>
  TEMP_HUM_init();
 8005faa:	f7ff f93b 	bl	8005224 <TEMP_HUM_init>
  PRES_init();
 8005fae:	f7ff f951 	bl	8005254 <PRES_init>
  MAGN_init();
 8005fb2:	f7ff f989 	bl	80052c8 <MAGN_init>
  DMA_init();
 8005fb6:	f7ff f99f 	bl	80052f8 <DMA_init>
	  get_TEMP();				//TEMPERATURE		(C)
 8005fba:	f7ff f9a7 	bl	800530c <get_TEMP>
	  get_HUM();				//HUMIDITE			(%)
 8005fbe:	f7ff facf 	bl	8005560 <get_HUM>
	  get_PRES();				//PRESSION			(mbar ou hPa)
 8005fc2:	f7ff fb93 	bl	80056ec <get_PRES>
	  get_MAGN();				//CHAMP MAGNETIQUE	(mgauss)
 8005fc6:	f7ff fc23 	bl	8005810 <get_MAGN>
	  get_ADC();				//GAS				(ppm)
 8005fca:	f7ff fcc5 	bl	8005958 <get_ADC>
	  GPS_GETPOS(GPS_COORD);	//POSITION GPS		(m)
 8005fce:	a801      	add	r0, sp, #4
 8005fd0:	f7ff fe96 	bl	8005d00 <GPS_GETPOS>
	  SD_SENSORS(GPS_COORD[0],GPS_COORD[1],GPS_COORD[2]);
 8005fd4:	a801      	add	r0, sp, #4
 8005fd6:	c807      	ldmia	r0, {r0, r1, r2}
 8005fd8:	f7ff fcd6 	bl	8005988 <SD_SENSORS>
 8005fdc:	e7ed      	b.n	8005fba <main+0x3a>

08005fde <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005fde:	4770      	bx	lr

08005fe0 <SD_CheckStatus.isra.0>:
/* USER CODE BEGIN beforeFunctionSection */
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 8005fe0:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 8005fe2:	4c06      	ldr	r4, [pc, #24]	; (8005ffc <SD_CheckStatus.isra.0+0x1c>)
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8005fe8:	f7ff f828 	bl	800503c <BSP_SD_GetCardState>
 8005fec:	4623      	mov	r3, r4
 8005fee:	b918      	cbnz	r0, 8005ff8 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8005ff0:	7822      	ldrb	r2, [r4, #0]
 8005ff2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005ff6:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8005ff8:	7818      	ldrb	r0, [r3, #0]
}
 8005ffa:	bd10      	pop	{r4, pc}
 8005ffc:	20000027 	.word	0x20000027

08006000 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8006000:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8006002:	4c05      	ldr	r4, [pc, #20]	; (8006018 <SD_initialize+0x18>)
 8006004:	2301      	movs	r3, #1
 8006006:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8006008:	f7fe ffe6 	bl	8004fd8 <BSP_SD_Init>
 800600c:	b910      	cbnz	r0, 8006014 <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 800600e:	f7ff ffe7 	bl	8005fe0 <SD_CheckStatus.isra.0>
 8006012:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8006014:	7820      	ldrb	r0, [r4, #0]
}
 8006016:	bd10      	pop	{r4, pc}
 8006018:	20000027 	.word	0x20000027

0800601c <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 800601c:	f7ff bfe0 	b.w	8005fe0 <SD_CheckStatus.isra.0>

08006020 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006020:	b508      	push	{r3, lr}
 8006022:	4608      	mov	r0, r1
 8006024:	4611      	mov	r1, r2
 8006026:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8006028:	f04f 33ff 	mov.w	r3, #4294967295
 800602c:	f7fe ffe6 	bl	8004ffc <BSP_SD_ReadBlocks>
 8006030:	b920      	cbnz	r0, 800603c <SD_read+0x1c>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8006032:	f7ff f803 	bl	800503c <BSP_SD_GetCardState>
 8006036:	2800      	cmp	r0, #0
 8006038:	d1fb      	bne.n	8006032 <SD_read+0x12>
 800603a:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 800603c:	2001      	movs	r0, #1
}
 800603e:	bd08      	pop	{r3, pc}

08006040 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006040:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006042:	4b12      	ldr	r3, [pc, #72]	; (800608c <SD_ioctl+0x4c>)
 8006044:	781b      	ldrb	r3, [r3, #0]
 8006046:	07db      	lsls	r3, r3, #31
{
 8006048:	b088      	sub	sp, #32
 800604a:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800604c:	d41b      	bmi.n	8006086 <SD_ioctl+0x46>

  switch (cmd)
 800604e:	2903      	cmp	r1, #3
 8006050:	d803      	bhi.n	800605a <SD_ioctl+0x1a>
 8006052:	e8df f001 	tbb	[pc, r1]
 8006056:	0510      	.short	0x0510
 8006058:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 800605a:	2004      	movs	r0, #4
  }

  return res;
}
 800605c:	b008      	add	sp, #32
 800605e:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8006060:	4668      	mov	r0, sp
 8006062:	f7fe fff5 	bl	8005050 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8006066:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006068:	6023      	str	r3, [r4, #0]
 800606a:	e004      	b.n	8006076 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 800606c:	4668      	mov	r0, sp
 800606e:	f7fe ffef 	bl	8005050 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8006072:	9b07      	ldr	r3, [sp, #28]
 8006074:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8006076:	2000      	movs	r0, #0
 8006078:	e7f0      	b.n	800605c <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 800607a:	4668      	mov	r0, sp
 800607c:	f7fe ffe8 	bl	8005050 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006080:	9b07      	ldr	r3, [sp, #28]
 8006082:	0a5b      	lsrs	r3, r3, #9
 8006084:	e7f0      	b.n	8006068 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006086:	2003      	movs	r0, #3
 8006088:	e7e8      	b.n	800605c <SD_ioctl+0x1c>
 800608a:	bf00      	nop
 800608c:	20000027 	.word	0x20000027

08006090 <SD_write>:
{
 8006090:	b508      	push	{r3, lr}
 8006092:	4608      	mov	r0, r1
 8006094:	4611      	mov	r1, r2
 8006096:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8006098:	f04f 33ff 	mov.w	r3, #4294967295
 800609c:	f7fe ffbe 	bl	800501c <BSP_SD_WriteBlocks>
 80060a0:	b920      	cbnz	r0, 80060ac <SD_write+0x1c>
    while(BSP_SD_GetCardState() != MSD_OK)
 80060a2:	f7fe ffcb 	bl	800503c <BSP_SD_GetCardState>
 80060a6:	2800      	cmp	r0, #0
 80060a8:	d1fb      	bne.n	80060a2 <SD_write+0x12>
 80060aa:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 80060ac:	2001      	movs	r0, #1
}
 80060ae:	bd08      	pop	{r3, pc}

080060b0 <MX_SDMMC1_SD_Init>:
/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{

  hsd1.Instance = SDMMC1;
 80060b0:	4b05      	ldr	r3, [pc, #20]	; (80060c8 <MX_SDMMC1_SD_Init+0x18>)
 80060b2:	4a06      	ldr	r2, [pc, #24]	; (80060cc <MX_SDMMC1_SD_Init+0x1c>)
 80060b4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80060b6:	2200      	movs	r2, #0
 80060b8:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80060ba:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80060bc:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80060be:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80060c0:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80060c2:	619a      	str	r2, [r3, #24]
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	20004518 	.word	0x20004518
 80060cc:	40012800 	.word	0x40012800

080060d0 <HAL_SD_MspInit>:

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80060d0:	b570      	push	{r4, r5, r6, lr}
 80060d2:	4604      	mov	r4, r0
 80060d4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060d6:	2214      	movs	r2, #20
 80060d8:	2100      	movs	r1, #0
 80060da:	a803      	add	r0, sp, #12
 80060dc:	f000 f986 	bl	80063ec <memset>
  if(sdHandle->Instance==SDMMC1)
 80060e0:	6822      	ldr	r2, [r4, #0]
 80060e2:	4b1e      	ldr	r3, [pc, #120]	; (800615c <HAL_SD_MspInit+0x8c>)
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d136      	bne.n	8006156 <HAL_SD_MspInit+0x86>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80060e8:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80060ec:	240c      	movs	r4, #12
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80060ee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80060f0:	481b      	ldr	r0, [pc, #108]	; (8006160 <HAL_SD_MspInit+0x90>)
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80060f2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80060f6:	661a      	str	r2, [r3, #96]	; 0x60
 80060f8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80060fa:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80060fe:	9200      	str	r2, [sp, #0]
 8006100:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006102:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006104:	f042 0204 	orr.w	r2, r2, #4
 8006108:	64da      	str	r2, [r3, #76]	; 0x4c
 800610a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800610c:	f002 0204 	and.w	r2, r2, #4
 8006110:	9201      	str	r2, [sp, #4]
 8006112:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006114:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006116:	f042 0208 	orr.w	r2, r2, #8
 800611a:	64da      	str	r2, [r3, #76]	; 0x4c
 800611c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800611e:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006120:	f003 0308 	and.w	r3, r3, #8
 8006124:	9302      	str	r3, [sp, #8]
 8006126:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006128:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 800612a:	f44f 5388 	mov.w	r3, #4352	; 0x1100
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800612e:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006130:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8006134:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006136:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006138:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800613a:	f7fb f895 	bl	8001268 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800613e:	2304      	movs	r3, #4
 8006140:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006142:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006146:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006148:	4806      	ldr	r0, [pc, #24]	; (8006164 <HAL_SD_MspInit+0x94>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800614a:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800614c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800614e:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8006150:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006152:	f7fb f889 	bl	8001268 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8006156:	b008      	add	sp, #32
 8006158:	bd70      	pop	{r4, r5, r6, pc}
 800615a:	bf00      	nop
 800615c:	40012800 	.word	0x40012800
 8006160:	48000800 	.word	0x48000800
 8006164:	48000c00 	.word	0x48000c00

08006168 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006168:	4b0a      	ldr	r3, [pc, #40]	; (8006194 <HAL_MspInit+0x2c>)
 800616a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800616c:	f042 0201 	orr.w	r2, r2, #1
 8006170:	661a      	str	r2, [r3, #96]	; 0x60
 8006172:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8006174:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006176:	f002 0201 	and.w	r2, r2, #1
 800617a:	9200      	str	r2, [sp, #0]
 800617c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800617e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006180:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006184:	659a      	str	r2, [r3, #88]	; 0x58
 8006186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800618c:	9301      	str	r3, [sp, #4]
 800618e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006190:	b002      	add	sp, #8
 8006192:	4770      	bx	lr
 8006194:	40021000 	.word	0x40021000

08006198 <NMI_Handler>:
 8006198:	4770      	bx	lr

0800619a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800619a:	e7fe      	b.n	800619a <HardFault_Handler>

0800619c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800619c:	e7fe      	b.n	800619c <MemManage_Handler>

0800619e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800619e:	e7fe      	b.n	800619e <BusFault_Handler>

080061a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80061a0:	e7fe      	b.n	80061a0 <UsageFault_Handler>

080061a2 <SVC_Handler>:
 80061a2:	4770      	bx	lr

080061a4 <DebugMon_Handler>:
 80061a4:	4770      	bx	lr

080061a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80061a6:	4770      	bx	lr

080061a8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80061a8:	f7fa ba20 	b.w	80005ec <HAL_IncTick>

080061ac <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80061ac:	4801      	ldr	r0, [pc, #4]	; (80061b4 <DMA1_Channel1_IRQHandler+0x8>)
 80061ae:	f7fb b811 	b.w	80011d4 <HAL_DMA_IRQHandler>
 80061b2:	bf00      	nop
 80061b4:	200002c0 	.word	0x200002c0

080061b8 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80061b8:	490f      	ldr	r1, [pc, #60]	; (80061f8 <SystemInit+0x40>)
 80061ba:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80061be:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80061c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80061c6:	4b0d      	ldr	r3, [pc, #52]	; (80061fc <SystemInit+0x44>)
 80061c8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80061ca:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 80061cc:	f042 0201 	orr.w	r2, r2, #1
 80061d0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 80061d2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 80061da:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80061de:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80061e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80061e4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80061ec:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80061ee:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80061f0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80061f4:	608b      	str	r3, [r1, #8]
 80061f6:	4770      	bx	lr
 80061f8:	e000ed00 	.word	0xe000ed00
 80061fc:	40021000 	.word	0x40021000

08006200 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006200:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8006202:	480c      	ldr	r0, [pc, #48]	; (8006234 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 9600;
 8006204:	4b0c      	ldr	r3, [pc, #48]	; (8006238 <MX_USART1_UART_Init+0x38>)
 8006206:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 800620a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800620e:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006210:	2300      	movs	r3, #0
 8006212:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006214:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006216:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006218:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800621a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800621c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800621e:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006220:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006222:	f7fd f98b 	bl	800353c <HAL_UART_Init>
 8006226:	b118      	cbz	r0, 8006230 <MX_USART1_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8006228:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800622c:	f7ff bed7 	b.w	8005fde <Error_Handler>
 8006230:	bd08      	pop	{r3, pc}
 8006232:	bf00      	nop
 8006234:	2000459c 	.word	0x2000459c
 8006238:	40013800 	.word	0x40013800

0800623c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800623c:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 800623e:	480c      	ldr	r0, [pc, #48]	; (8006270 <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;
 8006240:	4b0c      	ldr	r3, [pc, #48]	; (8006274 <MX_USART2_UART_Init+0x38>)
 8006242:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8006246:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800624a:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800624c:	2300      	movs	r3, #0
 800624e:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006250:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006252:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006254:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006256:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006258:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800625a:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800625c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800625e:	f7fd f96d 	bl	800353c <HAL_UART_Init>
 8006262:	b118      	cbz	r0, 800626c <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8006264:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8006268:	f7ff beb9 	b.w	8005fde <Error_Handler>
 800626c:	bd08      	pop	{r3, pc}
 800626e:	bf00      	nop
 8006270:	20004614 	.word	0x20004614
 8006274:	40004400 	.word	0x40004400

08006278 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006278:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800627a:	2214      	movs	r2, #20
{
 800627c:	b08a      	sub	sp, #40	; 0x28
 800627e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006280:	2100      	movs	r1, #0
 8006282:	eb0d 0002 	add.w	r0, sp, r2
 8006286:	f000 f8b1 	bl	80063ec <memset>
  if(uartHandle->Instance==USART1)
 800628a:	6823      	ldr	r3, [r4, #0]
 800628c:	4a1e      	ldr	r2, [pc, #120]	; (8006308 <HAL_UART_MspInit+0x90>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d122      	bne.n	80062d8 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006292:	4b1e      	ldr	r3, [pc, #120]	; (800630c <HAL_UART_MspInit+0x94>)
 8006294:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006296:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800629a:	661a      	str	r2, [r3, #96]	; 0x60
 800629c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800629e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80062a2:	9201      	str	r2, [sp, #4]
 80062a4:	9a01      	ldr	r2, [sp, #4]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80062a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80062a8:	f042 0201 	orr.w	r2, r2, #1
 80062ac:	64da      	str	r2, [r3, #76]	; 0x4c
 80062ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062b0:	f003 0301 	and.w	r3, r3, #1
 80062b4:	9302      	str	r3, [sp, #8]
 80062b6:	9b02      	ldr	r3, [sp, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80062b8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80062bc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062be:	2302      	movs	r3, #2
 80062c0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80062c2:	2303      	movs	r3, #3
 80062c4:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80062c6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80062c8:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80062ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80062ce:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80062d0:	f7fa ffca 	bl	8001268 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80062d4:	b00a      	add	sp, #40	; 0x28
 80062d6:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART2)
 80062d8:	4a0d      	ldr	r2, [pc, #52]	; (8006310 <HAL_UART_MspInit+0x98>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d1fa      	bne.n	80062d4 <HAL_UART_MspInit+0x5c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80062de:	4b0b      	ldr	r3, [pc, #44]	; (800630c <HAL_UART_MspInit+0x94>)
 80062e0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80062e2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80062e6:	659a      	str	r2, [r3, #88]	; 0x58
 80062e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80062ea:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80062ee:	9203      	str	r2, [sp, #12]
 80062f0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80062f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80062f4:	f042 0201 	orr.w	r2, r2, #1
 80062f8:	64da      	str	r2, [r3, #76]	; 0x4c
 80062fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062fc:	f003 0301 	and.w	r3, r3, #1
 8006300:	9304      	str	r3, [sp, #16]
 8006302:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8006304:	230c      	movs	r3, #12
 8006306:	e7d9      	b.n	80062bc <HAL_UART_MspInit+0x44>
 8006308:	40013800 	.word	0x40013800
 800630c:	40021000 	.word	0x40021000
 8006310:	40004400 	.word	0x40004400

08006314 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006314:	f8df d034 	ldr.w	sp, [pc, #52]	; 800634c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006318:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800631a:	e003      	b.n	8006324 <LoopCopyDataInit>

0800631c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800631c:	4b0c      	ldr	r3, [pc, #48]	; (8006350 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800631e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006320:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006322:	3104      	adds	r1, #4

08006324 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006324:	480b      	ldr	r0, [pc, #44]	; (8006354 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006326:	4b0c      	ldr	r3, [pc, #48]	; (8006358 <LoopForever+0xe>)
	adds	r2, r0, r1
 8006328:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800632a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800632c:	d3f6      	bcc.n	800631c <CopyDataInit>
	ldr	r2, =_sbss
 800632e:	4a0b      	ldr	r2, [pc, #44]	; (800635c <LoopForever+0x12>)
	b	LoopFillZerobss
 8006330:	e002      	b.n	8006338 <LoopFillZerobss>

08006332 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006332:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006334:	f842 3b04 	str.w	r3, [r2], #4

08006338 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006338:	4b09      	ldr	r3, [pc, #36]	; (8006360 <LoopForever+0x16>)
	cmp	r2, r3
 800633a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800633c:	d3f9      	bcc.n	8006332 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800633e:	f7ff ff3b 	bl	80061b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006342:	f000 f815 	bl	8006370 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006346:	f7ff fe1b 	bl	8005f80 <main>

0800634a <LoopForever>:

LoopForever:
    b LoopForever
 800634a:	e7fe      	b.n	800634a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800634c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8006350:	08007198 	.word	0x08007198
	ldr	r0, =_sdata
 8006354:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006358:	200001fc 	.word	0x200001fc
	ldr	r2, =_sbss
 800635c:	200001fc 	.word	0x200001fc
	ldr	r3, = _ebss
 8006360:	20004690 	.word	0x20004690

08006364 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006364:	e7fe      	b.n	8006364 <ADC1_2_IRQHandler>

08006366 <atoi>:
 8006366:	220a      	movs	r2, #10
 8006368:	2100      	movs	r1, #0
 800636a:	f000 b915 	b.w	8006598 <strtol>
	...

08006370 <__libc_init_array>:
 8006370:	b570      	push	{r4, r5, r6, lr}
 8006372:	4e0d      	ldr	r6, [pc, #52]	; (80063a8 <__libc_init_array+0x38>)
 8006374:	4c0d      	ldr	r4, [pc, #52]	; (80063ac <__libc_init_array+0x3c>)
 8006376:	1ba4      	subs	r4, r4, r6
 8006378:	10a4      	asrs	r4, r4, #2
 800637a:	2500      	movs	r5, #0
 800637c:	42a5      	cmp	r5, r4
 800637e:	d109      	bne.n	8006394 <__libc_init_array+0x24>
 8006380:	4e0b      	ldr	r6, [pc, #44]	; (80063b0 <__libc_init_array+0x40>)
 8006382:	4c0c      	ldr	r4, [pc, #48]	; (80063b4 <__libc_init_array+0x44>)
 8006384:	f000 fd86 	bl	8006e94 <_init>
 8006388:	1ba4      	subs	r4, r4, r6
 800638a:	10a4      	asrs	r4, r4, #2
 800638c:	2500      	movs	r5, #0
 800638e:	42a5      	cmp	r5, r4
 8006390:	d105      	bne.n	800639e <__libc_init_array+0x2e>
 8006392:	bd70      	pop	{r4, r5, r6, pc}
 8006394:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006398:	4798      	blx	r3
 800639a:	3501      	adds	r5, #1
 800639c:	e7ee      	b.n	800637c <__libc_init_array+0xc>
 800639e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063a2:	4798      	blx	r3
 80063a4:	3501      	adds	r5, #1
 80063a6:	e7f2      	b.n	800638e <__libc_init_array+0x1e>
 80063a8:	08007190 	.word	0x08007190
 80063ac:	08007190 	.word	0x08007190
 80063b0:	08007190 	.word	0x08007190
 80063b4:	08007194 	.word	0x08007194

080063b8 <__itoa>:
 80063b8:	1e93      	subs	r3, r2, #2
 80063ba:	2b22      	cmp	r3, #34	; 0x22
 80063bc:	b510      	push	{r4, lr}
 80063be:	460c      	mov	r4, r1
 80063c0:	d904      	bls.n	80063cc <__itoa+0x14>
 80063c2:	2300      	movs	r3, #0
 80063c4:	700b      	strb	r3, [r1, #0]
 80063c6:	461c      	mov	r4, r3
 80063c8:	4620      	mov	r0, r4
 80063ca:	bd10      	pop	{r4, pc}
 80063cc:	2a0a      	cmp	r2, #10
 80063ce:	d109      	bne.n	80063e4 <__itoa+0x2c>
 80063d0:	2800      	cmp	r0, #0
 80063d2:	da07      	bge.n	80063e4 <__itoa+0x2c>
 80063d4:	232d      	movs	r3, #45	; 0x2d
 80063d6:	700b      	strb	r3, [r1, #0]
 80063d8:	4240      	negs	r0, r0
 80063da:	2101      	movs	r1, #1
 80063dc:	4421      	add	r1, r4
 80063de:	f000 f8f1 	bl	80065c4 <__utoa>
 80063e2:	e7f1      	b.n	80063c8 <__itoa+0x10>
 80063e4:	2100      	movs	r1, #0
 80063e6:	e7f9      	b.n	80063dc <__itoa+0x24>

080063e8 <itoa>:
 80063e8:	f7ff bfe6 	b.w	80063b8 <__itoa>

080063ec <memset>:
 80063ec:	4402      	add	r2, r0
 80063ee:	4603      	mov	r3, r0
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d100      	bne.n	80063f6 <memset+0xa>
 80063f4:	4770      	bx	lr
 80063f6:	f803 1b01 	strb.w	r1, [r3], #1
 80063fa:	e7f9      	b.n	80063f0 <memset+0x4>

080063fc <siprintf>:
 80063fc:	b40e      	push	{r1, r2, r3}
 80063fe:	b500      	push	{lr}
 8006400:	b09c      	sub	sp, #112	; 0x70
 8006402:	f44f 7102 	mov.w	r1, #520	; 0x208
 8006406:	ab1d      	add	r3, sp, #116	; 0x74
 8006408:	f8ad 1014 	strh.w	r1, [sp, #20]
 800640c:	9002      	str	r0, [sp, #8]
 800640e:	9006      	str	r0, [sp, #24]
 8006410:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006414:	480a      	ldr	r0, [pc, #40]	; (8006440 <siprintf+0x44>)
 8006416:	9104      	str	r1, [sp, #16]
 8006418:	9107      	str	r1, [sp, #28]
 800641a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800641e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006422:	f8ad 1016 	strh.w	r1, [sp, #22]
 8006426:	6800      	ldr	r0, [r0, #0]
 8006428:	9301      	str	r3, [sp, #4]
 800642a:	a902      	add	r1, sp, #8
 800642c:	f000 f97a 	bl	8006724 <_svfiprintf_r>
 8006430:	9b02      	ldr	r3, [sp, #8]
 8006432:	2200      	movs	r2, #0
 8006434:	701a      	strb	r2, [r3, #0]
 8006436:	b01c      	add	sp, #112	; 0x70
 8006438:	f85d eb04 	ldr.w	lr, [sp], #4
 800643c:	b003      	add	sp, #12
 800643e:	4770      	bx	lr
 8006440:	2000002c 	.word	0x2000002c

08006444 <strcat>:
 8006444:	b510      	push	{r4, lr}
 8006446:	4602      	mov	r2, r0
 8006448:	4613      	mov	r3, r2
 800644a:	3201      	adds	r2, #1
 800644c:	781c      	ldrb	r4, [r3, #0]
 800644e:	2c00      	cmp	r4, #0
 8006450:	d1fa      	bne.n	8006448 <strcat+0x4>
 8006452:	3b01      	subs	r3, #1
 8006454:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006458:	f803 2f01 	strb.w	r2, [r3, #1]!
 800645c:	2a00      	cmp	r2, #0
 800645e:	d1f9      	bne.n	8006454 <strcat+0x10>
 8006460:	bd10      	pop	{r4, pc}

08006462 <strstr>:
 8006462:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006464:	7803      	ldrb	r3, [r0, #0]
 8006466:	b133      	cbz	r3, 8006476 <strstr+0x14>
 8006468:	4603      	mov	r3, r0
 800646a:	4618      	mov	r0, r3
 800646c:	1c5e      	adds	r6, r3, #1
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	b933      	cbnz	r3, 8006480 <strstr+0x1e>
 8006472:	4618      	mov	r0, r3
 8006474:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006476:	780b      	ldrb	r3, [r1, #0]
 8006478:	2b00      	cmp	r3, #0
 800647a:	bf18      	it	ne
 800647c:	2000      	movne	r0, #0
 800647e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006480:	1e4d      	subs	r5, r1, #1
 8006482:	1e44      	subs	r4, r0, #1
 8006484:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8006488:	2a00      	cmp	r2, #0
 800648a:	d0f3      	beq.n	8006474 <strstr+0x12>
 800648c:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8006490:	4297      	cmp	r7, r2
 8006492:	4633      	mov	r3, r6
 8006494:	d0f6      	beq.n	8006484 <strstr+0x22>
 8006496:	e7e8      	b.n	800646a <strstr+0x8>

08006498 <_strtol_l.isra.0>:
 8006498:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800649c:	4680      	mov	r8, r0
 800649e:	4689      	mov	r9, r1
 80064a0:	4692      	mov	sl, r2
 80064a2:	461f      	mov	r7, r3
 80064a4:	468b      	mov	fp, r1
 80064a6:	465d      	mov	r5, fp
 80064a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80064aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80064ae:	f000 f8c9 	bl	8006644 <__locale_ctype_ptr_l>
 80064b2:	4420      	add	r0, r4
 80064b4:	7846      	ldrb	r6, [r0, #1]
 80064b6:	f016 0608 	ands.w	r6, r6, #8
 80064ba:	d10b      	bne.n	80064d4 <_strtol_l.isra.0+0x3c>
 80064bc:	2c2d      	cmp	r4, #45	; 0x2d
 80064be:	d10b      	bne.n	80064d8 <_strtol_l.isra.0+0x40>
 80064c0:	782c      	ldrb	r4, [r5, #0]
 80064c2:	2601      	movs	r6, #1
 80064c4:	f10b 0502 	add.w	r5, fp, #2
 80064c8:	b167      	cbz	r7, 80064e4 <_strtol_l.isra.0+0x4c>
 80064ca:	2f10      	cmp	r7, #16
 80064cc:	d114      	bne.n	80064f8 <_strtol_l.isra.0+0x60>
 80064ce:	2c30      	cmp	r4, #48	; 0x30
 80064d0:	d00a      	beq.n	80064e8 <_strtol_l.isra.0+0x50>
 80064d2:	e011      	b.n	80064f8 <_strtol_l.isra.0+0x60>
 80064d4:	46ab      	mov	fp, r5
 80064d6:	e7e6      	b.n	80064a6 <_strtol_l.isra.0+0xe>
 80064d8:	2c2b      	cmp	r4, #43	; 0x2b
 80064da:	bf04      	itt	eq
 80064dc:	782c      	ldrbeq	r4, [r5, #0]
 80064de:	f10b 0502 	addeq.w	r5, fp, #2
 80064e2:	e7f1      	b.n	80064c8 <_strtol_l.isra.0+0x30>
 80064e4:	2c30      	cmp	r4, #48	; 0x30
 80064e6:	d127      	bne.n	8006538 <_strtol_l.isra.0+0xa0>
 80064e8:	782b      	ldrb	r3, [r5, #0]
 80064ea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80064ee:	2b58      	cmp	r3, #88	; 0x58
 80064f0:	d14b      	bne.n	800658a <_strtol_l.isra.0+0xf2>
 80064f2:	786c      	ldrb	r4, [r5, #1]
 80064f4:	2710      	movs	r7, #16
 80064f6:	3502      	adds	r5, #2
 80064f8:	2e00      	cmp	r6, #0
 80064fa:	bf0c      	ite	eq
 80064fc:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8006500:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006504:	2200      	movs	r2, #0
 8006506:	fbb1 fef7 	udiv	lr, r1, r7
 800650a:	4610      	mov	r0, r2
 800650c:	fb07 1c1e 	mls	ip, r7, lr, r1
 8006510:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006514:	2b09      	cmp	r3, #9
 8006516:	d811      	bhi.n	800653c <_strtol_l.isra.0+0xa4>
 8006518:	461c      	mov	r4, r3
 800651a:	42a7      	cmp	r7, r4
 800651c:	dd1d      	ble.n	800655a <_strtol_l.isra.0+0xc2>
 800651e:	1c53      	adds	r3, r2, #1
 8006520:	d007      	beq.n	8006532 <_strtol_l.isra.0+0x9a>
 8006522:	4586      	cmp	lr, r0
 8006524:	d316      	bcc.n	8006554 <_strtol_l.isra.0+0xbc>
 8006526:	d101      	bne.n	800652c <_strtol_l.isra.0+0x94>
 8006528:	45a4      	cmp	ip, r4
 800652a:	db13      	blt.n	8006554 <_strtol_l.isra.0+0xbc>
 800652c:	fb00 4007 	mla	r0, r0, r7, r4
 8006530:	2201      	movs	r2, #1
 8006532:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006536:	e7eb      	b.n	8006510 <_strtol_l.isra.0+0x78>
 8006538:	270a      	movs	r7, #10
 800653a:	e7dd      	b.n	80064f8 <_strtol_l.isra.0+0x60>
 800653c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006540:	2b19      	cmp	r3, #25
 8006542:	d801      	bhi.n	8006548 <_strtol_l.isra.0+0xb0>
 8006544:	3c37      	subs	r4, #55	; 0x37
 8006546:	e7e8      	b.n	800651a <_strtol_l.isra.0+0x82>
 8006548:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800654c:	2b19      	cmp	r3, #25
 800654e:	d804      	bhi.n	800655a <_strtol_l.isra.0+0xc2>
 8006550:	3c57      	subs	r4, #87	; 0x57
 8006552:	e7e2      	b.n	800651a <_strtol_l.isra.0+0x82>
 8006554:	f04f 32ff 	mov.w	r2, #4294967295
 8006558:	e7eb      	b.n	8006532 <_strtol_l.isra.0+0x9a>
 800655a:	1c53      	adds	r3, r2, #1
 800655c:	d108      	bne.n	8006570 <_strtol_l.isra.0+0xd8>
 800655e:	2322      	movs	r3, #34	; 0x22
 8006560:	f8c8 3000 	str.w	r3, [r8]
 8006564:	4608      	mov	r0, r1
 8006566:	f1ba 0f00 	cmp.w	sl, #0
 800656a:	d107      	bne.n	800657c <_strtol_l.isra.0+0xe4>
 800656c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006570:	b106      	cbz	r6, 8006574 <_strtol_l.isra.0+0xdc>
 8006572:	4240      	negs	r0, r0
 8006574:	f1ba 0f00 	cmp.w	sl, #0
 8006578:	d00c      	beq.n	8006594 <_strtol_l.isra.0+0xfc>
 800657a:	b122      	cbz	r2, 8006586 <_strtol_l.isra.0+0xee>
 800657c:	3d01      	subs	r5, #1
 800657e:	f8ca 5000 	str.w	r5, [sl]
 8006582:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006586:	464d      	mov	r5, r9
 8006588:	e7f9      	b.n	800657e <_strtol_l.isra.0+0xe6>
 800658a:	2430      	movs	r4, #48	; 0x30
 800658c:	2f00      	cmp	r7, #0
 800658e:	d1b3      	bne.n	80064f8 <_strtol_l.isra.0+0x60>
 8006590:	2708      	movs	r7, #8
 8006592:	e7b1      	b.n	80064f8 <_strtol_l.isra.0+0x60>
 8006594:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006598 <strtol>:
 8006598:	4b08      	ldr	r3, [pc, #32]	; (80065bc <strtol+0x24>)
 800659a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800659c:	681c      	ldr	r4, [r3, #0]
 800659e:	4d08      	ldr	r5, [pc, #32]	; (80065c0 <strtol+0x28>)
 80065a0:	6a23      	ldr	r3, [r4, #32]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	bf08      	it	eq
 80065a6:	462b      	moveq	r3, r5
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	4613      	mov	r3, r2
 80065ac:	460a      	mov	r2, r1
 80065ae:	4601      	mov	r1, r0
 80065b0:	4620      	mov	r0, r4
 80065b2:	f7ff ff71 	bl	8006498 <_strtol_l.isra.0>
 80065b6:	b003      	add	sp, #12
 80065b8:	bd30      	pop	{r4, r5, pc}
 80065ba:	bf00      	nop
 80065bc:	2000002c 	.word	0x2000002c
 80065c0:	20000090 	.word	0x20000090

080065c4 <__utoa>:
 80065c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065c6:	4c1e      	ldr	r4, [pc, #120]	; (8006640 <__utoa+0x7c>)
 80065c8:	b08b      	sub	sp, #44	; 0x2c
 80065ca:	4603      	mov	r3, r0
 80065cc:	460f      	mov	r7, r1
 80065ce:	466d      	mov	r5, sp
 80065d0:	f104 0e20 	add.w	lr, r4, #32
 80065d4:	6820      	ldr	r0, [r4, #0]
 80065d6:	6861      	ldr	r1, [r4, #4]
 80065d8:	462e      	mov	r6, r5
 80065da:	c603      	stmia	r6!, {r0, r1}
 80065dc:	3408      	adds	r4, #8
 80065de:	4574      	cmp	r4, lr
 80065e0:	4635      	mov	r5, r6
 80065e2:	d1f7      	bne.n	80065d4 <__utoa+0x10>
 80065e4:	7921      	ldrb	r1, [r4, #4]
 80065e6:	7131      	strb	r1, [r6, #4]
 80065e8:	1e91      	subs	r1, r2, #2
 80065ea:	6820      	ldr	r0, [r4, #0]
 80065ec:	6030      	str	r0, [r6, #0]
 80065ee:	2922      	cmp	r1, #34	; 0x22
 80065f0:	f04f 0100 	mov.w	r1, #0
 80065f4:	d904      	bls.n	8006600 <__utoa+0x3c>
 80065f6:	7039      	strb	r1, [r7, #0]
 80065f8:	460f      	mov	r7, r1
 80065fa:	4638      	mov	r0, r7
 80065fc:	b00b      	add	sp, #44	; 0x2c
 80065fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006600:	1e78      	subs	r0, r7, #1
 8006602:	4606      	mov	r6, r0
 8006604:	fbb3 f5f2 	udiv	r5, r3, r2
 8006608:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800660c:	fb02 3315 	mls	r3, r2, r5, r3
 8006610:	4473      	add	r3, lr
 8006612:	1c4c      	adds	r4, r1, #1
 8006614:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006618:	f806 3f01 	strb.w	r3, [r6, #1]!
 800661c:	462b      	mov	r3, r5
 800661e:	b965      	cbnz	r5, 800663a <__utoa+0x76>
 8006620:	553d      	strb	r5, [r7, r4]
 8006622:	187a      	adds	r2, r7, r1
 8006624:	1acc      	subs	r4, r1, r3
 8006626:	42a3      	cmp	r3, r4
 8006628:	dae7      	bge.n	80065fa <__utoa+0x36>
 800662a:	7844      	ldrb	r4, [r0, #1]
 800662c:	7815      	ldrb	r5, [r2, #0]
 800662e:	f800 5f01 	strb.w	r5, [r0, #1]!
 8006632:	3301      	adds	r3, #1
 8006634:	f802 4901 	strb.w	r4, [r2], #-1
 8006638:	e7f4      	b.n	8006624 <__utoa+0x60>
 800663a:	4621      	mov	r1, r4
 800663c:	e7e2      	b.n	8006604 <__utoa+0x40>
 800663e:	bf00      	nop
 8006640:	08007024 	.word	0x08007024

08006644 <__locale_ctype_ptr_l>:
 8006644:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006648:	4770      	bx	lr

0800664a <__ascii_mbtowc>:
 800664a:	b082      	sub	sp, #8
 800664c:	b901      	cbnz	r1, 8006650 <__ascii_mbtowc+0x6>
 800664e:	a901      	add	r1, sp, #4
 8006650:	b142      	cbz	r2, 8006664 <__ascii_mbtowc+0x1a>
 8006652:	b14b      	cbz	r3, 8006668 <__ascii_mbtowc+0x1e>
 8006654:	7813      	ldrb	r3, [r2, #0]
 8006656:	600b      	str	r3, [r1, #0]
 8006658:	7812      	ldrb	r2, [r2, #0]
 800665a:	1c10      	adds	r0, r2, #0
 800665c:	bf18      	it	ne
 800665e:	2001      	movne	r0, #1
 8006660:	b002      	add	sp, #8
 8006662:	4770      	bx	lr
 8006664:	4610      	mov	r0, r2
 8006666:	e7fb      	b.n	8006660 <__ascii_mbtowc+0x16>
 8006668:	f06f 0001 	mvn.w	r0, #1
 800666c:	e7f8      	b.n	8006660 <__ascii_mbtowc+0x16>

0800666e <__ssputs_r>:
 800666e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006672:	688e      	ldr	r6, [r1, #8]
 8006674:	429e      	cmp	r6, r3
 8006676:	4682      	mov	sl, r0
 8006678:	460c      	mov	r4, r1
 800667a:	4691      	mov	r9, r2
 800667c:	4698      	mov	r8, r3
 800667e:	d835      	bhi.n	80066ec <__ssputs_r+0x7e>
 8006680:	898a      	ldrh	r2, [r1, #12]
 8006682:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006686:	d031      	beq.n	80066ec <__ssputs_r+0x7e>
 8006688:	6825      	ldr	r5, [r4, #0]
 800668a:	6909      	ldr	r1, [r1, #16]
 800668c:	1a6f      	subs	r7, r5, r1
 800668e:	6965      	ldr	r5, [r4, #20]
 8006690:	2302      	movs	r3, #2
 8006692:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006696:	fb95 f5f3 	sdiv	r5, r5, r3
 800669a:	f108 0301 	add.w	r3, r8, #1
 800669e:	443b      	add	r3, r7
 80066a0:	429d      	cmp	r5, r3
 80066a2:	bf38      	it	cc
 80066a4:	461d      	movcc	r5, r3
 80066a6:	0553      	lsls	r3, r2, #21
 80066a8:	d531      	bpl.n	800670e <__ssputs_r+0xa0>
 80066aa:	4629      	mov	r1, r5
 80066ac:	f000 fb44 	bl	8006d38 <_malloc_r>
 80066b0:	4606      	mov	r6, r0
 80066b2:	b950      	cbnz	r0, 80066ca <__ssputs_r+0x5c>
 80066b4:	230c      	movs	r3, #12
 80066b6:	f8ca 3000 	str.w	r3, [sl]
 80066ba:	89a3      	ldrh	r3, [r4, #12]
 80066bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066c0:	81a3      	strh	r3, [r4, #12]
 80066c2:	f04f 30ff 	mov.w	r0, #4294967295
 80066c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066ca:	463a      	mov	r2, r7
 80066cc:	6921      	ldr	r1, [r4, #16]
 80066ce:	f000 fac0 	bl	8006c52 <memcpy>
 80066d2:	89a3      	ldrh	r3, [r4, #12]
 80066d4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80066d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066dc:	81a3      	strh	r3, [r4, #12]
 80066de:	6126      	str	r6, [r4, #16]
 80066e0:	6165      	str	r5, [r4, #20]
 80066e2:	443e      	add	r6, r7
 80066e4:	1bed      	subs	r5, r5, r7
 80066e6:	6026      	str	r6, [r4, #0]
 80066e8:	60a5      	str	r5, [r4, #8]
 80066ea:	4646      	mov	r6, r8
 80066ec:	4546      	cmp	r6, r8
 80066ee:	bf28      	it	cs
 80066f0:	4646      	movcs	r6, r8
 80066f2:	4632      	mov	r2, r6
 80066f4:	4649      	mov	r1, r9
 80066f6:	6820      	ldr	r0, [r4, #0]
 80066f8:	f000 fab6 	bl	8006c68 <memmove>
 80066fc:	68a3      	ldr	r3, [r4, #8]
 80066fe:	1b9b      	subs	r3, r3, r6
 8006700:	60a3      	str	r3, [r4, #8]
 8006702:	6823      	ldr	r3, [r4, #0]
 8006704:	441e      	add	r6, r3
 8006706:	6026      	str	r6, [r4, #0]
 8006708:	2000      	movs	r0, #0
 800670a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800670e:	462a      	mov	r2, r5
 8006710:	f000 fb70 	bl	8006df4 <_realloc_r>
 8006714:	4606      	mov	r6, r0
 8006716:	2800      	cmp	r0, #0
 8006718:	d1e1      	bne.n	80066de <__ssputs_r+0x70>
 800671a:	6921      	ldr	r1, [r4, #16]
 800671c:	4650      	mov	r0, sl
 800671e:	f000 fabd 	bl	8006c9c <_free_r>
 8006722:	e7c7      	b.n	80066b4 <__ssputs_r+0x46>

08006724 <_svfiprintf_r>:
 8006724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006728:	b09d      	sub	sp, #116	; 0x74
 800672a:	4680      	mov	r8, r0
 800672c:	9303      	str	r3, [sp, #12]
 800672e:	898b      	ldrh	r3, [r1, #12]
 8006730:	061c      	lsls	r4, r3, #24
 8006732:	460d      	mov	r5, r1
 8006734:	4616      	mov	r6, r2
 8006736:	d50f      	bpl.n	8006758 <_svfiprintf_r+0x34>
 8006738:	690b      	ldr	r3, [r1, #16]
 800673a:	b96b      	cbnz	r3, 8006758 <_svfiprintf_r+0x34>
 800673c:	2140      	movs	r1, #64	; 0x40
 800673e:	f000 fafb 	bl	8006d38 <_malloc_r>
 8006742:	6028      	str	r0, [r5, #0]
 8006744:	6128      	str	r0, [r5, #16]
 8006746:	b928      	cbnz	r0, 8006754 <_svfiprintf_r+0x30>
 8006748:	230c      	movs	r3, #12
 800674a:	f8c8 3000 	str.w	r3, [r8]
 800674e:	f04f 30ff 	mov.w	r0, #4294967295
 8006752:	e0c5      	b.n	80068e0 <_svfiprintf_r+0x1bc>
 8006754:	2340      	movs	r3, #64	; 0x40
 8006756:	616b      	str	r3, [r5, #20]
 8006758:	2300      	movs	r3, #0
 800675a:	9309      	str	r3, [sp, #36]	; 0x24
 800675c:	2320      	movs	r3, #32
 800675e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006762:	2330      	movs	r3, #48	; 0x30
 8006764:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006768:	f04f 0b01 	mov.w	fp, #1
 800676c:	4637      	mov	r7, r6
 800676e:	463c      	mov	r4, r7
 8006770:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006774:	2b00      	cmp	r3, #0
 8006776:	d13c      	bne.n	80067f2 <_svfiprintf_r+0xce>
 8006778:	ebb7 0a06 	subs.w	sl, r7, r6
 800677c:	d00b      	beq.n	8006796 <_svfiprintf_r+0x72>
 800677e:	4653      	mov	r3, sl
 8006780:	4632      	mov	r2, r6
 8006782:	4629      	mov	r1, r5
 8006784:	4640      	mov	r0, r8
 8006786:	f7ff ff72 	bl	800666e <__ssputs_r>
 800678a:	3001      	adds	r0, #1
 800678c:	f000 80a3 	beq.w	80068d6 <_svfiprintf_r+0x1b2>
 8006790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006792:	4453      	add	r3, sl
 8006794:	9309      	str	r3, [sp, #36]	; 0x24
 8006796:	783b      	ldrb	r3, [r7, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	f000 809c 	beq.w	80068d6 <_svfiprintf_r+0x1b2>
 800679e:	2300      	movs	r3, #0
 80067a0:	f04f 32ff 	mov.w	r2, #4294967295
 80067a4:	9304      	str	r3, [sp, #16]
 80067a6:	9307      	str	r3, [sp, #28]
 80067a8:	9205      	str	r2, [sp, #20]
 80067aa:	9306      	str	r3, [sp, #24]
 80067ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80067b0:	931a      	str	r3, [sp, #104]	; 0x68
 80067b2:	2205      	movs	r2, #5
 80067b4:	7821      	ldrb	r1, [r4, #0]
 80067b6:	4850      	ldr	r0, [pc, #320]	; (80068f8 <_svfiprintf_r+0x1d4>)
 80067b8:	f7f9 fd12 	bl	80001e0 <memchr>
 80067bc:	1c67      	adds	r7, r4, #1
 80067be:	9b04      	ldr	r3, [sp, #16]
 80067c0:	b9d8      	cbnz	r0, 80067fa <_svfiprintf_r+0xd6>
 80067c2:	06d9      	lsls	r1, r3, #27
 80067c4:	bf44      	itt	mi
 80067c6:	2220      	movmi	r2, #32
 80067c8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80067cc:	071a      	lsls	r2, r3, #28
 80067ce:	bf44      	itt	mi
 80067d0:	222b      	movmi	r2, #43	; 0x2b
 80067d2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80067d6:	7822      	ldrb	r2, [r4, #0]
 80067d8:	2a2a      	cmp	r2, #42	; 0x2a
 80067da:	d016      	beq.n	800680a <_svfiprintf_r+0xe6>
 80067dc:	9a07      	ldr	r2, [sp, #28]
 80067de:	2100      	movs	r1, #0
 80067e0:	200a      	movs	r0, #10
 80067e2:	4627      	mov	r7, r4
 80067e4:	3401      	adds	r4, #1
 80067e6:	783b      	ldrb	r3, [r7, #0]
 80067e8:	3b30      	subs	r3, #48	; 0x30
 80067ea:	2b09      	cmp	r3, #9
 80067ec:	d951      	bls.n	8006892 <_svfiprintf_r+0x16e>
 80067ee:	b1c9      	cbz	r1, 8006824 <_svfiprintf_r+0x100>
 80067f0:	e011      	b.n	8006816 <_svfiprintf_r+0xf2>
 80067f2:	2b25      	cmp	r3, #37	; 0x25
 80067f4:	d0c0      	beq.n	8006778 <_svfiprintf_r+0x54>
 80067f6:	4627      	mov	r7, r4
 80067f8:	e7b9      	b.n	800676e <_svfiprintf_r+0x4a>
 80067fa:	4a3f      	ldr	r2, [pc, #252]	; (80068f8 <_svfiprintf_r+0x1d4>)
 80067fc:	1a80      	subs	r0, r0, r2
 80067fe:	fa0b f000 	lsl.w	r0, fp, r0
 8006802:	4318      	orrs	r0, r3
 8006804:	9004      	str	r0, [sp, #16]
 8006806:	463c      	mov	r4, r7
 8006808:	e7d3      	b.n	80067b2 <_svfiprintf_r+0x8e>
 800680a:	9a03      	ldr	r2, [sp, #12]
 800680c:	1d11      	adds	r1, r2, #4
 800680e:	6812      	ldr	r2, [r2, #0]
 8006810:	9103      	str	r1, [sp, #12]
 8006812:	2a00      	cmp	r2, #0
 8006814:	db01      	blt.n	800681a <_svfiprintf_r+0xf6>
 8006816:	9207      	str	r2, [sp, #28]
 8006818:	e004      	b.n	8006824 <_svfiprintf_r+0x100>
 800681a:	4252      	negs	r2, r2
 800681c:	f043 0302 	orr.w	r3, r3, #2
 8006820:	9207      	str	r2, [sp, #28]
 8006822:	9304      	str	r3, [sp, #16]
 8006824:	783b      	ldrb	r3, [r7, #0]
 8006826:	2b2e      	cmp	r3, #46	; 0x2e
 8006828:	d10e      	bne.n	8006848 <_svfiprintf_r+0x124>
 800682a:	787b      	ldrb	r3, [r7, #1]
 800682c:	2b2a      	cmp	r3, #42	; 0x2a
 800682e:	f107 0101 	add.w	r1, r7, #1
 8006832:	d132      	bne.n	800689a <_svfiprintf_r+0x176>
 8006834:	9b03      	ldr	r3, [sp, #12]
 8006836:	1d1a      	adds	r2, r3, #4
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	9203      	str	r2, [sp, #12]
 800683c:	2b00      	cmp	r3, #0
 800683e:	bfb8      	it	lt
 8006840:	f04f 33ff 	movlt.w	r3, #4294967295
 8006844:	3702      	adds	r7, #2
 8006846:	9305      	str	r3, [sp, #20]
 8006848:	4c2c      	ldr	r4, [pc, #176]	; (80068fc <_svfiprintf_r+0x1d8>)
 800684a:	7839      	ldrb	r1, [r7, #0]
 800684c:	2203      	movs	r2, #3
 800684e:	4620      	mov	r0, r4
 8006850:	f7f9 fcc6 	bl	80001e0 <memchr>
 8006854:	b138      	cbz	r0, 8006866 <_svfiprintf_r+0x142>
 8006856:	2340      	movs	r3, #64	; 0x40
 8006858:	1b00      	subs	r0, r0, r4
 800685a:	fa03 f000 	lsl.w	r0, r3, r0
 800685e:	9b04      	ldr	r3, [sp, #16]
 8006860:	4303      	orrs	r3, r0
 8006862:	9304      	str	r3, [sp, #16]
 8006864:	3701      	adds	r7, #1
 8006866:	7839      	ldrb	r1, [r7, #0]
 8006868:	4825      	ldr	r0, [pc, #148]	; (8006900 <_svfiprintf_r+0x1dc>)
 800686a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800686e:	2206      	movs	r2, #6
 8006870:	1c7e      	adds	r6, r7, #1
 8006872:	f7f9 fcb5 	bl	80001e0 <memchr>
 8006876:	2800      	cmp	r0, #0
 8006878:	d035      	beq.n	80068e6 <_svfiprintf_r+0x1c2>
 800687a:	4b22      	ldr	r3, [pc, #136]	; (8006904 <_svfiprintf_r+0x1e0>)
 800687c:	b9fb      	cbnz	r3, 80068be <_svfiprintf_r+0x19a>
 800687e:	9b03      	ldr	r3, [sp, #12]
 8006880:	3307      	adds	r3, #7
 8006882:	f023 0307 	bic.w	r3, r3, #7
 8006886:	3308      	adds	r3, #8
 8006888:	9303      	str	r3, [sp, #12]
 800688a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800688c:	444b      	add	r3, r9
 800688e:	9309      	str	r3, [sp, #36]	; 0x24
 8006890:	e76c      	b.n	800676c <_svfiprintf_r+0x48>
 8006892:	fb00 3202 	mla	r2, r0, r2, r3
 8006896:	2101      	movs	r1, #1
 8006898:	e7a3      	b.n	80067e2 <_svfiprintf_r+0xbe>
 800689a:	2300      	movs	r3, #0
 800689c:	9305      	str	r3, [sp, #20]
 800689e:	4618      	mov	r0, r3
 80068a0:	240a      	movs	r4, #10
 80068a2:	460f      	mov	r7, r1
 80068a4:	3101      	adds	r1, #1
 80068a6:	783a      	ldrb	r2, [r7, #0]
 80068a8:	3a30      	subs	r2, #48	; 0x30
 80068aa:	2a09      	cmp	r2, #9
 80068ac:	d903      	bls.n	80068b6 <_svfiprintf_r+0x192>
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d0ca      	beq.n	8006848 <_svfiprintf_r+0x124>
 80068b2:	9005      	str	r0, [sp, #20]
 80068b4:	e7c8      	b.n	8006848 <_svfiprintf_r+0x124>
 80068b6:	fb04 2000 	mla	r0, r4, r0, r2
 80068ba:	2301      	movs	r3, #1
 80068bc:	e7f1      	b.n	80068a2 <_svfiprintf_r+0x17e>
 80068be:	ab03      	add	r3, sp, #12
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	462a      	mov	r2, r5
 80068c4:	4b10      	ldr	r3, [pc, #64]	; (8006908 <_svfiprintf_r+0x1e4>)
 80068c6:	a904      	add	r1, sp, #16
 80068c8:	4640      	mov	r0, r8
 80068ca:	f3af 8000 	nop.w
 80068ce:	f1b0 3fff 	cmp.w	r0, #4294967295
 80068d2:	4681      	mov	r9, r0
 80068d4:	d1d9      	bne.n	800688a <_svfiprintf_r+0x166>
 80068d6:	89ab      	ldrh	r3, [r5, #12]
 80068d8:	065b      	lsls	r3, r3, #25
 80068da:	f53f af38 	bmi.w	800674e <_svfiprintf_r+0x2a>
 80068de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068e0:	b01d      	add	sp, #116	; 0x74
 80068e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068e6:	ab03      	add	r3, sp, #12
 80068e8:	9300      	str	r3, [sp, #0]
 80068ea:	462a      	mov	r2, r5
 80068ec:	4b06      	ldr	r3, [pc, #24]	; (8006908 <_svfiprintf_r+0x1e4>)
 80068ee:	a904      	add	r1, sp, #16
 80068f0:	4640      	mov	r0, r8
 80068f2:	f000 f881 	bl	80069f8 <_printf_i>
 80068f6:	e7ea      	b.n	80068ce <_svfiprintf_r+0x1aa>
 80068f8:	08007053 	.word	0x08007053
 80068fc:	08007059 	.word	0x08007059
 8006900:	0800705d 	.word	0x0800705d
 8006904:	00000000 	.word	0x00000000
 8006908:	0800666f 	.word	0x0800666f

0800690c <_printf_common>:
 800690c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006910:	4691      	mov	r9, r2
 8006912:	461f      	mov	r7, r3
 8006914:	688a      	ldr	r2, [r1, #8]
 8006916:	690b      	ldr	r3, [r1, #16]
 8006918:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800691c:	4293      	cmp	r3, r2
 800691e:	bfb8      	it	lt
 8006920:	4613      	movlt	r3, r2
 8006922:	f8c9 3000 	str.w	r3, [r9]
 8006926:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800692a:	4606      	mov	r6, r0
 800692c:	460c      	mov	r4, r1
 800692e:	b112      	cbz	r2, 8006936 <_printf_common+0x2a>
 8006930:	3301      	adds	r3, #1
 8006932:	f8c9 3000 	str.w	r3, [r9]
 8006936:	6823      	ldr	r3, [r4, #0]
 8006938:	0699      	lsls	r1, r3, #26
 800693a:	bf42      	ittt	mi
 800693c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006940:	3302      	addmi	r3, #2
 8006942:	f8c9 3000 	strmi.w	r3, [r9]
 8006946:	6825      	ldr	r5, [r4, #0]
 8006948:	f015 0506 	ands.w	r5, r5, #6
 800694c:	d107      	bne.n	800695e <_printf_common+0x52>
 800694e:	f104 0a19 	add.w	sl, r4, #25
 8006952:	68e3      	ldr	r3, [r4, #12]
 8006954:	f8d9 2000 	ldr.w	r2, [r9]
 8006958:	1a9b      	subs	r3, r3, r2
 800695a:	429d      	cmp	r5, r3
 800695c:	db29      	blt.n	80069b2 <_printf_common+0xa6>
 800695e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006962:	6822      	ldr	r2, [r4, #0]
 8006964:	3300      	adds	r3, #0
 8006966:	bf18      	it	ne
 8006968:	2301      	movne	r3, #1
 800696a:	0692      	lsls	r2, r2, #26
 800696c:	d42e      	bmi.n	80069cc <_printf_common+0xc0>
 800696e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006972:	4639      	mov	r1, r7
 8006974:	4630      	mov	r0, r6
 8006976:	47c0      	blx	r8
 8006978:	3001      	adds	r0, #1
 800697a:	d021      	beq.n	80069c0 <_printf_common+0xb4>
 800697c:	6823      	ldr	r3, [r4, #0]
 800697e:	68e5      	ldr	r5, [r4, #12]
 8006980:	f8d9 2000 	ldr.w	r2, [r9]
 8006984:	f003 0306 	and.w	r3, r3, #6
 8006988:	2b04      	cmp	r3, #4
 800698a:	bf08      	it	eq
 800698c:	1aad      	subeq	r5, r5, r2
 800698e:	68a3      	ldr	r3, [r4, #8]
 8006990:	6922      	ldr	r2, [r4, #16]
 8006992:	bf0c      	ite	eq
 8006994:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006998:	2500      	movne	r5, #0
 800699a:	4293      	cmp	r3, r2
 800699c:	bfc4      	itt	gt
 800699e:	1a9b      	subgt	r3, r3, r2
 80069a0:	18ed      	addgt	r5, r5, r3
 80069a2:	f04f 0900 	mov.w	r9, #0
 80069a6:	341a      	adds	r4, #26
 80069a8:	454d      	cmp	r5, r9
 80069aa:	d11b      	bne.n	80069e4 <_printf_common+0xd8>
 80069ac:	2000      	movs	r0, #0
 80069ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069b2:	2301      	movs	r3, #1
 80069b4:	4652      	mov	r2, sl
 80069b6:	4639      	mov	r1, r7
 80069b8:	4630      	mov	r0, r6
 80069ba:	47c0      	blx	r8
 80069bc:	3001      	adds	r0, #1
 80069be:	d103      	bne.n	80069c8 <_printf_common+0xbc>
 80069c0:	f04f 30ff 	mov.w	r0, #4294967295
 80069c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069c8:	3501      	adds	r5, #1
 80069ca:	e7c2      	b.n	8006952 <_printf_common+0x46>
 80069cc:	18e1      	adds	r1, r4, r3
 80069ce:	1c5a      	adds	r2, r3, #1
 80069d0:	2030      	movs	r0, #48	; 0x30
 80069d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069d6:	4422      	add	r2, r4
 80069d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069e0:	3302      	adds	r3, #2
 80069e2:	e7c4      	b.n	800696e <_printf_common+0x62>
 80069e4:	2301      	movs	r3, #1
 80069e6:	4622      	mov	r2, r4
 80069e8:	4639      	mov	r1, r7
 80069ea:	4630      	mov	r0, r6
 80069ec:	47c0      	blx	r8
 80069ee:	3001      	adds	r0, #1
 80069f0:	d0e6      	beq.n	80069c0 <_printf_common+0xb4>
 80069f2:	f109 0901 	add.w	r9, r9, #1
 80069f6:	e7d7      	b.n	80069a8 <_printf_common+0x9c>

080069f8 <_printf_i>:
 80069f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80069fc:	4617      	mov	r7, r2
 80069fe:	7e0a      	ldrb	r2, [r1, #24]
 8006a00:	b085      	sub	sp, #20
 8006a02:	2a6e      	cmp	r2, #110	; 0x6e
 8006a04:	4698      	mov	r8, r3
 8006a06:	4606      	mov	r6, r0
 8006a08:	460c      	mov	r4, r1
 8006a0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a0c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006a10:	f000 80bc 	beq.w	8006b8c <_printf_i+0x194>
 8006a14:	d81a      	bhi.n	8006a4c <_printf_i+0x54>
 8006a16:	2a63      	cmp	r2, #99	; 0x63
 8006a18:	d02e      	beq.n	8006a78 <_printf_i+0x80>
 8006a1a:	d80a      	bhi.n	8006a32 <_printf_i+0x3a>
 8006a1c:	2a00      	cmp	r2, #0
 8006a1e:	f000 80c8 	beq.w	8006bb2 <_printf_i+0x1ba>
 8006a22:	2a58      	cmp	r2, #88	; 0x58
 8006a24:	f000 808a 	beq.w	8006b3c <_printf_i+0x144>
 8006a28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a2c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006a30:	e02a      	b.n	8006a88 <_printf_i+0x90>
 8006a32:	2a64      	cmp	r2, #100	; 0x64
 8006a34:	d001      	beq.n	8006a3a <_printf_i+0x42>
 8006a36:	2a69      	cmp	r2, #105	; 0x69
 8006a38:	d1f6      	bne.n	8006a28 <_printf_i+0x30>
 8006a3a:	6821      	ldr	r1, [r4, #0]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006a42:	d023      	beq.n	8006a8c <_printf_i+0x94>
 8006a44:	1d11      	adds	r1, r2, #4
 8006a46:	6019      	str	r1, [r3, #0]
 8006a48:	6813      	ldr	r3, [r2, #0]
 8006a4a:	e027      	b.n	8006a9c <_printf_i+0xa4>
 8006a4c:	2a73      	cmp	r2, #115	; 0x73
 8006a4e:	f000 80b4 	beq.w	8006bba <_printf_i+0x1c2>
 8006a52:	d808      	bhi.n	8006a66 <_printf_i+0x6e>
 8006a54:	2a6f      	cmp	r2, #111	; 0x6f
 8006a56:	d02a      	beq.n	8006aae <_printf_i+0xb6>
 8006a58:	2a70      	cmp	r2, #112	; 0x70
 8006a5a:	d1e5      	bne.n	8006a28 <_printf_i+0x30>
 8006a5c:	680a      	ldr	r2, [r1, #0]
 8006a5e:	f042 0220 	orr.w	r2, r2, #32
 8006a62:	600a      	str	r2, [r1, #0]
 8006a64:	e003      	b.n	8006a6e <_printf_i+0x76>
 8006a66:	2a75      	cmp	r2, #117	; 0x75
 8006a68:	d021      	beq.n	8006aae <_printf_i+0xb6>
 8006a6a:	2a78      	cmp	r2, #120	; 0x78
 8006a6c:	d1dc      	bne.n	8006a28 <_printf_i+0x30>
 8006a6e:	2278      	movs	r2, #120	; 0x78
 8006a70:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006a74:	496e      	ldr	r1, [pc, #440]	; (8006c30 <_printf_i+0x238>)
 8006a76:	e064      	b.n	8006b42 <_printf_i+0x14a>
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8006a7e:	1d11      	adds	r1, r2, #4
 8006a80:	6019      	str	r1, [r3, #0]
 8006a82:	6813      	ldr	r3, [r2, #0]
 8006a84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e0a3      	b.n	8006bd4 <_printf_i+0x1dc>
 8006a8c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006a90:	f102 0104 	add.w	r1, r2, #4
 8006a94:	6019      	str	r1, [r3, #0]
 8006a96:	d0d7      	beq.n	8006a48 <_printf_i+0x50>
 8006a98:	f9b2 3000 	ldrsh.w	r3, [r2]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	da03      	bge.n	8006aa8 <_printf_i+0xb0>
 8006aa0:	222d      	movs	r2, #45	; 0x2d
 8006aa2:	425b      	negs	r3, r3
 8006aa4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006aa8:	4962      	ldr	r1, [pc, #392]	; (8006c34 <_printf_i+0x23c>)
 8006aaa:	220a      	movs	r2, #10
 8006aac:	e017      	b.n	8006ade <_printf_i+0xe6>
 8006aae:	6820      	ldr	r0, [r4, #0]
 8006ab0:	6819      	ldr	r1, [r3, #0]
 8006ab2:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006ab6:	d003      	beq.n	8006ac0 <_printf_i+0xc8>
 8006ab8:	1d08      	adds	r0, r1, #4
 8006aba:	6018      	str	r0, [r3, #0]
 8006abc:	680b      	ldr	r3, [r1, #0]
 8006abe:	e006      	b.n	8006ace <_printf_i+0xd6>
 8006ac0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006ac4:	f101 0004 	add.w	r0, r1, #4
 8006ac8:	6018      	str	r0, [r3, #0]
 8006aca:	d0f7      	beq.n	8006abc <_printf_i+0xc4>
 8006acc:	880b      	ldrh	r3, [r1, #0]
 8006ace:	4959      	ldr	r1, [pc, #356]	; (8006c34 <_printf_i+0x23c>)
 8006ad0:	2a6f      	cmp	r2, #111	; 0x6f
 8006ad2:	bf14      	ite	ne
 8006ad4:	220a      	movne	r2, #10
 8006ad6:	2208      	moveq	r2, #8
 8006ad8:	2000      	movs	r0, #0
 8006ada:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006ade:	6865      	ldr	r5, [r4, #4]
 8006ae0:	60a5      	str	r5, [r4, #8]
 8006ae2:	2d00      	cmp	r5, #0
 8006ae4:	f2c0 809c 	blt.w	8006c20 <_printf_i+0x228>
 8006ae8:	6820      	ldr	r0, [r4, #0]
 8006aea:	f020 0004 	bic.w	r0, r0, #4
 8006aee:	6020      	str	r0, [r4, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d13f      	bne.n	8006b74 <_printf_i+0x17c>
 8006af4:	2d00      	cmp	r5, #0
 8006af6:	f040 8095 	bne.w	8006c24 <_printf_i+0x22c>
 8006afa:	4675      	mov	r5, lr
 8006afc:	2a08      	cmp	r2, #8
 8006afe:	d10b      	bne.n	8006b18 <_printf_i+0x120>
 8006b00:	6823      	ldr	r3, [r4, #0]
 8006b02:	07da      	lsls	r2, r3, #31
 8006b04:	d508      	bpl.n	8006b18 <_printf_i+0x120>
 8006b06:	6923      	ldr	r3, [r4, #16]
 8006b08:	6862      	ldr	r2, [r4, #4]
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	bfde      	ittt	le
 8006b0e:	2330      	movle	r3, #48	; 0x30
 8006b10:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b14:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b18:	ebae 0305 	sub.w	r3, lr, r5
 8006b1c:	6123      	str	r3, [r4, #16]
 8006b1e:	f8cd 8000 	str.w	r8, [sp]
 8006b22:	463b      	mov	r3, r7
 8006b24:	aa03      	add	r2, sp, #12
 8006b26:	4621      	mov	r1, r4
 8006b28:	4630      	mov	r0, r6
 8006b2a:	f7ff feef 	bl	800690c <_printf_common>
 8006b2e:	3001      	adds	r0, #1
 8006b30:	d155      	bne.n	8006bde <_printf_i+0x1e6>
 8006b32:	f04f 30ff 	mov.w	r0, #4294967295
 8006b36:	b005      	add	sp, #20
 8006b38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b3c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006b40:	493c      	ldr	r1, [pc, #240]	; (8006c34 <_printf_i+0x23c>)
 8006b42:	6822      	ldr	r2, [r4, #0]
 8006b44:	6818      	ldr	r0, [r3, #0]
 8006b46:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006b4a:	f100 0504 	add.w	r5, r0, #4
 8006b4e:	601d      	str	r5, [r3, #0]
 8006b50:	d001      	beq.n	8006b56 <_printf_i+0x15e>
 8006b52:	6803      	ldr	r3, [r0, #0]
 8006b54:	e002      	b.n	8006b5c <_printf_i+0x164>
 8006b56:	0655      	lsls	r5, r2, #25
 8006b58:	d5fb      	bpl.n	8006b52 <_printf_i+0x15a>
 8006b5a:	8803      	ldrh	r3, [r0, #0]
 8006b5c:	07d0      	lsls	r0, r2, #31
 8006b5e:	bf44      	itt	mi
 8006b60:	f042 0220 	orrmi.w	r2, r2, #32
 8006b64:	6022      	strmi	r2, [r4, #0]
 8006b66:	b91b      	cbnz	r3, 8006b70 <_printf_i+0x178>
 8006b68:	6822      	ldr	r2, [r4, #0]
 8006b6a:	f022 0220 	bic.w	r2, r2, #32
 8006b6e:	6022      	str	r2, [r4, #0]
 8006b70:	2210      	movs	r2, #16
 8006b72:	e7b1      	b.n	8006ad8 <_printf_i+0xe0>
 8006b74:	4675      	mov	r5, lr
 8006b76:	fbb3 f0f2 	udiv	r0, r3, r2
 8006b7a:	fb02 3310 	mls	r3, r2, r0, r3
 8006b7e:	5ccb      	ldrb	r3, [r1, r3]
 8006b80:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006b84:	4603      	mov	r3, r0
 8006b86:	2800      	cmp	r0, #0
 8006b88:	d1f5      	bne.n	8006b76 <_printf_i+0x17e>
 8006b8a:	e7b7      	b.n	8006afc <_printf_i+0x104>
 8006b8c:	6808      	ldr	r0, [r1, #0]
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	6949      	ldr	r1, [r1, #20]
 8006b92:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006b96:	d004      	beq.n	8006ba2 <_printf_i+0x1aa>
 8006b98:	1d10      	adds	r0, r2, #4
 8006b9a:	6018      	str	r0, [r3, #0]
 8006b9c:	6813      	ldr	r3, [r2, #0]
 8006b9e:	6019      	str	r1, [r3, #0]
 8006ba0:	e007      	b.n	8006bb2 <_printf_i+0x1ba>
 8006ba2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006ba6:	f102 0004 	add.w	r0, r2, #4
 8006baa:	6018      	str	r0, [r3, #0]
 8006bac:	6813      	ldr	r3, [r2, #0]
 8006bae:	d0f6      	beq.n	8006b9e <_printf_i+0x1a6>
 8006bb0:	8019      	strh	r1, [r3, #0]
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	6123      	str	r3, [r4, #16]
 8006bb6:	4675      	mov	r5, lr
 8006bb8:	e7b1      	b.n	8006b1e <_printf_i+0x126>
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	1d11      	adds	r1, r2, #4
 8006bbe:	6019      	str	r1, [r3, #0]
 8006bc0:	6815      	ldr	r5, [r2, #0]
 8006bc2:	6862      	ldr	r2, [r4, #4]
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	f7f9 fb0a 	bl	80001e0 <memchr>
 8006bcc:	b108      	cbz	r0, 8006bd2 <_printf_i+0x1da>
 8006bce:	1b40      	subs	r0, r0, r5
 8006bd0:	6060      	str	r0, [r4, #4]
 8006bd2:	6863      	ldr	r3, [r4, #4]
 8006bd4:	6123      	str	r3, [r4, #16]
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bdc:	e79f      	b.n	8006b1e <_printf_i+0x126>
 8006bde:	6923      	ldr	r3, [r4, #16]
 8006be0:	462a      	mov	r2, r5
 8006be2:	4639      	mov	r1, r7
 8006be4:	4630      	mov	r0, r6
 8006be6:	47c0      	blx	r8
 8006be8:	3001      	adds	r0, #1
 8006bea:	d0a2      	beq.n	8006b32 <_printf_i+0x13a>
 8006bec:	6823      	ldr	r3, [r4, #0]
 8006bee:	079b      	lsls	r3, r3, #30
 8006bf0:	d507      	bpl.n	8006c02 <_printf_i+0x20a>
 8006bf2:	2500      	movs	r5, #0
 8006bf4:	f104 0919 	add.w	r9, r4, #25
 8006bf8:	68e3      	ldr	r3, [r4, #12]
 8006bfa:	9a03      	ldr	r2, [sp, #12]
 8006bfc:	1a9b      	subs	r3, r3, r2
 8006bfe:	429d      	cmp	r5, r3
 8006c00:	db05      	blt.n	8006c0e <_printf_i+0x216>
 8006c02:	68e0      	ldr	r0, [r4, #12]
 8006c04:	9b03      	ldr	r3, [sp, #12]
 8006c06:	4298      	cmp	r0, r3
 8006c08:	bfb8      	it	lt
 8006c0a:	4618      	movlt	r0, r3
 8006c0c:	e793      	b.n	8006b36 <_printf_i+0x13e>
 8006c0e:	2301      	movs	r3, #1
 8006c10:	464a      	mov	r2, r9
 8006c12:	4639      	mov	r1, r7
 8006c14:	4630      	mov	r0, r6
 8006c16:	47c0      	blx	r8
 8006c18:	3001      	adds	r0, #1
 8006c1a:	d08a      	beq.n	8006b32 <_printf_i+0x13a>
 8006c1c:	3501      	adds	r5, #1
 8006c1e:	e7eb      	b.n	8006bf8 <_printf_i+0x200>
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d1a7      	bne.n	8006b74 <_printf_i+0x17c>
 8006c24:	780b      	ldrb	r3, [r1, #0]
 8006c26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c2a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c2e:	e765      	b.n	8006afc <_printf_i+0x104>
 8006c30:	08007075 	.word	0x08007075
 8006c34:	08007064 	.word	0x08007064

08006c38 <__ascii_wctomb>:
 8006c38:	b149      	cbz	r1, 8006c4e <__ascii_wctomb+0x16>
 8006c3a:	2aff      	cmp	r2, #255	; 0xff
 8006c3c:	bf85      	ittet	hi
 8006c3e:	238a      	movhi	r3, #138	; 0x8a
 8006c40:	6003      	strhi	r3, [r0, #0]
 8006c42:	700a      	strbls	r2, [r1, #0]
 8006c44:	f04f 30ff 	movhi.w	r0, #4294967295
 8006c48:	bf98      	it	ls
 8006c4a:	2001      	movls	r0, #1
 8006c4c:	4770      	bx	lr
 8006c4e:	4608      	mov	r0, r1
 8006c50:	4770      	bx	lr

08006c52 <memcpy>:
 8006c52:	b510      	push	{r4, lr}
 8006c54:	1e43      	subs	r3, r0, #1
 8006c56:	440a      	add	r2, r1
 8006c58:	4291      	cmp	r1, r2
 8006c5a:	d100      	bne.n	8006c5e <memcpy+0xc>
 8006c5c:	bd10      	pop	{r4, pc}
 8006c5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c66:	e7f7      	b.n	8006c58 <memcpy+0x6>

08006c68 <memmove>:
 8006c68:	4288      	cmp	r0, r1
 8006c6a:	b510      	push	{r4, lr}
 8006c6c:	eb01 0302 	add.w	r3, r1, r2
 8006c70:	d803      	bhi.n	8006c7a <memmove+0x12>
 8006c72:	1e42      	subs	r2, r0, #1
 8006c74:	4299      	cmp	r1, r3
 8006c76:	d10c      	bne.n	8006c92 <memmove+0x2a>
 8006c78:	bd10      	pop	{r4, pc}
 8006c7a:	4298      	cmp	r0, r3
 8006c7c:	d2f9      	bcs.n	8006c72 <memmove+0xa>
 8006c7e:	1881      	adds	r1, r0, r2
 8006c80:	1ad2      	subs	r2, r2, r3
 8006c82:	42d3      	cmn	r3, r2
 8006c84:	d100      	bne.n	8006c88 <memmove+0x20>
 8006c86:	bd10      	pop	{r4, pc}
 8006c88:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c8c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006c90:	e7f7      	b.n	8006c82 <memmove+0x1a>
 8006c92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c96:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006c9a:	e7eb      	b.n	8006c74 <memmove+0xc>

08006c9c <_free_r>:
 8006c9c:	b538      	push	{r3, r4, r5, lr}
 8006c9e:	4605      	mov	r5, r0
 8006ca0:	2900      	cmp	r1, #0
 8006ca2:	d045      	beq.n	8006d30 <_free_r+0x94>
 8006ca4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ca8:	1f0c      	subs	r4, r1, #4
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	bfb8      	it	lt
 8006cae:	18e4      	addlt	r4, r4, r3
 8006cb0:	f000 f8d6 	bl	8006e60 <__malloc_lock>
 8006cb4:	4a1f      	ldr	r2, [pc, #124]	; (8006d34 <_free_r+0x98>)
 8006cb6:	6813      	ldr	r3, [r2, #0]
 8006cb8:	4610      	mov	r0, r2
 8006cba:	b933      	cbnz	r3, 8006cca <_free_r+0x2e>
 8006cbc:	6063      	str	r3, [r4, #4]
 8006cbe:	6014      	str	r4, [r2, #0]
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006cc6:	f000 b8cc 	b.w	8006e62 <__malloc_unlock>
 8006cca:	42a3      	cmp	r3, r4
 8006ccc:	d90c      	bls.n	8006ce8 <_free_r+0x4c>
 8006cce:	6821      	ldr	r1, [r4, #0]
 8006cd0:	1862      	adds	r2, r4, r1
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	bf04      	itt	eq
 8006cd6:	681a      	ldreq	r2, [r3, #0]
 8006cd8:	685b      	ldreq	r3, [r3, #4]
 8006cda:	6063      	str	r3, [r4, #4]
 8006cdc:	bf04      	itt	eq
 8006cde:	1852      	addeq	r2, r2, r1
 8006ce0:	6022      	streq	r2, [r4, #0]
 8006ce2:	6004      	str	r4, [r0, #0]
 8006ce4:	e7ec      	b.n	8006cc0 <_free_r+0x24>
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	685a      	ldr	r2, [r3, #4]
 8006cea:	b10a      	cbz	r2, 8006cf0 <_free_r+0x54>
 8006cec:	42a2      	cmp	r2, r4
 8006cee:	d9fa      	bls.n	8006ce6 <_free_r+0x4a>
 8006cf0:	6819      	ldr	r1, [r3, #0]
 8006cf2:	1858      	adds	r0, r3, r1
 8006cf4:	42a0      	cmp	r0, r4
 8006cf6:	d10b      	bne.n	8006d10 <_free_r+0x74>
 8006cf8:	6820      	ldr	r0, [r4, #0]
 8006cfa:	4401      	add	r1, r0
 8006cfc:	1858      	adds	r0, r3, r1
 8006cfe:	4282      	cmp	r2, r0
 8006d00:	6019      	str	r1, [r3, #0]
 8006d02:	d1dd      	bne.n	8006cc0 <_free_r+0x24>
 8006d04:	6810      	ldr	r0, [r2, #0]
 8006d06:	6852      	ldr	r2, [r2, #4]
 8006d08:	605a      	str	r2, [r3, #4]
 8006d0a:	4401      	add	r1, r0
 8006d0c:	6019      	str	r1, [r3, #0]
 8006d0e:	e7d7      	b.n	8006cc0 <_free_r+0x24>
 8006d10:	d902      	bls.n	8006d18 <_free_r+0x7c>
 8006d12:	230c      	movs	r3, #12
 8006d14:	602b      	str	r3, [r5, #0]
 8006d16:	e7d3      	b.n	8006cc0 <_free_r+0x24>
 8006d18:	6820      	ldr	r0, [r4, #0]
 8006d1a:	1821      	adds	r1, r4, r0
 8006d1c:	428a      	cmp	r2, r1
 8006d1e:	bf04      	itt	eq
 8006d20:	6811      	ldreq	r1, [r2, #0]
 8006d22:	6852      	ldreq	r2, [r2, #4]
 8006d24:	6062      	str	r2, [r4, #4]
 8006d26:	bf04      	itt	eq
 8006d28:	1809      	addeq	r1, r1, r0
 8006d2a:	6021      	streq	r1, [r4, #0]
 8006d2c:	605c      	str	r4, [r3, #4]
 8006d2e:	e7c7      	b.n	8006cc0 <_free_r+0x24>
 8006d30:	bd38      	pop	{r3, r4, r5, pc}
 8006d32:	bf00      	nop
 8006d34:	2000024c 	.word	0x2000024c

08006d38 <_malloc_r>:
 8006d38:	b570      	push	{r4, r5, r6, lr}
 8006d3a:	1ccd      	adds	r5, r1, #3
 8006d3c:	f025 0503 	bic.w	r5, r5, #3
 8006d40:	3508      	adds	r5, #8
 8006d42:	2d0c      	cmp	r5, #12
 8006d44:	bf38      	it	cc
 8006d46:	250c      	movcc	r5, #12
 8006d48:	2d00      	cmp	r5, #0
 8006d4a:	4606      	mov	r6, r0
 8006d4c:	db01      	blt.n	8006d52 <_malloc_r+0x1a>
 8006d4e:	42a9      	cmp	r1, r5
 8006d50:	d903      	bls.n	8006d5a <_malloc_r+0x22>
 8006d52:	230c      	movs	r3, #12
 8006d54:	6033      	str	r3, [r6, #0]
 8006d56:	2000      	movs	r0, #0
 8006d58:	bd70      	pop	{r4, r5, r6, pc}
 8006d5a:	f000 f881 	bl	8006e60 <__malloc_lock>
 8006d5e:	4a23      	ldr	r2, [pc, #140]	; (8006dec <_malloc_r+0xb4>)
 8006d60:	6814      	ldr	r4, [r2, #0]
 8006d62:	4621      	mov	r1, r4
 8006d64:	b991      	cbnz	r1, 8006d8c <_malloc_r+0x54>
 8006d66:	4c22      	ldr	r4, [pc, #136]	; (8006df0 <_malloc_r+0xb8>)
 8006d68:	6823      	ldr	r3, [r4, #0]
 8006d6a:	b91b      	cbnz	r3, 8006d74 <_malloc_r+0x3c>
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	f000 f867 	bl	8006e40 <_sbrk_r>
 8006d72:	6020      	str	r0, [r4, #0]
 8006d74:	4629      	mov	r1, r5
 8006d76:	4630      	mov	r0, r6
 8006d78:	f000 f862 	bl	8006e40 <_sbrk_r>
 8006d7c:	1c43      	adds	r3, r0, #1
 8006d7e:	d126      	bne.n	8006dce <_malloc_r+0x96>
 8006d80:	230c      	movs	r3, #12
 8006d82:	6033      	str	r3, [r6, #0]
 8006d84:	4630      	mov	r0, r6
 8006d86:	f000 f86c 	bl	8006e62 <__malloc_unlock>
 8006d8a:	e7e4      	b.n	8006d56 <_malloc_r+0x1e>
 8006d8c:	680b      	ldr	r3, [r1, #0]
 8006d8e:	1b5b      	subs	r3, r3, r5
 8006d90:	d41a      	bmi.n	8006dc8 <_malloc_r+0x90>
 8006d92:	2b0b      	cmp	r3, #11
 8006d94:	d90f      	bls.n	8006db6 <_malloc_r+0x7e>
 8006d96:	600b      	str	r3, [r1, #0]
 8006d98:	50cd      	str	r5, [r1, r3]
 8006d9a:	18cc      	adds	r4, r1, r3
 8006d9c:	4630      	mov	r0, r6
 8006d9e:	f000 f860 	bl	8006e62 <__malloc_unlock>
 8006da2:	f104 000b 	add.w	r0, r4, #11
 8006da6:	1d23      	adds	r3, r4, #4
 8006da8:	f020 0007 	bic.w	r0, r0, #7
 8006dac:	1ac3      	subs	r3, r0, r3
 8006dae:	d01b      	beq.n	8006de8 <_malloc_r+0xb0>
 8006db0:	425a      	negs	r2, r3
 8006db2:	50e2      	str	r2, [r4, r3]
 8006db4:	bd70      	pop	{r4, r5, r6, pc}
 8006db6:	428c      	cmp	r4, r1
 8006db8:	bf0d      	iteet	eq
 8006dba:	6863      	ldreq	r3, [r4, #4]
 8006dbc:	684b      	ldrne	r3, [r1, #4]
 8006dbe:	6063      	strne	r3, [r4, #4]
 8006dc0:	6013      	streq	r3, [r2, #0]
 8006dc2:	bf18      	it	ne
 8006dc4:	460c      	movne	r4, r1
 8006dc6:	e7e9      	b.n	8006d9c <_malloc_r+0x64>
 8006dc8:	460c      	mov	r4, r1
 8006dca:	6849      	ldr	r1, [r1, #4]
 8006dcc:	e7ca      	b.n	8006d64 <_malloc_r+0x2c>
 8006dce:	1cc4      	adds	r4, r0, #3
 8006dd0:	f024 0403 	bic.w	r4, r4, #3
 8006dd4:	42a0      	cmp	r0, r4
 8006dd6:	d005      	beq.n	8006de4 <_malloc_r+0xac>
 8006dd8:	1a21      	subs	r1, r4, r0
 8006dda:	4630      	mov	r0, r6
 8006ddc:	f000 f830 	bl	8006e40 <_sbrk_r>
 8006de0:	3001      	adds	r0, #1
 8006de2:	d0cd      	beq.n	8006d80 <_malloc_r+0x48>
 8006de4:	6025      	str	r5, [r4, #0]
 8006de6:	e7d9      	b.n	8006d9c <_malloc_r+0x64>
 8006de8:	bd70      	pop	{r4, r5, r6, pc}
 8006dea:	bf00      	nop
 8006dec:	2000024c 	.word	0x2000024c
 8006df0:	20000250 	.word	0x20000250

08006df4 <_realloc_r>:
 8006df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006df6:	4607      	mov	r7, r0
 8006df8:	4614      	mov	r4, r2
 8006dfa:	460e      	mov	r6, r1
 8006dfc:	b921      	cbnz	r1, 8006e08 <_realloc_r+0x14>
 8006dfe:	4611      	mov	r1, r2
 8006e00:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006e04:	f7ff bf98 	b.w	8006d38 <_malloc_r>
 8006e08:	b922      	cbnz	r2, 8006e14 <_realloc_r+0x20>
 8006e0a:	f7ff ff47 	bl	8006c9c <_free_r>
 8006e0e:	4625      	mov	r5, r4
 8006e10:	4628      	mov	r0, r5
 8006e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e14:	f000 f826 	bl	8006e64 <_malloc_usable_size_r>
 8006e18:	4284      	cmp	r4, r0
 8006e1a:	d90f      	bls.n	8006e3c <_realloc_r+0x48>
 8006e1c:	4621      	mov	r1, r4
 8006e1e:	4638      	mov	r0, r7
 8006e20:	f7ff ff8a 	bl	8006d38 <_malloc_r>
 8006e24:	4605      	mov	r5, r0
 8006e26:	2800      	cmp	r0, #0
 8006e28:	d0f2      	beq.n	8006e10 <_realloc_r+0x1c>
 8006e2a:	4631      	mov	r1, r6
 8006e2c:	4622      	mov	r2, r4
 8006e2e:	f7ff ff10 	bl	8006c52 <memcpy>
 8006e32:	4631      	mov	r1, r6
 8006e34:	4638      	mov	r0, r7
 8006e36:	f7ff ff31 	bl	8006c9c <_free_r>
 8006e3a:	e7e9      	b.n	8006e10 <_realloc_r+0x1c>
 8006e3c:	4635      	mov	r5, r6
 8006e3e:	e7e7      	b.n	8006e10 <_realloc_r+0x1c>

08006e40 <_sbrk_r>:
 8006e40:	b538      	push	{r3, r4, r5, lr}
 8006e42:	4c06      	ldr	r4, [pc, #24]	; (8006e5c <_sbrk_r+0x1c>)
 8006e44:	2300      	movs	r3, #0
 8006e46:	4605      	mov	r5, r0
 8006e48:	4608      	mov	r0, r1
 8006e4a:	6023      	str	r3, [r4, #0]
 8006e4c:	f000 f814 	bl	8006e78 <_sbrk>
 8006e50:	1c43      	adds	r3, r0, #1
 8006e52:	d102      	bne.n	8006e5a <_sbrk_r+0x1a>
 8006e54:	6823      	ldr	r3, [r4, #0]
 8006e56:	b103      	cbz	r3, 8006e5a <_sbrk_r+0x1a>
 8006e58:	602b      	str	r3, [r5, #0]
 8006e5a:	bd38      	pop	{r3, r4, r5, pc}
 8006e5c:	2000468c 	.word	0x2000468c

08006e60 <__malloc_lock>:
 8006e60:	4770      	bx	lr

08006e62 <__malloc_unlock>:
 8006e62:	4770      	bx	lr

08006e64 <_malloc_usable_size_r>:
 8006e64:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8006e68:	2800      	cmp	r0, #0
 8006e6a:	f1a0 0004 	sub.w	r0, r0, #4
 8006e6e:	bfbc      	itt	lt
 8006e70:	580b      	ldrlt	r3, [r1, r0]
 8006e72:	18c0      	addlt	r0, r0, r3
 8006e74:	4770      	bx	lr
	...

08006e78 <_sbrk>:
 8006e78:	4b04      	ldr	r3, [pc, #16]	; (8006e8c <_sbrk+0x14>)
 8006e7a:	6819      	ldr	r1, [r3, #0]
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	b909      	cbnz	r1, 8006e84 <_sbrk+0xc>
 8006e80:	4903      	ldr	r1, [pc, #12]	; (8006e90 <_sbrk+0x18>)
 8006e82:	6019      	str	r1, [r3, #0]
 8006e84:	6818      	ldr	r0, [r3, #0]
 8006e86:	4402      	add	r2, r0
 8006e88:	601a      	str	r2, [r3, #0]
 8006e8a:	4770      	bx	lr
 8006e8c:	20000254 	.word	0x20000254
 8006e90:	20004690 	.word	0x20004690

08006e94 <_init>:
 8006e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e96:	bf00      	nop
 8006e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e9a:	bc08      	pop	{r3}
 8006e9c:	469e      	mov	lr, r3
 8006e9e:	4770      	bx	lr

08006ea0 <_fini>:
 8006ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ea2:	bf00      	nop
 8006ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ea6:	bc08      	pop	{r3}
 8006ea8:	469e      	mov	lr, r3
 8006eaa:	4770      	bx	lr
