Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar 31 01:26:53 2025
| Host         : DESKTOP-T92VI6B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rapid_soc_timing_summary_routed.rpt -pb rapid_soc_timing_summary_routed.pb -rpx rapid_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rapid_soc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     825         
TIMING-16  Warning           Large setup violation           82          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1017)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2426)
5. checking no_input_delay (1)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1017)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_reset (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_stage/iv_instruction_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_stage/iv_instruction_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_stage/iv_instruction_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_stage/iv_instruction_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_stage/iv_instruction_reg[6]/Q (HIGH)

 There are 800 register/latch pins with no clock driven by root clock pin: cpu_clk_div/out_clk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: lcd/mux/selectClockDivider/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2426)
---------------------------------------------------
 There are 2426 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 26 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.229     -208.208                    214                  356        0.106        0.000                      0                  356        4.500        0.000                       0                   149  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
ext_100mhz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ext_100mhz         -2.229     -208.208                    214                  356        0.106        0.000                      0                  356        4.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ext_100mhz                  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ext_100mhz                  
(none)                      ext_100mhz    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ext_100mhz
  To Clock:  ext_100mhz

Setup :          214  Failing Endpoints,  Worst Slack       -2.229ns,  Total Violation     -208.208ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.229ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 3.000ns (25.639%)  route 8.701ns (74.361%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.727     6.741    cpu/memory_unit/doutb[7]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.865 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.547     7.412    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.536 f  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=21, routed)          0.623     8.159    cpu/memory_unit/mem_rd_output[11]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.283 f  cpu/memory_unit/iv_data_in[11]_i_9/O
                         net (fo=25, routed)          0.946     9.229    cpu/ex_stage/forward_rs1[11]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.353 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    10.034    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.554 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.554    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.671    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    11.709    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.833 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    12.416    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.540 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    12.991    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.115 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    13.608    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    14.223    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.347 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    15.144    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.462    15.730    <hidden>
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.124    15.854 r  <hidden>
                         net (fo=2, routed)           0.979    16.833    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.482    14.823    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.604    <hidden>
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -16.833    
  -------------------------------------------------------------------
                         slack                                 -2.229    

Slack (VIOLATED) :        -2.169ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 2.876ns (24.894%)  route 8.677ns (75.106%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.727     6.741    cpu/memory_unit/doutb[7]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.865 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.547     7.412    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.536 f  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=21, routed)          0.623     8.159    cpu/memory_unit/mem_rd_output[11]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.283 f  cpu/memory_unit/iv_data_in[11]_i_9/O
                         net (fo=25, routed)          0.946     9.229    cpu/ex_stage/forward_rs1[11]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.353 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    10.034    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.554 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.554    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.671    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    11.709    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.833 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    12.416    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.540 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    12.991    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.115 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    13.608    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    14.223    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.347 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    15.144    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          1.417    16.685    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.482    14.823    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.515    <hidden>
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -16.685    
  -------------------------------------------------------------------
                         slack                                 -2.169    

Slack (VIOLATED) :        -2.145ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.523ns  (logic 2.876ns (24.959%)  route 8.647ns (75.041%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.727     6.741    cpu/memory_unit/doutb[7]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.865 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.547     7.412    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.536 f  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=21, routed)          0.623     8.159    cpu/memory_unit/mem_rd_output[11]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.283 f  cpu/memory_unit/iv_data_in[11]_i_9/O
                         net (fo=25, routed)          0.946     9.229    cpu/ex_stage/forward_rs1[11]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.353 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    10.034    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.554 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.554    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.671    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    11.709    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.833 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    12.416    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.540 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    12.991    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.115 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    13.608    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    14.223    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.347 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    15.144    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          1.387    16.655    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.477    14.818    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.078    
                         clock uncertainty           -0.035    15.042    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.510    <hidden>
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -16.655    
  -------------------------------------------------------------------
                         slack                                 -2.145    

Slack (VIOLATED) :        -2.122ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.589ns  (logic 3.000ns (25.886%)  route 8.589ns (74.114%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.727     6.741    cpu/memory_unit/doutb[7]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.865 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.547     7.412    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.536 f  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=21, routed)          0.623     8.159    cpu/memory_unit/mem_rd_output[11]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.283 f  cpu/memory_unit/iv_data_in[11]_i_9/O
                         net (fo=25, routed)          0.946     9.229    cpu/ex_stage/forward_rs1[11]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.353 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    10.034    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.554 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.554    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.671    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    11.709    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.833 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    12.416    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.540 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    12.991    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.115 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    13.608    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    14.223    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.347 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    15.144    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.769    16.037    <hidden>
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.124    16.161 r  <hidden>
                         net (fo=2, routed)           0.560    16.721    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.477    14.818    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.078    
                         clock uncertainty           -0.035    15.042    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.599    <hidden>
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -16.721    
  -------------------------------------------------------------------
                         slack                                 -2.122    

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.599ns  (logic 3.000ns (25.864%)  route 8.599ns (74.136%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.727     6.741    cpu/memory_unit/doutb[7]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.865 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.547     7.412    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.536 f  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=21, routed)          0.623     8.159    cpu/memory_unit/mem_rd_output[11]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.283 f  cpu/memory_unit/iv_data_in[11]_i_9/O
                         net (fo=25, routed)          0.946     9.229    cpu/ex_stage/forward_rs1[11]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.353 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    10.034    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.554 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.554    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.671    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    11.709    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.833 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    12.416    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.540 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    12.991    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.115 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    13.608    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    14.223    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.347 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    15.144    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.826    16.094    <hidden>
    SLICE_X57Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.218 r  <hidden>
                         net (fo=2, routed)           0.513    16.731    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    14.831    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.273    15.104    
                         clock uncertainty           -0.035    15.068    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.625    <hidden>
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -16.731    
  -------------------------------------------------------------------
                         slack                                 -2.106    

Slack (VIOLATED) :        -2.101ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.593ns  (logic 3.000ns (25.879%)  route 8.593ns (74.121%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.727     6.741    cpu/memory_unit/doutb[7]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.865 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.547     7.412    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.536 f  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=21, routed)          0.623     8.159    cpu/memory_unit/mem_rd_output[11]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.283 f  cpu/memory_unit/iv_data_in[11]_i_9/O
                         net (fo=25, routed)          0.946     9.229    cpu/ex_stage/forward_rs1[11]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.353 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    10.034    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.554 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.554    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.671    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    11.709    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.833 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    12.416    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.540 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    12.991    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.115 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    13.608    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    14.223    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.347 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    15.144    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.826    16.094    <hidden>
    SLICE_X57Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.218 r  <hidden>
                         net (fo=2, routed)           0.506    16.724    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.488    14.829    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.273    15.102    
                         clock uncertainty           -0.035    15.066    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.623    <hidden>
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -16.724    
  -------------------------------------------------------------------
                         slack                                 -2.101    

Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.571ns  (logic 3.000ns (25.927%)  route 8.571ns (74.073%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.727     6.741    cpu/memory_unit/doutb[7]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.865 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.547     7.412    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.536 f  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=21, routed)          0.623     8.159    cpu/memory_unit/mem_rd_output[11]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.283 f  cpu/memory_unit/iv_data_in[11]_i_9/O
                         net (fo=25, routed)          0.946     9.229    cpu/ex_stage/forward_rs1[11]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.353 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    10.034    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.554 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.554    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.671    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    11.709    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.833 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    12.416    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.540 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    12.991    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.115 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    13.608    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    14.223    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.347 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    15.144    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.411    15.679    <hidden>
    SLICE_X51Y14         LUT4 (Prop_lut4_I3_O)        0.124    15.803 r  <hidden>
                         net (fo=2, routed)           0.899    16.702    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.473    14.814    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.273    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.608    <hidden>
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -16.702    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.075ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.537ns  (logic 3.000ns (26.004%)  route 8.537ns (73.996%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.727     6.741    cpu/memory_unit/doutb[7]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.865 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.547     7.412    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.536 f  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=21, routed)          0.623     8.159    cpu/memory_unit/mem_rd_output[11]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.283 f  cpu/memory_unit/iv_data_in[11]_i_9/O
                         net (fo=25, routed)          0.946     9.229    cpu/ex_stage/forward_rs1[11]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.353 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    10.034    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.554 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.554    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.671    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    11.709    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.833 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    12.416    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.540 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    12.991    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.115 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    13.608    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    14.223    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.347 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    15.144    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.769    16.037    <hidden>
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.124    16.161 r  <hidden>
                         net (fo=2, routed)           0.508    16.669    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.471    14.812    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.072    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.593    <hidden>
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -16.669    
  -------------------------------------------------------------------
                         slack                                 -2.075    

Slack (VIOLATED) :        -2.041ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 3.000ns (26.069%)  route 8.508ns (73.931%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.727     6.741    cpu/memory_unit/doutb[7]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.865 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.547     7.412    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.536 f  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=21, routed)          0.623     8.159    cpu/memory_unit/mem_rd_output[11]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.283 f  cpu/memory_unit/iv_data_in[11]_i_9/O
                         net (fo=25, routed)          0.946     9.229    cpu/ex_stage/forward_rs1[11]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.353 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    10.034    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.554 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.554    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.671    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    11.709    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.833 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    12.416    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.540 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    12.991    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.115 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    13.608    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    14.223    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.347 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    15.144    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.462    15.730    <hidden>
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.124    15.854 r  <hidden>
                         net (fo=2, routed)           0.786    16.640    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.477    14.818    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.078    
                         clock uncertainty           -0.035    15.042    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.599    <hidden>
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -16.640    
  -------------------------------------------------------------------
                         slack                                 -2.041    

Slack (VIOLATED) :        -2.024ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.506ns  (logic 3.000ns (26.073%)  route 8.506ns (73.927%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.727     6.741    cpu/memory_unit/doutb[7]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.865 f  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.547     7.412    cpu/memory_unit/regs[1][15]_i_2_n_2
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.536 f  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=21, routed)          0.623     8.159    cpu/memory_unit/mem_rd_output[11]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.283 f  cpu/memory_unit/iv_data_in[11]_i_9/O
                         net (fo=25, routed)          0.946     9.229    cpu/ex_stage/forward_rs1[11]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.353 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    10.034    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.554 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.554    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.671    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    11.709    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.833 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    12.416    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.540 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    12.991    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.115 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    13.608    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    14.223    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.347 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    15.144    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.411    15.679    <hidden>
    SLICE_X51Y14         LUT4 (Prop_lut4_I3_O)        0.124    15.803 r  <hidden>
                         net (fo=2, routed)           0.835    16.638    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.479    14.820    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.614    <hidden>
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -16.638    
  -------------------------------------------------------------------
                         slack                                 -2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lcd/driver2/o_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/driver2/CLK
    SLICE_X65Y5          FDRE                                         r  lcd/driver2/o_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lcd/driver2/o_signal_reg[6]/Q
                         net (fo=1, routed)           0.054     1.673    lcd/mux/o_signal_reg[7]_3[6]
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.718 r  lcd/mux/o_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     1.718    lcd/mux/o_signal[6]_i_1_n_2
    SLICE_X64Y5          FDRE                                         r  lcd/mux/o_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.993    lcd/mux/CLK
    SLICE_X64Y5          FDRE                                         r  lcd/mux/o_signal_reg[6]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X64Y5          FDRE (Hold_fdre_C_D)         0.121     1.612    lcd/mux/o_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 lcd/driver2/o_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/driver2/CLK
    SLICE_X65Y5          FDRE                                         r  lcd/driver2/o_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lcd/driver2/o_signal_reg[0]/Q
                         net (fo=1, routed)           0.056     1.675    lcd/mux/o_signal_reg[7]_3[0]
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.720 r  lcd/mux/o_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     1.720    lcd/mux/o_signal[0]_i_1_n_2
    SLICE_X64Y5          FDRE                                         r  lcd/mux/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.993    lcd/mux/CLK
    SLICE_X64Y5          FDRE                                         r  lcd/mux/o_signal_reg[0]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X64Y5          FDRE (Hold_fdre_C_D)         0.120     1.611    lcd/mux/o_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.865%)  route 0.131ns (48.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    <hidden>
    SLICE_X62Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  <hidden>
                         net (fo=2, routed)           0.131     1.748    <hidden>
    SLICE_X60Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.862     1.989    <hidden>
    SLICE_X60Y11         FDRE                                         r  <hidden>
                         clock pessimism             -0.478     1.511    
    SLICE_X60Y11         FDRE (Hold_fdre_C_D)         0.059     1.570    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/dsp/digits_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.190ns (54.737%)  route 0.157ns (45.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.594     1.477    lcd/CLK
    SLICE_X58Y5          FDPE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  lcd/lcd_value_reg[11]/Q
                         net (fo=8, routed)           0.157     1.775    lcd/dsp/digits_reg[3][1]_0[11]
    SLICE_X63Y5          LUT5 (Prop_lut5_I0_O)        0.049     1.824 r  lcd/dsp/digits[3][2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    lcd/dsp/digits[3][2]_i_1_n_2
    SLICE_X63Y5          FDRE                                         r  lcd/dsp/digits_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.993    lcd/dsp/CLK
    SLICE_X63Y5          FDRE                                         r  lcd/dsp/digits_reg[3][2]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X63Y5          FDRE (Hold_fdre_C_D)         0.107     1.622    lcd/dsp/digits_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver1/o_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (53.983%)  route 0.161ns (46.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/dsp/CLK
    SLICE_X62Y3          FDRE                                         r  lcd/dsp/digits_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd/dsp/digits_reg[1][1]/Q
                         net (fo=8, routed)           0.161     1.780    lcd/driver1/Q[1]
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.048     1.828 r  lcd/driver1/o_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    lcd/driver1/o_signal[3]
    SLICE_X64Y3          FDRE                                         r  lcd/driver1/o_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.993    lcd/driver1/CLK
    SLICE_X64Y3          FDRE                                         r  lcd/driver1/o_signal_reg[3]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X64Y3          FDRE (Hold_fdre_C_D)         0.131     1.625    lcd/driver1/o_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 lcd/driver1/o_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.524%)  route 0.105ns (33.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/driver1/CLK
    SLICE_X64Y3          FDRE                                         r  lcd/driver1/o_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  lcd/driver1/o_signal_reg[4]/Q
                         net (fo=1, routed)           0.105     1.747    lcd/mux/o_signal_reg[7]_0[4]
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  lcd/mux/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.792    lcd/mux/o_signal[4]_i_1_n_2
    SLICE_X65Y4          FDRE                                         r  lcd/mux/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.993    lcd/mux/CLK
    SLICE_X65Y4          FDRE                                         r  lcd/mux/o_signal_reg[4]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X65Y4          FDRE (Hold_fdre_C_D)         0.092     1.586    lcd/mux/o_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver1/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.373%)  route 0.165ns (46.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/dsp/CLK
    SLICE_X62Y3          FDRE                                         r  lcd/dsp/digits_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lcd/dsp/digits_reg[1][1]/Q
                         net (fo=8, routed)           0.165     1.784    lcd/driver1/Q[1]
    SLICE_X64Y3          LUT4 (Prop_lut4_I2_O)        0.048     1.832 r  lcd/driver1/o_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    lcd/driver1/o_signal[5]
    SLICE_X64Y3          FDRE                                         r  lcd/driver1/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.993    lcd/driver1/CLK
    SLICE_X64Y3          FDRE                                         r  lcd/driver1/o_signal_reg[5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X64Y3          FDRE (Hold_fdre_C_D)         0.131     1.625    lcd/driver1/o_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver0/o_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.094%)  route 0.167ns (46.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/dsp/CLK
    SLICE_X62Y4          FDRE                                         r  lcd/dsp/digits_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lcd/dsp/digits_reg[0][3]/Q
                         net (fo=8, routed)           0.167     1.786    lcd/driver0/Q[3]
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.048     1.834 r  lcd/driver0/o_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     1.834    lcd/driver0/o_signal[7]
    SLICE_X64Y4          FDRE                                         r  lcd/driver0/o_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.993    lcd/driver0/CLK
    SLICE_X64Y4          FDRE                                         r  lcd/driver0/o_signal_reg[7]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X64Y4          FDRE (Hold_fdre_C_D)         0.131     1.625    lcd/driver0/o_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver1/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.585%)  route 0.161ns (46.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/dsp/CLK
    SLICE_X62Y3          FDRE                                         r  lcd/dsp/digits_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lcd/dsp/digits_reg[1][1]/Q
                         net (fo=8, routed)           0.161     1.780    lcd/driver1/Q[1]
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.045     1.825 r  lcd/driver1/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    lcd/driver1/o_signal[2]
    SLICE_X64Y3          FDRE                                         r  lcd/driver1/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.993    lcd/driver1/CLK
    SLICE_X64Y3          FDRE                                         r  lcd/driver1/o_signal_reg[2]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X64Y3          FDRE (Hold_fdre_C_D)         0.120     1.614    lcd/driver1/o_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 lcd/lcd_value_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/dsp/digits_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.209%)  route 0.157ns (45.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.594     1.477    lcd/CLK
    SLICE_X58Y5          FDPE                                         r  lcd/lcd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  lcd/lcd_value_reg[11]/Q
                         net (fo=8, routed)           0.157     1.775    lcd/dsp/digits_reg[3][1]_0[11]
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  lcd/dsp/digits[3][1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    lcd/dsp/digits[3][1]_i_1_n_2
    SLICE_X63Y5          FDRE                                         r  lcd/dsp/digits_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.993    lcd/dsp/CLK
    SLICE_X63Y5          FDRE                                         r  lcd/dsp/digits_reg[3][1]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X63Y5          FDRE (Hold_fdre_C_D)         0.092     1.607    lcd/dsp/digits_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/out_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/out_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y31  graphics_engine/red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y31  graphics_engine/red_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y31  graphics_engine/red_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y31  graphics_engine/red_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/out_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  cpu_clk_div/out_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y31  graphics_engine/red_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y31  graphics_engine/red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y31  graphics_engine/red_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y31  graphics_engine/red_reg[3]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/display_driver/yCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.337ns  (logic 4.734ns (45.798%)  route 5.603ns (54.202%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE                         0.000     0.000 r  graphics_engine/display_driver/yCoord_reg[4]/C
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  graphics_engine/display_driver/yCoord_reg[4]/Q
                         net (fo=9, routed)           0.682     1.313    graphics_engine/display_driver/yCoord_reg_n_2_[4]
    SLICE_X57Y0          LUT2 (Prop_lut2_I0_O)        0.150     1.463 r  graphics_engine/display_driver/vSync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.433     1.897    graphics_engine/display_driver/vSync_OBUF_inst_i_3_n_2
    SLICE_X57Y0          LUT6 (Prop_lut6_I4_O)        0.326     2.223 r  graphics_engine/display_driver/vSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.425     2.648    graphics_engine/display_driver/vSync_OBUF_inst_i_2_n_2
    SLICE_X56Y0          LUT5 (Prop_lut5_I0_O)        0.124     2.772 r  graphics_engine/display_driver/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.062     6.834    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.337 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.337    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.840ns  (logic 4.376ns (44.465%)  route 5.465ns (55.535%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE                         0.000     0.000 r  graphics_engine/display_driver/xCoord_reg[8]/C
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  graphics_engine/display_driver/xCoord_reg[8]/Q
                         net (fo=5, routed)           0.896     1.527    graphics_engine/display_driver/xCoord[8]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.124     1.651 r  graphics_engine/display_driver/hSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.658     2.309    graphics_engine/display_driver/hSync_OBUF_inst_i_2_n_2
    SLICE_X52Y1          LUT6 (Prop_lut6_I0_O)        0.124     2.433 r  graphics_engine/display_driver/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.911     6.344    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     9.840 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     9.840    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.438ns (48.301%)  route 1.539ns (51.699%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE                         0.000     0.000 r  graphics_engine/display_driver/xCoord_reg[7]/C
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  graphics_engine/display_driver/xCoord_reg[7]/Q
                         net (fo=6, routed)           0.098     0.293    graphics_engine/display_driver/xCoord[7]
    SLICE_X52Y1          LUT6 (Prop_lut6_I5_O)        0.045     0.338 r  graphics_engine/display_driver/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.441     1.779    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.977 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     2.977    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/yCoord_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.179ns  (logic 1.444ns (45.433%)  route 1.735ns (54.567%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE                         0.000     0.000 r  graphics_engine/display_driver/yCoord_reg[2]/C
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  graphics_engine/display_driver/yCoord_reg[2]/Q
                         net (fo=8, routed)           0.230     0.425    graphics_engine/display_driver/yCoord_reg_n_2_[2]
    SLICE_X56Y0          LUT5 (Prop_lut5_I4_O)        0.045     0.470 r  graphics_engine/display_driver/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.505     1.975    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.179 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.179    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ext_100mhz
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_8/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 3.989ns (55.806%)  route 3.159ns (44.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.559    10.080    graphics_engine/CLK
    SLICE_X40Y34         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_8/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.459    10.539 r  graphics_engine/red_reg[3]_lopt_replica_8/Q
                         net (fo=1, routed)           3.159    13.699    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.229 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.229    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_11/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.942ns  (logic 3.983ns (57.373%)  route 2.959ns (42.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.559    10.080    graphics_engine/CLK
    SLICE_X41Y34         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_11/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.459    10.539 r  graphics_engine/red_reg[3]_lopt_replica_11/Q
                         net (fo=1, routed)           2.959    13.499    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.022 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.022    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.954ns (57.843%)  route 2.882ns (42.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.555    10.076    graphics_engine/CLK
    SLICE_X40Y31         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.459    10.535 r  graphics_engine/red_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.882    13.417    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.912 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.912    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_10/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 3.978ns (58.547%)  route 2.817ns (41.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.559    10.080    graphics_engine/CLK
    SLICE_X41Y34         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_10/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.459    10.539 r  graphics_engine/red_reg[3]_lopt_replica_10/Q
                         net (fo=1, routed)           2.817    13.356    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.875 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.875    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_7/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.787ns  (logic 3.988ns (58.757%)  route 2.799ns (41.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.559    10.080    graphics_engine/CLK
    SLICE_X40Y34         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_7/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.459    10.539 r  graphics_engine/red_reg[3]_lopt_replica_7/Q
                         net (fo=1, routed)           2.799    13.339    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.868 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.868    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_6/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.777ns  (logic 3.964ns (58.495%)  route 2.813ns (41.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.559    10.080    graphics_engine/CLK
    SLICE_X40Y34         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.459    10.539 r  graphics_engine/red_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           2.813    13.352    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.858 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.858    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_4/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 3.984ns (59.179%)  route 2.748ns (40.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.559    10.080    graphics_engine/CLK
    SLICE_X41Y34         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.459    10.539 r  graphics_engine/red_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           2.748    13.287    lopt_3
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.812 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.812    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_5/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.730ns  (logic 3.980ns (59.133%)  route 2.750ns (40.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.559    10.080    graphics_engine/CLK
    SLICE_X41Y34         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.459    10.539 r  graphics_engine/red_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           2.750    13.290    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.811 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.811    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_2/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.716ns  (logic 3.962ns (59.000%)  route 2.753ns (41.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.558    10.079    graphics_engine/CLK
    SLICE_X40Y33         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.459    10.538 r  graphics_engine/red_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.753    13.292    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.795 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.795    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_9/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 3.983ns (59.886%)  route 2.668ns (40.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.559    10.080    graphics_engine/CLK
    SLICE_X40Y34         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.459    10.539 r  graphics_engine/red_reg[3]_lopt_replica_9/Q
                         net (fo=1, routed)           2.668    13.207    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.731 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.731    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.363ns (76.656%)  route 0.415ns (23.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/mux/CLK
    SLICE_X64Y5          FDRE                                         r  lcd/mux/o_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  lcd/mux/o_signal_reg[0]/Q
                         net (fo=1, routed)           0.415     2.057    segement_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.256 r  segement_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.256    segement[0]
    V7                                                                r  segement[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.396ns (76.899%)  route 0.419ns (23.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/mux/CLK
    SLICE_X64Y5          FDRE                                         r  lcd/mux/o_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  lcd/mux/o_signal_reg[1]/Q
                         net (fo=1, routed)           0.419     2.062    segement_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.294 r  segement_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.294    segement[1]
    U7                                                                r  segement[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.370ns (73.072%)  route 0.505ns (26.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/mux/CLK
    SLICE_X64Y4          FDRE                                         r  lcd/mux/o_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  lcd/mux/o_signal_reg[2]/Q
                         net (fo=1, routed)           0.505     2.147    segement_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.352 r  segement_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.352    segement[2]
    V5                                                                r  segement[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.377ns (72.282%)  route 0.528ns (27.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/mux/CLK
    SLICE_X65Y4          FDRE                                         r  lcd/mux/o_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lcd/mux/o_signal_reg[4]/Q
                         net (fo=1, routed)           0.528     2.147    segement_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.384 r  segement_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.384    segement[4]
    V8                                                                r  segement[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.393ns (72.229%)  route 0.536ns (27.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.592     1.475    lcd/mux/CLK
    SLICE_X65Y12         FDRE                                         r  lcd/mux/o_anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  lcd/mux/o_anode_select_reg[3]/Q
                         net (fo=1, routed)           0.536     2.139    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.404 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.404    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.385ns (71.376%)  route 0.555ns (28.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/mux/CLK
    SLICE_X64Y4          FDRE                                         r  lcd/mux/o_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  lcd/mux/o_signal_reg[3]/Q
                         net (fo=1, routed)           0.555     2.198    segement_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.418 r  segement_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.418    segement[3]
    U5                                                                r  segement[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.341ns (68.841%)  route 0.607ns (31.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.592     1.475    lcd/mux/CLK
    SLICE_X65Y12         FDRE                                         r  lcd/mux/o_anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  lcd/mux/o_anode_select_reg[1]/Q
                         net (fo=1, routed)           0.607     2.223    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.424 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.424    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.377ns (70.342%)  route 0.581ns (29.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/mux/CLK
    SLICE_X65Y4          FDRE                                         r  lcd/mux/o_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lcd/mux/o_signal_reg[5]/Q
                         net (fo=1, routed)           0.581     2.200    segement_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.436 r  segement_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.436    segement[5]
    U8                                                                r  segement[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.394ns (70.409%)  route 0.586ns (29.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    lcd/mux/CLK
    SLICE_X64Y5          FDRE                                         r  lcd/mux/o_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  lcd/mux/o_signal_reg[6]/Q
                         net (fo=1, routed)           0.586     2.228    segement_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.458 r  segement_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.458    segement[6]
    W6                                                                r  segement[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.345ns (67.536%)  route 0.647ns (32.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.592     1.475    lcd/mux/CLK
    SLICE_X65Y12         FDRE                                         r  lcd/mux/o_anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  lcd/mux/o_anode_select_reg[0]/Q
                         net (fo=1, routed)           0.647     2.263    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.467 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.467    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2426 Endpoints
Min Delay          2426 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.293ns  (logic 4.193ns (18.808%)  route 18.100ns (81.192%))
  Logic Levels:           20  (CARRY4=11 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.054    10.170    cpu/memory_unit/forward_rs21
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.320 r  cpu/memory_unit/iv_memory_data[3]_i_1/O
                         net (fo=7, routed)           1.448    11.767    cpu/memory_unit/ex_memory_data[3]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.328    12.095 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_162/O
                         net (fo=2, routed)           0.862    12.958    cpu/memory_unit/iv_control_signal_reg[alu]_i_162_n_2
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.465 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.465    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130_n_2
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.579    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93_n_2
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.693    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    15.114    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.238 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    15.905    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.029 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    16.868    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    20.733    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    20.857 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    20.857    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.389 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.389    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.503    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.617    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.731 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.731    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.845 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.845    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.959 r  cpu/ex_stage/o_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.959    cpu/ex_stage/o_pc_reg[24]_i_1_n_2
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.293 r  cpu/ex_stage/o_pc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.293    cpu/instruction_fetch_unit/o_pc_reg[31]_2[1]
    SLICE_X44Y9          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.272ns  (logic 4.172ns (18.732%)  route 18.100ns (81.268%))
  Logic Levels:           20  (CARRY4=11 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.054    10.170    cpu/memory_unit/forward_rs21
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.320 r  cpu/memory_unit/iv_memory_data[3]_i_1/O
                         net (fo=7, routed)           1.448    11.767    cpu/memory_unit/ex_memory_data[3]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.328    12.095 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_162/O
                         net (fo=2, routed)           0.862    12.958    cpu/memory_unit/iv_control_signal_reg[alu]_i_162_n_2
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.465 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.465    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130_n_2
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.579    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93_n_2
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.693    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    15.114    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.238 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    15.905    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.029 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    16.868    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    20.733    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    20.857 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    20.857    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.389 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.389    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.503    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.617    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.731 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.731    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.845 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.845    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.959 r  cpu/ex_stage/o_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.959    cpu/ex_stage/o_pc_reg[24]_i_1_n_2
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.272 r  cpu/ex_stage/o_pc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.272    cpu/instruction_fetch_unit/o_pc_reg[31]_2[3]
    SLICE_X44Y9          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.198ns  (logic 4.098ns (18.461%)  route 18.100ns (81.539%))
  Logic Levels:           20  (CARRY4=11 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.054    10.170    cpu/memory_unit/forward_rs21
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.320 r  cpu/memory_unit/iv_memory_data[3]_i_1/O
                         net (fo=7, routed)           1.448    11.767    cpu/memory_unit/ex_memory_data[3]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.328    12.095 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_162/O
                         net (fo=2, routed)           0.862    12.958    cpu/memory_unit/iv_control_signal_reg[alu]_i_162_n_2
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.465 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.465    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130_n_2
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.579    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93_n_2
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.693    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    15.114    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.238 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    15.905    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.029 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    16.868    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    20.733    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    20.857 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    20.857    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.389 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.389    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.503    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.617    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.731 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.731    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.845 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.845    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.959 r  cpu/ex_stage/o_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.959    cpu/ex_stage/o_pc_reg[24]_i_1_n_2
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.198 r  cpu/ex_stage/o_pc_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    22.198    cpu/instruction_fetch_unit/o_pc_reg[31]_2[2]
    SLICE_X44Y9          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.182ns  (logic 4.082ns (18.402%)  route 18.100ns (81.598%))
  Logic Levels:           20  (CARRY4=11 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.054    10.170    cpu/memory_unit/forward_rs21
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.320 r  cpu/memory_unit/iv_memory_data[3]_i_1/O
                         net (fo=7, routed)           1.448    11.767    cpu/memory_unit/ex_memory_data[3]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.328    12.095 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_162/O
                         net (fo=2, routed)           0.862    12.958    cpu/memory_unit/iv_control_signal_reg[alu]_i_162_n_2
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.465 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.465    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130_n_2
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.579    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93_n_2
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.693    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    15.114    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.238 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    15.905    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.029 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    16.868    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    20.733    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    20.857 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    20.857    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.389 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.389    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.503    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.617    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.731 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.731    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.845 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.845    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.959 r  cpu/ex_stage/o_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.959    cpu/ex_stage/o_pc_reg[24]_i_1_n_2
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.182 r  cpu/ex_stage/o_pc_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.182    cpu/instruction_fetch_unit/o_pc_reg[31]_2[0]
    SLICE_X44Y9          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.179ns  (logic 4.079ns (18.391%)  route 18.100ns (81.609%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.054    10.170    cpu/memory_unit/forward_rs21
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.320 r  cpu/memory_unit/iv_memory_data[3]_i_1/O
                         net (fo=7, routed)           1.448    11.767    cpu/memory_unit/ex_memory_data[3]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.328    12.095 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_162/O
                         net (fo=2, routed)           0.862    12.958    cpu/memory_unit/iv_control_signal_reg[alu]_i_162_n_2
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.465 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.465    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130_n_2
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.579    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93_n_2
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.693    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    15.114    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.238 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    15.905    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.029 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    16.868    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    20.733    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    20.857 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    20.857    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.389 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.389    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.503    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.617    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.731 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.731    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.845 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.845    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.179 r  cpu/ex_stage/o_pc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.179    cpu/instruction_fetch_unit/o_pc_reg[27]_0[1]
    SLICE_X44Y8          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.158ns  (logic 4.058ns (18.314%)  route 18.100ns (81.686%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.054    10.170    cpu/memory_unit/forward_rs21
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.320 r  cpu/memory_unit/iv_memory_data[3]_i_1/O
                         net (fo=7, routed)           1.448    11.767    cpu/memory_unit/ex_memory_data[3]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.328    12.095 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_162/O
                         net (fo=2, routed)           0.862    12.958    cpu/memory_unit/iv_control_signal_reg[alu]_i_162_n_2
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.465 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.465    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130_n_2
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.579    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93_n_2
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.693    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    15.114    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.238 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    15.905    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.029 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    16.868    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    20.733    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    20.857 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    20.857    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.389 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.389    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.503    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.617    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.731 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.731    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.845 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.845    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.158 r  cpu/ex_stage/o_pc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.158    cpu/instruction_fetch_unit/o_pc_reg[27]_0[3]
    SLICE_X44Y8          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.084ns  (logic 3.984ns (18.040%)  route 18.100ns (81.960%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.054    10.170    cpu/memory_unit/forward_rs21
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.320 r  cpu/memory_unit/iv_memory_data[3]_i_1/O
                         net (fo=7, routed)           1.448    11.767    cpu/memory_unit/ex_memory_data[3]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.328    12.095 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_162/O
                         net (fo=2, routed)           0.862    12.958    cpu/memory_unit/iv_control_signal_reg[alu]_i_162_n_2
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.465 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.465    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130_n_2
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.579    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93_n_2
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.693    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    15.114    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.238 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    15.905    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.029 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    16.868    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    20.733    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    20.857 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    20.857    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.389 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.389    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.503    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.617    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.731 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.731    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.845 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.845    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.084 r  cpu/ex_stage/o_pc_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    22.084    cpu/instruction_fetch_unit/o_pc_reg[27]_0[2]
    SLICE_X44Y8          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.068ns  (logic 3.968ns (17.980%)  route 18.100ns (82.019%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.054    10.170    cpu/memory_unit/forward_rs21
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.320 r  cpu/memory_unit/iv_memory_data[3]_i_1/O
                         net (fo=7, routed)           1.448    11.767    cpu/memory_unit/ex_memory_data[3]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.328    12.095 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_162/O
                         net (fo=2, routed)           0.862    12.958    cpu/memory_unit/iv_control_signal_reg[alu]_i_162_n_2
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.465 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.465    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130_n_2
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.579    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93_n_2
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.693    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    15.114    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.238 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    15.905    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.029 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    16.868    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    20.733    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    20.857 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    20.857    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.389 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.389    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.503    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.617    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.731 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.731    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.845 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.845    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.068 r  cpu/ex_stage/o_pc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.068    cpu/instruction_fetch_unit/o_pc_reg[27]_0[0]
    SLICE_X44Y8          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.065ns  (logic 3.965ns (17.969%)  route 18.100ns (82.031%))
  Logic Levels:           18  (CARRY4=9 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.054    10.170    cpu/memory_unit/forward_rs21
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.320 r  cpu/memory_unit/iv_memory_data[3]_i_1/O
                         net (fo=7, routed)           1.448    11.767    cpu/memory_unit/ex_memory_data[3]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.328    12.095 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_162/O
                         net (fo=2, routed)           0.862    12.958    cpu/memory_unit/iv_control_signal_reg[alu]_i_162_n_2
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.465 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.465    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130_n_2
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.579    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93_n_2
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.693    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    15.114    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.238 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    15.905    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.029 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    16.868    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    20.733    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    20.857 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    20.857    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.389 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.389    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.503    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.617    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.731 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.731    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.065 r  cpu/ex_stage/o_pc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.065    cpu/instruction_fetch_unit/o_pc_reg[23]_0[1]
    SLICE_X44Y7          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.044ns  (logic 3.944ns (17.891%)  route 18.100ns (82.109%))
  Logic Levels:           18  (CARRY4=9 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.054    10.170    cpu/memory_unit/forward_rs21
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.320 r  cpu/memory_unit/iv_memory_data[3]_i_1/O
                         net (fo=7, routed)           1.448    11.767    cpu/memory_unit/ex_memory_data[3]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.328    12.095 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_162/O
                         net (fo=2, routed)           0.862    12.958    cpu/memory_unit/iv_control_signal_reg[alu]_i_162_n_2
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.465 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.465    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_130_n_2
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.579    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_93_n_2
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.693    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_49_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    15.114    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.238 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    15.905    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.029 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    16.868    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    20.733    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    20.857 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    20.857    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.389 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.389    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.503    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.617    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.731 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.731    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.044 r  cpu/ex_stage/o_pc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.044    cpu/instruction_fetch_unit/o_pc_reg[23]_0[3]
    SLICE_X44Y7          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][1]/C
    SLICE_X40Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_stage/iv_control_signal_reg[rd][1]/Q
                         net (fo=1, routed)           0.114     0.242    cpu/memory_unit/iv_control_signal_reg[rd][3]_0[1]
    SLICE_X40Y14         FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][3]/C
    SLICE_X40Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_stage/iv_control_signal_reg[rd][3]/Q
                         net (fo=1, routed)           0.124     0.252    cpu/memory_unit/iv_control_signal_reg[rd][3]_0[3]
    SLICE_X41Y14         FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][0]/C
    SLICE_X40Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_stage/iv_control_signal_reg[rd][0]/Q
                         net (fo=1, routed)           0.121     0.262    cpu/memory_unit/iv_control_signal_reg[rd][3]_0[0]
    SLICE_X40Y14         FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[24]/C
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_stage/iv_pc_reg[24]/Q
                         net (fo=1, routed)           0.087     0.228    cpu/de_stage/de_pc[24]
    SLICE_X42Y8          LUT2 (Prop_lut2_I0_O)        0.048     0.276 r  cpu/de_stage/iv_pc[24]_i_1/O
                         net (fo=1, routed)           0.000     0.276    cpu/ex_stage/iv_pc_reg[31]_0[24]
    SLICE_X42Y8          FDCE                                         r  cpu/ex_stage/iv_pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/o_imm_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            cpu/ex_stage/iv_imm_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.223ns (73.090%)  route 0.082ns (26.910%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          LDCE                         0.000     0.000 r  cpu/de_stage/o_imm_reg[15]/G
    SLICE_X38Y6          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/de_stage/o_imm_reg[15]/Q
                         net (fo=1, routed)           0.082     0.260    cpu/de_stage/de_imm_data[15]
    SLICE_X39Y6          LUT2 (Prop_lut2_I0_O)        0.045     0.305 r  cpu/de_stage/iv_imm[15]_i_1/O
                         net (fo=1, routed)           0.000     0.305    cpu/ex_stage/iv_imm_reg[31]_1[15]
    SLICE_X39Y6          FDCE                                         r  cpu/ex_stage/iv_imm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.388%)  route 0.086ns (27.612%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[13]/C
    SLICE_X43Y4          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_stage/iv_pc_reg[13]/Q
                         net (fo=1, routed)           0.086     0.214    cpu/de_stage/de_pc[13]
    SLICE_X43Y4          LUT2 (Prop_lut2_I0_O)        0.098     0.312 r  cpu/de_stage/iv_pc[13]_i_1/O
                         net (fo=1, routed)           0.000     0.312    cpu/ex_stage/iv_pc_reg[31]_0[13]
    SLICE_X43Y4          FDCE                                         r  cpu/ex_stage/iv_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.215%)  route 0.185ns (56.785%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][2]/C
    SLICE_X40Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_stage/iv_control_signal_reg[rd][2]/Q
                         net (fo=1, routed)           0.185     0.326    cpu/memory_unit/iv_control_signal_reg[rd][3]_0[2]
    SLICE_X40Y14         FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.226ns (69.120%)  route 0.101ns (30.880%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[29]/C
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_stage/iv_pc_reg[29]/Q
                         net (fo=1, routed)           0.101     0.229    cpu/de_stage/de_pc[29]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.098     0.327 r  cpu/de_stage/iv_pc[29]_i_1/O
                         net (fo=1, routed)           0.000     0.327    cpu/ex_stage/iv_pc_reg[31]_0[29]
    SLICE_X44Y10         FDCE                                         r  cpu/ex_stage/iv_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[2]/C
    SLICE_X51Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_stage/iv_pc_reg[2]/Q
                         net (fo=1, routed)           0.140     0.281    cpu/de_stage/de_pc[2]
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.046     0.327 r  cpu/de_stage/iv_pc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.327    cpu/ex_stage/iv_pc_reg[31]_0[2]
    SLICE_X50Y3          FDCE                                         r  cpu/ex_stage/iv_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/o_imm_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            cpu/ex_stage/iv_imm_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.203ns (60.885%)  route 0.130ns (39.115%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         LDCE                         0.000     0.000 r  cpu/de_stage/o_imm_reg[21]/G
    SLICE_X37Y10         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/de_stage/o_imm_reg[21]/Q
                         net (fo=1, routed)           0.130     0.288    cpu/de_stage/de_imm_data[21]
    SLICE_X38Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.333 r  cpu/de_stage/iv_imm[21]_i_1/O
                         net (fo=1, routed)           0.000     0.333    cpu/ex_stage/iv_imm_reg[31]_1[21]
    SLICE_X38Y11         FDCE                                         r  cpu/ex_stage/iv_imm_reg[21]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ext_100mhz
  To Clock:  

Max Delay           822 Endpoints
Min Delay           822 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.052ns  (logic 3.695ns (23.018%)  route 12.357ns (76.982%))
  Logic Levels:           16  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.786     6.799    cpu/memory_unit/doutb[15]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.923 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.849     7.773    cpu/memory_unit/regs[1][31]_i_7_n_2
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  cpu/memory_unit/regs[1][30]_i_1/O
                         net (fo=31, routed)          0.314     8.210    cpu/memory_unit/mem_rd_output[30]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.334 f  cpu/memory_unit/iv_data_in[30]_i_9/O
                         net (fo=34, routed)          2.709    11.043    cpu/memory_unit/forward_rs1[30]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.167 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_50/O
                         net (fo=1, routed)           1.145    12.313    cpu/memory_unit/iv_control_signal_reg[alu]_i_50_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    14.005    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.129 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    14.796    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.920 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    15.759    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    15.883 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    19.624    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    19.748 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    19.748    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.280 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.280    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.394 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.394    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.508 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.508    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.622 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.736 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.736    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.850 r  cpu/ex_stage/o_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.850    cpu/ex_stage/o_pc_reg[24]_i_1_n_2
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.184 r  cpu/ex_stage/o_pc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.184    cpu/instruction_fetch_unit/o_pc_reg[31]_2[1]
    SLICE_X44Y9          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.031ns  (logic 3.674ns (22.918%)  route 12.357ns (77.082%))
  Logic Levels:           16  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.786     6.799    cpu/memory_unit/doutb[15]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.923 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.849     7.773    cpu/memory_unit/regs[1][31]_i_7_n_2
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  cpu/memory_unit/regs[1][30]_i_1/O
                         net (fo=31, routed)          0.314     8.210    cpu/memory_unit/mem_rd_output[30]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.334 f  cpu/memory_unit/iv_data_in[30]_i_9/O
                         net (fo=34, routed)          2.709    11.043    cpu/memory_unit/forward_rs1[30]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.167 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_50/O
                         net (fo=1, routed)           1.145    12.313    cpu/memory_unit/iv_control_signal_reg[alu]_i_50_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    14.005    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.129 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    14.796    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.920 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    15.759    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    15.883 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    19.624    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    19.748 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    19.748    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.280 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.280    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.394 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.394    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.508 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.508    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.622 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.736 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.736    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.850 r  cpu/ex_stage/o_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.850    cpu/ex_stage/o_pc_reg[24]_i_1_n_2
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.163 r  cpu/ex_stage/o_pc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.163    cpu/instruction_fetch_unit/o_pc_reg[31]_2[3]
    SLICE_X44Y9          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.957ns  (logic 3.600ns (22.560%)  route 12.357ns (77.440%))
  Logic Levels:           16  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.786     6.799    cpu/memory_unit/doutb[15]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.923 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.849     7.773    cpu/memory_unit/regs[1][31]_i_7_n_2
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  cpu/memory_unit/regs[1][30]_i_1/O
                         net (fo=31, routed)          0.314     8.210    cpu/memory_unit/mem_rd_output[30]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.334 f  cpu/memory_unit/iv_data_in[30]_i_9/O
                         net (fo=34, routed)          2.709    11.043    cpu/memory_unit/forward_rs1[30]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.167 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_50/O
                         net (fo=1, routed)           1.145    12.313    cpu/memory_unit/iv_control_signal_reg[alu]_i_50_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    14.005    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.129 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    14.796    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.920 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    15.759    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    15.883 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    19.624    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    19.748 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    19.748    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.280 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.280    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.394 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.394    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.508 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.508    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.622 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.736 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.736    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.850 r  cpu/ex_stage/o_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.850    cpu/ex_stage/o_pc_reg[24]_i_1_n_2
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.089 r  cpu/ex_stage/o_pc_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.089    cpu/instruction_fetch_unit/o_pc_reg[31]_2[2]
    SLICE_X44Y9          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.941ns  (logic 3.584ns (22.482%)  route 12.357ns (77.518%))
  Logic Levels:           16  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.786     6.799    cpu/memory_unit/doutb[15]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.923 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.849     7.773    cpu/memory_unit/regs[1][31]_i_7_n_2
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  cpu/memory_unit/regs[1][30]_i_1/O
                         net (fo=31, routed)          0.314     8.210    cpu/memory_unit/mem_rd_output[30]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.334 f  cpu/memory_unit/iv_data_in[30]_i_9/O
                         net (fo=34, routed)          2.709    11.043    cpu/memory_unit/forward_rs1[30]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.167 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_50/O
                         net (fo=1, routed)           1.145    12.313    cpu/memory_unit/iv_control_signal_reg[alu]_i_50_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    14.005    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.129 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    14.796    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.920 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    15.759    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    15.883 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    19.624    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    19.748 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    19.748    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.280 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.280    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.394 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.394    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.508 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.508    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.622 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.736 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.736    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.850 r  cpu/ex_stage/o_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.850    cpu/ex_stage/o_pc_reg[24]_i_1_n_2
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.073 r  cpu/ex_stage/o_pc_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.073    cpu/instruction_fetch_unit/o_pc_reg[31]_2[0]
    SLICE_X44Y9          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.938ns  (logic 3.581ns (22.468%)  route 12.357ns (77.532%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.786     6.799    cpu/memory_unit/doutb[15]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.923 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.849     7.773    cpu/memory_unit/regs[1][31]_i_7_n_2
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  cpu/memory_unit/regs[1][30]_i_1/O
                         net (fo=31, routed)          0.314     8.210    cpu/memory_unit/mem_rd_output[30]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.334 f  cpu/memory_unit/iv_data_in[30]_i_9/O
                         net (fo=34, routed)          2.709    11.043    cpu/memory_unit/forward_rs1[30]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.167 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_50/O
                         net (fo=1, routed)           1.145    12.313    cpu/memory_unit/iv_control_signal_reg[alu]_i_50_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    14.005    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.129 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    14.796    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.920 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    15.759    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    15.883 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    19.624    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    19.748 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    19.748    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.280 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.280    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.394 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.394    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.508 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.508    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.622 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.736 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.736    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.070 r  cpu/ex_stage/o_pc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.070    cpu/instruction_fetch_unit/o_pc_reg[27]_0[1]
    SLICE_X44Y8          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.917ns  (logic 3.560ns (22.365%)  route 12.357ns (77.634%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.786     6.799    cpu/memory_unit/doutb[15]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.923 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.849     7.773    cpu/memory_unit/regs[1][31]_i_7_n_2
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  cpu/memory_unit/regs[1][30]_i_1/O
                         net (fo=31, routed)          0.314     8.210    cpu/memory_unit/mem_rd_output[30]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.334 f  cpu/memory_unit/iv_data_in[30]_i_9/O
                         net (fo=34, routed)          2.709    11.043    cpu/memory_unit/forward_rs1[30]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.167 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_50/O
                         net (fo=1, routed)           1.145    12.313    cpu/memory_unit/iv_control_signal_reg[alu]_i_50_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    14.005    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.129 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    14.796    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.920 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    15.759    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    15.883 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    19.624    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    19.748 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    19.748    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.280 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.280    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.394 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.394    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.508 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.508    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.622 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.736 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.736    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.049 r  cpu/ex_stage/o_pc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.049    cpu/instruction_fetch_unit/o_pc_reg[27]_0[3]
    SLICE_X44Y8          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.843ns  (logic 3.486ns (22.003%)  route 12.357ns (77.997%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.786     6.799    cpu/memory_unit/doutb[15]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.923 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.849     7.773    cpu/memory_unit/regs[1][31]_i_7_n_2
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  cpu/memory_unit/regs[1][30]_i_1/O
                         net (fo=31, routed)          0.314     8.210    cpu/memory_unit/mem_rd_output[30]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.334 f  cpu/memory_unit/iv_data_in[30]_i_9/O
                         net (fo=34, routed)          2.709    11.043    cpu/memory_unit/forward_rs1[30]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.167 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_50/O
                         net (fo=1, routed)           1.145    12.313    cpu/memory_unit/iv_control_signal_reg[alu]_i_50_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    14.005    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.129 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    14.796    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.920 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    15.759    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    15.883 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    19.624    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    19.748 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    19.748    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.280 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.280    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.394 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.394    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.508 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.508    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.622 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.736 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.736    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.975 r  cpu/ex_stage/o_pc_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.975    cpu/instruction_fetch_unit/o_pc_reg[27]_0[2]
    SLICE_X44Y8          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.827ns  (logic 3.470ns (21.924%)  route 12.357ns (78.076%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.786     6.799    cpu/memory_unit/doutb[15]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.923 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.849     7.773    cpu/memory_unit/regs[1][31]_i_7_n_2
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  cpu/memory_unit/regs[1][30]_i_1/O
                         net (fo=31, routed)          0.314     8.210    cpu/memory_unit/mem_rd_output[30]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.334 f  cpu/memory_unit/iv_data_in[30]_i_9/O
                         net (fo=34, routed)          2.709    11.043    cpu/memory_unit/forward_rs1[30]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.167 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_50/O
                         net (fo=1, routed)           1.145    12.313    cpu/memory_unit/iv_control_signal_reg[alu]_i_50_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    14.005    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.129 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    14.796    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.920 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    15.759    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    15.883 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    19.624    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    19.748 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    19.748    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.280 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.280    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.394 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.394    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.508 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.508    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.622 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.736 r  cpu/ex_stage/o_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.736    cpu/ex_stage/o_pc_reg[20]_i_1_n_2
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.959 r  cpu/ex_stage/o_pc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.959    cpu/instruction_fetch_unit/o_pc_reg[27]_0[0]
    SLICE_X44Y8          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.824ns  (logic 3.467ns (21.909%)  route 12.357ns (78.091%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.786     6.799    cpu/memory_unit/doutb[15]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.923 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.849     7.773    cpu/memory_unit/regs[1][31]_i_7_n_2
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  cpu/memory_unit/regs[1][30]_i_1/O
                         net (fo=31, routed)          0.314     8.210    cpu/memory_unit/mem_rd_output[30]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.334 f  cpu/memory_unit/iv_data_in[30]_i_9/O
                         net (fo=34, routed)          2.709    11.043    cpu/memory_unit/forward_rs1[30]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.167 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_50/O
                         net (fo=1, routed)           1.145    12.313    cpu/memory_unit/iv_control_signal_reg[alu]_i_50_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    14.005    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.129 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    14.796    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.920 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    15.759    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    15.883 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    19.624    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    19.748 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    19.748    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.280 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.280    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.394 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.394    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.508 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.508    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.622 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.956 r  cpu/ex_stage/o_pc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.956    cpu/instruction_fetch_unit/o_pc_reg[23]_0[1]
    SLICE_X44Y7          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_fetch_unit/o_pc_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.803ns  (logic 3.446ns (21.805%)  route 12.357ns (78.195%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.611     5.132    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.014 f  <hidden>
                         net (fo=3, routed)           0.786     6.799    cpu/memory_unit/doutb[15]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.923 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.849     7.773    cpu/memory_unit/regs[1][31]_i_7_n_2
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  cpu/memory_unit/regs[1][30]_i_1/O
                         net (fo=31, routed)          0.314     8.210    cpu/memory_unit/mem_rd_output[30]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.334 f  cpu/memory_unit/iv_data_in[30]_i_9/O
                         net (fo=34, routed)          2.709    11.043    cpu/memory_unit/forward_rs1[30]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.167 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_50/O
                         net (fo=1, routed)           1.145    12.313    cpu/memory_unit/iv_control_signal_reg[alu]_i_50_n_2
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.307    14.005    cpu/memory_unit/ex_stage/data2
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.129 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           0.667    14.796    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_2
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.920 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.839    15.759    cpu/ex_stage/o_pc_reg_31_sn_1
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.124    15.883 r  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=277, routed)         3.741    19.624    cpu/ex_stage/ex_pc_load
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.124    19.748 r  cpu/ex_stage/o_pc[4]_i_5/O
                         net (fo=1, routed)           0.000    19.748    cpu/ex_stage/o_pc[4]_i_5_n_2
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.280 r  cpu/ex_stage/o_pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.280    cpu/ex_stage/o_pc_reg[4]_i_1_n_2
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.394 r  cpu/ex_stage/o_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.394    cpu/ex_stage/o_pc_reg[8]_i_1_n_2
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.508 r  cpu/ex_stage/o_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.508    cpu/ex_stage/o_pc_reg[12]_i_1_n_2
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.622 r  cpu/ex_stage/o_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    cpu/ex_stage/o_pc_reg[16]_i_1_n_2
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.935 r  cpu/ex_stage/o_pc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.935    cpu/instruction_fetch_unit/o_pc_reg[23]_0[3]
    SLICE_X44Y7          FDPE                                         r  cpu/instruction_fetch_unit/o_pc_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.249ns (37.099%)  route 0.422ns (62.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           0.422     2.111    cpu/ex_stage/douta[22]
    SLICE_X40Y6          LUT3 (Prop_lut3_I2_O)        0.045     2.156 r  cpu/ex_stage/iv_instruction[24]_i_1/O
                         net (fo=1, routed)           0.000     2.156    cpu/de_stage/iv_instruction_reg[31]_1[22]
    SLICE_X40Y6          FDCE                                         r  cpu/de_stage/iv_instruction_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.252ns (37.041%)  route 0.428ns (62.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           0.428     2.117    cpu/ex_stage/douta[29]
    SLICE_X42Y9          LUT3 (Prop_lut3_I2_O)        0.048     2.165 r  cpu/ex_stage/iv_instruction[31]_i_1/O
                         net (fo=1, routed)           0.000     2.165    cpu/de_stage/iv_instruction_reg[31]_1[29]
    SLICE_X42Y9          FDCE                                         r  cpu/de_stage/iv_instruction_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.252ns (36.764%)  route 0.433ns (63.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           0.433     2.122    cpu/ex_stage/douta[27]
    SLICE_X42Y9          LUT3 (Prop_lut3_I2_O)        0.048     2.170 r  cpu/ex_stage/iv_instruction[29]_i_1/O
                         net (fo=1, routed)           0.000     2.170    cpu/de_stage/iv_instruction_reg[31]_1[27]
    SLICE_X42Y9          FDCE                                         r  cpu/de_stage/iv_instruction_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.249ns (35.972%)  route 0.443ns (64.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           0.443     2.132    cpu/ex_stage/douta[18]
    SLICE_X40Y8          LUT3 (Prop_lut3_I2_O)        0.045     2.177 r  cpu/ex_stage/iv_instruction[20]_i_1/O
                         net (fo=1, routed)           0.000     2.177    cpu/de_stage/iv_instruction_reg[31]_1[18]
    SLICE_X40Y8          FDCE                                         r  cpu/de_stage/iv_instruction_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.249ns (35.840%)  route 0.446ns (64.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           0.446     2.134    cpu/ex_stage/douta[26]
    SLICE_X42Y9          LUT3 (Prop_lut3_I2_O)        0.045     2.179 r  cpu/ex_stage/iv_instruction[28]_i_1/O
                         net (fo=1, routed)           0.000     2.179    cpu/de_stage/iv_instruction_reg[31]_1[26]
    SLICE_X42Y9          FDCE                                         r  cpu/de_stage/iv_instruction_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.249ns (35.822%)  route 0.446ns (64.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           0.446     2.135    cpu/ex_stage/douta[21]
    SLICE_X40Y8          LUT3 (Prop_lut3_I2_O)        0.045     2.180 r  cpu/ex_stage/iv_instruction[23]_i_1/O
                         net (fo=1, routed)           0.000     2.180    cpu/de_stage/iv_instruction_reg[31]_1[21]
    SLICE_X40Y8          FDCE                                         r  cpu/de_stage/iv_instruction_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.247ns (35.107%)  route 0.457ns (64.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           0.457     2.145    cpu/ex_stage/douta[17]
    SLICE_X38Y8          LUT3 (Prop_lut3_I2_O)        0.043     2.188 r  cpu/ex_stage/iv_instruction[19]_i_1/O
                         net (fo=1, routed)           0.000     2.188    cpu/de_stage/iv_instruction_reg[31]_1[17]
    SLICE_X38Y8          FDCE                                         r  cpu/de_stage/iv_instruction_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.247ns (34.901%)  route 0.461ns (65.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           0.461     2.149    cpu/ex_stage/douta[23]
    SLICE_X40Y6          LUT3 (Prop_lut3_I2_O)        0.043     2.192 r  cpu/ex_stage/iv_instruction[25]_i_1/O
                         net (fo=1, routed)           0.000     2.192    cpu/de_stage/iv_instruction_reg[31]_1[23]
    SLICE_X40Y6          FDCE                                         r  cpu/de_stage/iv_instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.249ns (35.098%)  route 0.460ns (64.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           0.460     2.149    cpu/ex_stage/douta[28]
    SLICE_X42Y9          LUT3 (Prop_lut3_I2_O)        0.045     2.194 r  cpu/ex_stage/iv_instruction[30]_i_1/O
                         net (fo=1, routed)           0.000     2.194    cpu/de_stage/iv_instruction_reg[31]_1[28]
    SLICE_X42Y9          FDCE                                         r  cpu/de_stage/iv_instruction_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.750ns  (logic 0.249ns (33.186%)  route 0.501ns (66.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.484    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.204     1.688 r  <hidden>
                         net (fo=1, routed)           0.501     2.190    cpu/ex_stage/douta[24]
    SLICE_X41Y8          LUT3 (Prop_lut3_I2_O)        0.045     2.235 r  cpu/ex_stage/iv_instruction[26]_i_1/O
                         net (fo=1, routed)           0.000     2.235    cpu/de_stage/iv_instruction_reg[31]_1[24]
    SLICE_X41Y8          FDCE                                         r  cpu/de_stage/iv_instruction_reg[26]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ext_100mhz

Max Delay           507 Endpoints
Min Delay           507 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.448ns  (logic 2.804ns (14.418%)  route 16.644ns (85.582%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.907    11.023    cpu/memory_unit/forward_rs21
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.147 r  cpu/memory_unit/iv_memory_data[11]_i_1/O
                         net (fo=15, routed)          0.698    11.845    cpu/ex_stage/ex_memory_data[6]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    12.649    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.169 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.169    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.286    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    14.324    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    14.448 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    15.031    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.155 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    15.606    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.730 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    16.223    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.347 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    16.838    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    17.759    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    17.883 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.462    18.346    <hidden>
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.124    18.470 r  <hidden>
                         net (fo=2, routed)           0.979    19.448    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.482     4.823    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.346ns  (logic 2.804ns (14.494%)  route 16.542ns (85.506%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.907    11.023    cpu/memory_unit/forward_rs21
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.147 r  cpu/memory_unit/iv_memory_data[11]_i_1/O
                         net (fo=15, routed)          0.698    11.845    cpu/ex_stage/ex_memory_data[6]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    12.649    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.169 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.169    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.286    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    14.324    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    14.448 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    15.031    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.155 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    15.606    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.730 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    16.223    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.347 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    16.838    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    17.759    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    17.883 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.826    18.710    <hidden>
    SLICE_X57Y5          LUT4 (Prop_lut4_I0_O)        0.124    18.834 r  <hidden>
                         net (fo=2, routed)           0.513    19.346    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490     4.831    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.340ns  (logic 2.804ns (14.499%)  route 16.536ns (85.501%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.907    11.023    cpu/memory_unit/forward_rs21
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.147 r  cpu/memory_unit/iv_memory_data[11]_i_1/O
                         net (fo=15, routed)          0.698    11.845    cpu/ex_stage/ex_memory_data[6]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    12.649    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.169 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.169    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.286    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    14.324    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    14.448 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    15.031    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.155 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    15.606    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.730 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    16.223    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.347 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    16.838    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    17.759    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    17.883 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.826    18.710    <hidden>
    SLICE_X57Y5          LUT4 (Prop_lut4_I0_O)        0.124    18.834 r  <hidden>
                         net (fo=2, routed)           0.506    19.340    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.488     4.829    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.337ns  (logic 2.804ns (14.501%)  route 16.533ns (85.499%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.907    11.023    cpu/memory_unit/forward_rs21
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.147 r  cpu/memory_unit/iv_memory_data[11]_i_1/O
                         net (fo=15, routed)          0.698    11.845    cpu/ex_stage/ex_memory_data[6]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    12.649    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.169 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.169    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.286    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    14.324    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    14.448 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    15.031    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.155 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    15.606    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.730 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    16.223    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.347 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    16.838    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    17.759    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    17.883 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.769    18.652    <hidden>
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.124    18.776 r  <hidden>
                         net (fo=2, routed)           0.560    19.337    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.477     4.818    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.318ns  (logic 2.804ns (14.515%)  route 16.514ns (85.485%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.907    11.023    cpu/memory_unit/forward_rs21
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.147 r  cpu/memory_unit/iv_memory_data[11]_i_1/O
                         net (fo=15, routed)          0.698    11.845    cpu/ex_stage/ex_memory_data[6]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    12.649    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.169 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.169    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.286    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    14.324    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    14.448 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    15.031    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.155 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    15.606    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.730 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    16.223    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.347 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    16.838    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    17.759    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    17.883 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.411    18.294    <hidden>
    SLICE_X51Y14         LUT4 (Prop_lut4_I3_O)        0.124    18.418 r  <hidden>
                         net (fo=2, routed)           0.899    19.318    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.473     4.814    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.300ns  (logic 2.680ns (13.886%)  route 16.620ns (86.114%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.907    11.023    cpu/memory_unit/forward_rs21
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.147 r  cpu/memory_unit/iv_memory_data[11]_i_1/O
                         net (fo=15, routed)          0.698    11.845    cpu/ex_stage/ex_memory_data[6]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    12.649    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.169 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.169    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.286    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    14.324    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    14.448 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    15.031    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.155 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    15.606    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.730 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    16.223    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.347 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    16.838    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    17.759    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    17.883 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          1.417    19.300    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.482     4.823    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.284ns  (logic 2.804ns (14.541%)  route 16.480ns (85.459%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.907    11.023    cpu/memory_unit/forward_rs21
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.147 r  cpu/memory_unit/iv_memory_data[11]_i_1/O
                         net (fo=15, routed)          0.698    11.845    cpu/ex_stage/ex_memory_data[6]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    12.649    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.169 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.169    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.286    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    14.324    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    14.448 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    15.031    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.155 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    15.606    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.730 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    16.223    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.347 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    16.838    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    17.759    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    17.883 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.769    18.652    <hidden>
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.124    18.776 r  <hidden>
                         net (fo=2, routed)           0.508    19.284    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.471     4.812    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.270ns  (logic 2.680ns (13.907%)  route 16.590ns (86.093%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.907    11.023    cpu/memory_unit/forward_rs21
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.147 r  cpu/memory_unit/iv_memory_data[11]_i_1/O
                         net (fo=15, routed)          0.698    11.845    cpu/ex_stage/ex_memory_data[6]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    12.649    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.169 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.169    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.286    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    14.324    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    14.448 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    15.031    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.155 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    15.606    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.730 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    16.223    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.347 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    16.838    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    17.759    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    17.883 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          1.387    19.270    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.477     4.818    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.255ns  (logic 2.804ns (14.562%)  route 16.451ns (85.438%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.907    11.023    cpu/memory_unit/forward_rs21
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.147 r  cpu/memory_unit/iv_memory_data[11]_i_1/O
                         net (fo=15, routed)          0.698    11.845    cpu/ex_stage/ex_memory_data[6]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    12.649    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.169 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.169    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.286    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    14.324    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    14.448 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    15.031    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.155 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    15.606    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.730 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    16.223    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.347 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    16.838    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    17.759    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    17.883 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.462    18.346    <hidden>
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.124    18.470 r  <hidden>
                         net (fo=2, routed)           0.786    19.255    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.477     4.818    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.253ns  (logic 2.804ns (14.564%)  route 16.449ns (85.436%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=81, routed)          4.540     4.996    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.152     5.148 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          0.641     5.789    cpu/memory_unit/mem_rd[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.326     6.115 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=100, routed)         4.907    11.023    cpu/memory_unit/forward_rs21
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.147 r  cpu/memory_unit/iv_memory_data[11]_i_1/O
                         net (fo=15, routed)          0.698    11.845    cpu/ex_stage/ex_memory_data[6]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  cpu/ex_stage/iv_data_in[0]_i_50_comp/O
                         net (fo=2, routed)           0.681    12.649    cpu/ex_stage/iv_data_in[0]_i_50_n_2
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.169 r  cpu/ex_stage/iv_data_in_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.169    cpu/memory_unit/iv_data_in_reg[0]_i_7_6[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  cpu/memory_unit/iv_data_in_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.286    cpu/memory_unit/iv_data_in_reg[0]_i_19_n_2
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 f  cpu/memory_unit/iv_data_in_reg[0]_i_7/CO[3]
                         net (fo=2, routed)           0.921    14.324    cpu/ex_stage/iv_data_in_reg[0]_0[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.124    14.448 f  cpu/ex_stage/translated_address0_carry_i_9/O
                         net (fo=1, routed)           0.583    15.031    cpu/memory_unit/translated_address0_carry_i_9_n_2_alias
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.155 f  cpu/memory_unit/translated_address0_carry_i_1_comp/O
                         net (fo=3, routed)           0.451    15.606    cpu/memory_unit/iv_data_in_reg[16]_0[0]
    SLICE_X50Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.730 r  cpu/memory_unit/cpu_ram_i_61_comp/O
                         net (fo=1, routed)           0.493    16.223    cpu/memory_unit/cpu_ram_i_61_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.347 r  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=3, routed)           0.491    16.838    cpu/memory_unit/cpu_ram_i_52_n_2
    SLICE_X51Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.962 r  cpu/memory_unit/vram_framebuffer_i_4/O
                         net (fo=1, routed)           0.797    17.759    cpu/memory_unit/vram_framebuffer_i_4_n_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.124    17.883 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=16, routed)          0.411    18.294    <hidden>
    SLICE_X51Y14         LUT4 (Prop_lut4_I3_O)        0.124    18.418 r  <hidden>
                         net (fo=2, routed)           0.835    19.253    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.479     4.820    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_anode_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.782%)  route 0.119ns (36.218%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.119     0.283    lcd/mux/counter0/select_signal[0]
    SLICE_X65Y12         LUT2 (Prop_lut2_I1_O)        0.045     0.328 r  lcd/mux/counter0/o_anode_select[0]_i_1/O
                         net (fo=1, routed)           0.000     0.328    lcd/mux/counter0_n_5
    SLICE_X65Y12         FDRE                                         r  lcd/mux/o_anode_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.862     1.989    lcd/mux/CLK
    SLICE_X65Y12         FDRE                                         r  lcd/mux/o_anode_select_reg[0]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_anode_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.588%)  route 0.120ns (36.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.120     0.284    lcd/mux/counter0/select_signal[0]
    SLICE_X65Y12         LUT2 (Prop_lut2_I1_O)        0.045     0.329 r  lcd/mux/counter0/o_anode_select[1]_i_1/O
                         net (fo=1, routed)           0.000     0.329    lcd/mux/counter0_n_4
    SLICE_X65Y12         FDRE                                         r  lcd/mux/o_anode_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.862     1.989    lcd/mux/CLK
    SLICE_X65Y12         FDRE                                         r  lcd/mux/o_anode_select_reg[1]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_anode_select_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.212ns (64.111%)  route 0.119ns (35.889%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.119     0.283    lcd/mux/counter0/select_signal[0]
    SLICE_X65Y12         LUT2 (Prop_lut2_I1_O)        0.048     0.331 r  lcd/mux/counter0/o_anode_select[3]_i_1/O
                         net (fo=1, routed)           0.000     0.331    lcd/mux/counter0_n_2
    SLICE_X65Y12         FDRE                                         r  lcd/mux/o_anode_select_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.862     1.989    lcd/mux/CLK
    SLICE_X65Y12         FDRE                                         r  lcd/mux/o_anode_select_reg[3]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_anode_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.213ns (64.026%)  route 0.120ns (35.974%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.120     0.284    lcd/mux/counter0/select_signal[0]
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.049     0.333 r  lcd/mux/counter0/o_anode_select[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    lcd/mux/counter0_n_3
    SLICE_X65Y12         FDRE                                         r  lcd/mux/o_anode_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.862     1.989    lcd/mux/CLK
    SLICE_X65Y12         FDRE                                         r  lcd/mux/o_anode_select_reg[2]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.246ns (50.525%)  route 0.241ns (49.475%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[1]/C
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          0.241     0.389    lcd/mux/select_signal[1]
    SLICE_X64Y5          LUT6 (Prop_lut6_I3_O)        0.098     0.487 r  lcd/mux/o_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.487    lcd/mux/o_signal[1]_i_1_n_2
    SLICE_X64Y5          FDRE                                         r  lcd/mux/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.993    lcd/mux/CLK
    SLICE_X64Y5          FDRE                                         r  lcd/mux/o_signal_reg[1]/C

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/lcd_value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.695%)  route 0.321ns (63.305%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[6]/C
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[6]/Q
                         net (fo=1, routed)           0.195     0.336    cpu/memory_unit/iv_memory_data[6]
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  cpu/memory_unit/cpu_ram_i_33/O
                         net (fo=2, routed)           0.125     0.507    lcd/D[6]
    SLICE_X59Y5          FDPE                                         r  lcd/lcd_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    lcd/CLK
    SLICE_X59Y5          FDPE                                         r  lcd/lcd_value_reg[6]/C

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/lcd_value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.666%)  route 0.321ns (63.334%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[2]/C
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[2]/Q
                         net (fo=1, routed)           0.136     0.277    cpu/memory_unit/iv_memory_data[2]
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.322 r  cpu/memory_unit/cpu_ram_i_37/O
                         net (fo=2, routed)           0.185     0.507    lcd/D[2]
    SLICE_X59Y4          FDPE                                         r  lcd/lcd_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    lcd/CLK
    SLICE_X59Y4          FDPE                                         r  lcd/lcd_value_reg[2]/C

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/lcd_value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.389%)  route 0.308ns (59.611%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[9]/C
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cpu/memory_unit/iv_memory_data_reg[9]/Q
                         net (fo=1, routed)           0.190     0.354    cpu/memory_unit/iv_memory_data[9]
    SLICE_X60Y4          LUT5 (Prop_lut5_I3_O)        0.045     0.399 r  cpu/memory_unit/cpu_ram_i_30/O
                         net (fo=2, routed)           0.118     0.517    lcd/D[9]
    SLICE_X58Y5          FDPE                                         r  lcd/lcd_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    lcd/CLK
    SLICE_X58Y5          FDPE                                         r  lcd/lcd_value_reg[9]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.215%)  route 0.311ns (59.785%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.311     0.475    lcd/mux/select_signal[0]
    SLICE_X64Y5          LUT6 (Prop_lut6_I4_O)        0.045     0.520 r  lcd/mux/o_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.520    lcd/mux/o_signal[0]_i_1_n_2
    SLICE_X64Y5          FDRE                                         r  lcd/mux/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.993    lcd/mux/CLK
    SLICE_X64Y5          FDRE                                         r  lcd/mux/o_signal_reg[0]/C

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/lcd_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.071%)  route 0.344ns (64.929%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[8]/C
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[8]/Q
                         net (fo=1, routed)           0.214     0.355    cpu/memory_unit/iv_memory_data[8]
    SLICE_X59Y4          LUT5 (Prop_lut5_I3_O)        0.045     0.400 r  cpu/memory_unit/cpu_ram_i_31/O
                         net (fo=2, routed)           0.130     0.530    lcd/D[8]
    SLICE_X59Y4          FDCE                                         r  lcd/lcd_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    lcd/CLK
    SLICE_X59Y4          FDCE                                         r  lcd/lcd_value_reg[8]/C





