 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : four_bit_select_adder
Version: Q-2019.12-SP3
Date   : Thu Nov 23 15:39:35 2023
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.20       0.20
  A_reg_reg[0]/CLK (DFFSR)                 0.00       0.20 r
  A_reg_reg[0]/Q (DFFSR)                   0.52       0.72 f
  U27/Y (BUFX4)                            0.23       0.95 f
  U32/Y (XNOR2X1)                          0.18       1.13 f
  U49/Y (NAND2X1)                          0.14       1.28 r
  U28/Y (AND2X2)                           0.18       1.46 r
  U67/Y (AOI21X1)                          0.16       1.62 f
  U68/Y (MUX2X1)                           0.22       1.84 r
  sum_reg_reg[3]/D (DFFSR)                 0.00       1.84 r
  data arrival time                                   1.84

  clock clk (rise edge)                    2.36       2.36
  clock network delay (ideal)              0.20       2.56
  clock uncertainty                       -0.50       2.06
  sum_reg_reg[3]/CLK (DFFSR)               0.00       2.06 r
  library setup time                      -0.22       1.84
  data required time                                  1.84
  -----------------------------------------------------------
  data required time                                  1.84
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
