
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001218                       # Number of seconds simulated
sim_ticks                                  1218255000                       # Number of ticks simulated
final_tick                               4791246998500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              141274987                       # Simulator instruction rate (inst/s)
host_op_rate                                330142336                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115880032                       # Simulator tick rate (ticks/s)
host_mem_usage                                1464956                       # Number of bytes of host memory used
host_seconds                                    10.51                       # Real time elapsed on the host
sim_insts                                  1485231134                       # Number of instructions simulated
sim_ops                                    3470806769                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        16824                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          264                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           29568                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           38016                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              84672                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        29568                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         29568                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        29440                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           29440                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2103                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           33                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              462                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              594                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3192                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           460                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                460                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13809917                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       216703                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           24270781                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31205290                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              69502690                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      24270781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         24270781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        24165712                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             24165712                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        24165712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13809917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       216703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          24270781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31205290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             93668403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3192                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        460                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      460                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 204224                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   30528                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   84672                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                29440                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                80                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                99                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                29                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                35                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               305                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               297                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               803                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               643                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9                97                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              161                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               97                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               72                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              188                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               79                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                41                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                59                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               39                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               31                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               87                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               57                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1216301000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2136                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1056                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  460                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    2997                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     172                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1034                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    227.094778                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   139.087034                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   270.915583                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          491     47.49%     47.49% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          257     24.85%     72.34% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          105     10.15%     82.50% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           38      3.68%     86.17% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           31      3.00%     89.17% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           16      1.55%     90.72% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           16      1.55%     92.26% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           19      1.84%     94.10% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           61      5.90%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1034                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           29                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     112.965517                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     73.146919                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    117.513672                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             5     17.24%     17.24% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             7     24.14%     41.38% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             3     10.34%     51.72% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3     10.34%     62.07% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            1      3.45%     65.52% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            2      6.90%     72.41% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            1      3.45%     75.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      3.45%     79.31% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            1      3.45%     82.76% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      3.45%     86.21% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::240-255            1      3.45%     89.66% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      3.45%     93.10% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      3.45%     96.55% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::480-495            1      3.45%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            29                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           29                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.448276                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.429001                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.827484                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               22     75.86%     75.86% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      3.45%     79.31% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                6     20.69%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            29                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     63686000                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               123517250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   15955000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     19958.01                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                38708.01                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       167.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        25.06                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     69.50                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     24.17                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.51                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2402                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     231                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 75.27                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                50.22                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     333050.66                       # Average gap between requests
system.mem_cntrl.pageHitRate                    72.12                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4291140                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2258025                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                13137600                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 866520                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         91581360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             61883760                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              3058560                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       313302780                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy        95322720                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         41596380                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              627298845                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            514.915880                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1075251000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3924000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      38812000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    145708250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    247589250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     100431000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    684085250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3141600                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1669800                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                 9774660                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1623420                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         84820320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             43266420                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3586080                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       267864090                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy        95112480                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         77932260                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              588791130                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            483.306968                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1111760250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      5652000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      35994000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    281000500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    245966250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      62505000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    587375000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  429019                       # Number of BP lookups
system.cpu.branchPred.condPredicted            429019                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50294                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               331000                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44697                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.276976                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          331000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              87395                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           243605                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        35479                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      353761                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      225986                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8781                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1956                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      277233                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1286                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2476104000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2436510                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             565041                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1991673                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      429019                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             132092                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1591871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  109640                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      46097                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1746                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         37961                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           93                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    271557                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20123                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     589                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2297658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.687914                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.061288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1675691     72.93%     72.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57454      2.50%     75.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30204      1.31%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    36735      1.60%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    35602      1.55%     79.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31935      1.39%     81.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    31157      1.36%     82.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    29884      1.30%     83.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   368996     16.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2297658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.176079                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.817429                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   531722                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1197864                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    448428                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 64824                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  54820                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3490286                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  54820                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   573734                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  591878                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         307859                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    467492                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                301875                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3271431                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3466                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  25011                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  28697                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 228686                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3583588                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8188894                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5046495                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13438                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1978011                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1605602                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14104                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14119                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    275368                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               424580                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              276463                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             34790                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            30963                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2902246                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16921                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2526174                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             19789                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1148881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1655797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5272                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2297658                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.099456                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.986573                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1552892     67.59%     67.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              192638      8.38%     75.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              125646      5.47%     81.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              101464      4.42%     85.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               92584      4.03%     89.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               84358      3.67%     93.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               76367      3.32%     96.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46148      2.01%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25561      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2297658                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25135     67.54%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    63      0.17%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8628     23.18%     90.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3344      8.99%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                22      0.06%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               24      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             34045      1.35%      1.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1874852     74.22%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1472      0.06%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1783      0.07%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3230      0.13%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               372075     14.73%     90.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              237096      9.39%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1513      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            108      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2526174                       # Type of FU issued
system.cpu.iq.rate                           1.036800                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       37216                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014732                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7396616                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4056849                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2364567                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10395                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12308                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4366                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2524215                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5130                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            32132                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       165806                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          662                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1144                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        85612                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1460                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1971                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  54820                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  340129                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                138583                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2919176                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4869                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                424580                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               276463                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15241                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1147                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                136839                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1144                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          14281                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        53866                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                68147                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2412557                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                344943                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            102998                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             9                       # number of nop insts executed
system.cpu.iew.exec_refs                       568971                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   241878                       # Number of branches executed
system.cpu.iew.exec_stores                     224028                       # Number of stores executed
system.cpu.iew.exec_rate                     0.990169                       # Inst execution rate
system.cpu.iew.wb_sent                        2385384                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2368933                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1557124                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2503110                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.972265                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622076                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1147520                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11649                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             52364                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2106877                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.840249                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.940376                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1580757     75.03%     75.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       186602      8.86%     83.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        74956      3.56%     87.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        76353      3.62%     91.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        43085      2.04%     93.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27206      1.29%     94.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17460      0.83%     95.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12065      0.57%     95.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        88393      4.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2106877                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               945833                       # Number of instructions committed
system.cpu.commit.committedOps                1770302                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         449632                       # Number of memory references committed
system.cpu.commit.loads                        258780                       # Number of loads committed
system.cpu.commit.membars                        1114                       # Number of memory barriers committed
system.cpu.commit.branches                     189837                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1752575                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19915                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14759      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1301163     73.50%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1278      0.07%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          258326     14.59%     89.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         190852     10.78%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1770302                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 88393                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4930755                       # The number of ROB reads
system.cpu.rob.rob_writes                     6030175                       # The number of ROB writes
system.cpu.timesIdled                            7187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          138852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      945833                       # Number of Instructions Simulated
system.cpu.committedOps                       1770302                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.576047                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.576047                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.388192                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.388192                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3571948                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1883926                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6978                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3686                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1088420                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   701164                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1096591                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13083                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21371                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              459428                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21371                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.497731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          785                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1021047                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1021047                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       282339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          282339                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       181694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         181694                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          548                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           548                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        464033                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           464033                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       464581                       # number of overall hits
system.cpu.dcache.overall_hits::total          464581                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23217                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9104                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2936                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2936                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        32321                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32321                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        35257                       # number of overall misses
system.cpu.dcache.overall_misses::total         35257                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    295917500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    295917500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    156352982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    156352982                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    452270482                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    452270482                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    452270482                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    452270482                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       305556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       305556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       190798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       190798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3484                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3484                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       496354                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       496354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       499838                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       499838                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.075983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075983                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047715                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047715                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.842710                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.842710                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065117                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.070537                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070537                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12745.725115                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12745.725115                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17174.097320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17174.097320                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13993.084434                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13993.084434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12827.820915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12827.820915                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2431                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               287                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.470383                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17621                       # number of writebacks
system.cpu.dcache.writebacks::total             17621                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13241                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13310                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13310                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9976                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9035                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2936                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2936                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        19011                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19011                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21947                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    136899000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    136899000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    146356982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    146356982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     36991500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     36991500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    283255982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    283255982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    320247482                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    320247482                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.842710                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.842710                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038301                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043908                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13722.834804                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13722.834804                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16198.891201                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16198.891201                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12599.284741                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12599.284741                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14899.583504                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14899.583504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14591.856837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14591.856837                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20038                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.241271                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              249215                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20038                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.437119                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.241271                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            563174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           563174                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       249068                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          249068                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        249068                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           249068                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       249068                       # number of overall hits
system.cpu.icache.overall_hits::total          249068                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22489                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22489                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22489                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22489                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22489                       # number of overall misses
system.cpu.icache.overall_misses::total         22489                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    321718500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    321718500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    321718500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    321718500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    321718500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    321718500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       271557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       271557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       271557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       271557                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       271557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       271557                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082815                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082815                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082815                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082815                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082815                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082815                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14305.593846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14305.593846                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14305.593846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14305.593846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14305.593846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14305.593846                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          376                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.040000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          306                       # number of writebacks
system.cpu.icache.writebacks::total               306                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2429                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2429                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2429                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2429                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2429                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2429                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20060                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20060                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20060                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20060                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20060                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20060                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    277911000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    277911000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    277911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    277911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    277911000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    277911000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073870                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073870                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073870                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073870                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073870                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073870                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13853.988036                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13853.988036                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13853.988036                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13853.988036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13853.988036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13853.988036                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          83416                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        41962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          521                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            12380                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        12379                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                20922                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               38082                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18387                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23978                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               576                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              576                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8460                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8460                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32971                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        60130                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        70979                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  131109                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1301632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2534036                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3835668                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             26325                       # Total snoops (count)
system.l2bus.snoopTraffic                       69408                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              64014                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.201550                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.401200                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    51113     79.85%     79.85% # Request fanout histogram
system.l2bus.snoop_fanout::1                    12900     20.15%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                64014                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             59937500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.9                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            4764000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30120938                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32759493                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  956                       # number of replacements
system.l2cache.tags.tagsinuse            32132.345107                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   9548                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  956                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.987448                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           11                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9497.801818                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22623.543289                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000336                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.289850                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.690416                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980601                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32153                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          613                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6937                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24597                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981232                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               668000                       # Number of tag accesses
system.l2cache.tags.data_accesses              668000                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17927                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17927                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           24                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              24                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7956                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7956                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19570                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12743                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32313                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19570                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20699                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40269                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19570                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20699                       # number of overall hits
system.l2cache.overall_hits::total              40269                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          551                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           551                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          504                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            504                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          462                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          167                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          629                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            462                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            671                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1133                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           462                       # number of overall misses
system.l2cache.overall_misses::cpu.data           671                       # number of overall misses
system.l2cache.overall_misses::total             1133                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13501000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13501000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     35247500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     35247500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     41830500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     19023500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     60854000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     41830500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     54271000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     96101500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     41830500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     54271000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     96101500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17927                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17927                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          575                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          575                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8460                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8460                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20032                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12910                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32942                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20032                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21370                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41402                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20032                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21370                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41402                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.958261                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.958261                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.059574                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.059574                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.023063                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012936                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.019094                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.023063                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.031399                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.027366                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.023063                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.031399                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.027366                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24502.722323                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24502.722323                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 69935.515873                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69935.515873                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 90542.207792                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 113913.173653                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 96747.217806                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 90542.207792                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 80880.774963                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84820.388350                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 90542.207792                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 80880.774963                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84820.388350                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             460                       # number of writebacks
system.l2cache.writebacks::total                  460                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          551                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          551                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          504                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          504                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          462                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          167                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          629                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          462                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          671                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1133                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          462                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          671                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1133                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7990999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7990999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     30207500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     30207500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     37210500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     17353500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     54564000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     37210500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     47561000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     84771500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     37210500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     47561000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     84771500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.958261                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.958261                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.059574                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.059574                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.023063                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012936                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.019094                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.023063                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.031399                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.027366                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.023063                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.031399                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.027366                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14502.720508                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14502.720508                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59935.515873                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59935.515873                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 80542.207792                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103913.173653                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86747.217806                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 80542.207792                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 70880.774963                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74820.388350                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 80542.207792                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 70880.774963                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74820.388350                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23024                       # Transaction distribution
system.membus.trans_dist::ReadResp              23653                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          460                       # Transaction distribution
system.membus.trans_dist::CleanEvict              496                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              629                       # Transaction distribution
system.membus.trans_dist::ReadExReq               427                       # Transaction distribution
system.membus.trans_dist::ReadExResp              427                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           629                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         4956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         4956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port        97024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        97524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        16824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        16824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  115080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20542                       # Total snoops (count)
system.membus.snoopTraffic                     164328                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24955                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.824484                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.380415                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4380     17.55%     17.55% # Request fanout histogram
system.membus.snoop_fanout::1                   20575     82.45%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               24955                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13578999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3249750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5009586                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18226178                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4791246998500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001843                       # Number of seconds simulated
sim_ticks                                  1843443000                       # Number of ticks simulated
final_tick                               4791872186500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               88980501                       # Simulator instruction rate (inst/s)
host_op_rate                                207920298                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110399358                       # Simulator tick rate (ticks/s)
host_mem_usage                                1483388                       # Number of bytes of host memory used
host_seconds                                    16.70                       # Real time elapsed on the host
sim_insts                                  1485790263                       # Number of instructions simulated
sim_ops                                    3471840939                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        26648                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          392                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           30144                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           51264                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             108448                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        30144                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         30144                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        36352                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           36352                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3331                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           49                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              471                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              801                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4652                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           568                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                568                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     14455560                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       212646                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           16352011                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           27808834                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              58829050                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      16352011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         16352011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        19719622                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             19719622                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        19719622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     14455560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       212646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          16352011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          27808834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             78548672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4652                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        568                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4652                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 297664                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   37056                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  108448                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                36352                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                87                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               102                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                33                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                48                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               449                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               455                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1263                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               282                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8              1013                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               102                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              179                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              104                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               63                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               79                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              282                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              110                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                37                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                45                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                17                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                60                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               40                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               27                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14              128                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               77                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1841632000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3380                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1272                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  568                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4428                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     198                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1392                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    240.965517                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   145.463117                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   282.937511                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          638     45.83%     45.83% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          343     24.64%     70.47% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          142     10.20%     80.68% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           54      3.88%     84.55% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           42      3.02%     87.57% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           29      2.08%     89.66% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           26      1.87%     91.52% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           25      1.80%     93.32% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           93      6.68%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1392                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     127.228571                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     82.110676                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    124.272965                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             6     17.14%     17.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             7     20.00%     37.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             3      8.57%     45.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      8.57%     54.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             1      2.86%     57.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            2      5.71%     62.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            2      5.71%     68.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            1      2.86%     71.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      2.86%     74.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            1      2.86%     77.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      2.86%     80.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::240-255            1      2.86%     82.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-271            1      2.86%     85.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::272-287            1      2.86%     88.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      2.86%     91.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      2.86%     94.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::400-415            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::480-495            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.542857                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.520597                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.885931                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               25     71.43%     71.43% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      2.86%     74.29% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                9     25.71%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     95929250                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               183135500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   23255000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20625.51                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39375.51                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       161.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        20.10                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     58.83                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     19.72                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.42                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.26                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3553                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     289                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 76.39                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                50.88                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     352803.07                       # Average gap between requests
system.mem_cntrl.pageHitRate                    73.62                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  5804820                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3085335                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19527900                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 981360                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         145669680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             90057720                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              5057760                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       479771850                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       162397440                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         51595080                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              964001535                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            522.935363                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1633490750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      6984000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      61546750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    164242250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    422263500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     141584500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1049116750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4148340                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2201100                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                13808760                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2041020                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         134606160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             62249700                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              5896320                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       398141010                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       167839200                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        110805060                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              901862940                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            489.227462                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1685332000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      9948000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      57144000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    383172000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    435352500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      85049500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    873014750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  682153                       # Number of BP lookups
system.cpu.branchPred.condPredicted            682153                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80059                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               528005                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   70124                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16764                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.263777                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          528005                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             138130                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           389875                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        56549                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      559829                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      358456                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         13967                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3291                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      438700                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1896                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3101292000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3686886                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             897203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3173741                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      682153                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             208254                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2376833                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  174320                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      67821                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2813                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         60906                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          110                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    429868                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 31952                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     849                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3492875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.763221                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.109409                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2507545     71.79%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89777      2.57%     74.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    47879      1.37%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    57225      1.64%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    56176      1.61%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    50469      1.44%     80.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    49572      1.42%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    46836      1.34%     83.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   587396     16.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3492875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.185021                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.860819                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   842758                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1748506                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    710419                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                104032                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  87160                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5545698                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  87160                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   909640                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  842075                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         433111                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    741592                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                479297                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5197772                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5296                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  40775                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  41451                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 367056                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5707869                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13055681                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8037147                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             17246                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3146248                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2561645                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21595                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21610                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    439982                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               674325                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              438678                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             53258                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            47958                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4608137                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24954                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4002077                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             31634                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1828634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2659834                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7920                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3492875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.145783                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.014054                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2311262     66.17%     66.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              307212      8.80%     74.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              199265      5.70%     80.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              160283      4.59%     85.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              146871      4.20%     89.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              133762      3.83%     93.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              120847      3.46%     96.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               72874      2.09%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               40499      1.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3492875                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39703     68.03%     68.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    80      0.14%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13414     22.98%     91.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5109      8.75%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                28      0.05%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               31      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             55413      1.38%      1.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2968987     74.19%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2385      0.06%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3286      0.08%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4202      0.10%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               589600     14.73%     90.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              376105      9.40%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1959      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            140      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4002077                       # Type of FU issued
system.cpu.iq.rate                           1.085490                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       58365                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014584                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11573536                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6447463                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3746068                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13492                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              15893                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5688                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3998368                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6661                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49974                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       265392                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          981                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1688                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       135951                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2150                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3163                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  87160                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  442480                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                219812                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4633118                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7782                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                674325                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               438678                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23010                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1859                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                217125                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1688                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          22866                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        85641                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               108507                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3820934                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                545654                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            164059                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            27                       # number of nop insts executed
system.cpu.iew.exec_refs                       900758                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   383806                       # Number of branches executed
system.cpu.iew.exec_stores                     355104                       # Number of stores executed
system.cpu.iew.exec_rate                     1.036358                       # Inst execution rate
system.cpu.iew.wb_sent                        3777863                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3751756                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2471044                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3981611                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.017595                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.620614                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1826980                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17034                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             83425                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3189657                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.879239                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.973915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2353035     73.77%     73.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       299230      9.38%     83.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       118665      3.72%     86.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       120685      3.78%     90.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        68220      2.14%     92.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        43832      1.37%     94.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27298      0.86%     95.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19507      0.61%     95.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       139185      4.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3189657                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1504962                       # Number of instructions committed
system.cpu.commit.committedOps                2804472                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         711666                       # Number of memory references committed
system.cpu.commit.loads                        408938                       # Number of loads committed
system.cpu.commit.membars                        1214                       # Number of memory barriers committed
system.cpu.commit.branches                     301693                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2776192                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30607                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24586      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2060803     73.48%     74.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2072      0.07%     74.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3011      0.11%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          408356     14.56%     89.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         302728     10.79%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2804472                       # Class of committed instruction
system.cpu.commit.bw_lim_events                139185                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7673336                       # The number of ROB reads
system.cpu.rob.rob_writes                     9572058                       # The number of ROB writes
system.cpu.timesIdled                           11387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          194011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1504962                       # Number of Instructions Simulated
system.cpu.committedOps                       2804472                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.449820                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.449820                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.408193                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.408193                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5665927                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2985431                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9076                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4804                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1747872                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1123720                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1736814                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20014                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             34081                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              796798                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35105                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.697564                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          756                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1619567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1619567                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       446566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          446566                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       287992                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         287992                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          840                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           840                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        734558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           734558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       735398                       # number of overall hits
system.cpu.dcache.overall_hits::total          735398                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38152                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14727                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4466                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4466                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        52879                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        57345                       # number of overall misses
system.cpu.dcache.overall_misses::total         57345                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    475343500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    475343500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    244346474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    244346474                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    719689974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    719689974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    719689974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    719689974                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       484718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       484718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       302719                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       302719                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       787437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       787437                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       792743                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       792743                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.078710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.078710                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048649                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841689                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841689                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.067153                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067153                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.072337                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.072337                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12459.202663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12459.202663                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16591.734501                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16591.734501                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13610.128293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13610.128293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12550.178289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12550.178289                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3900                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               462                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.441558                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27614                       # number of writebacks
system.cpu.dcache.writebacks::total             27614                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        22257                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22257                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22372                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22372                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15895                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14612                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4466                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4466                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34973                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    214844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    227768974                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    227768974                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     56446000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     56446000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    442612974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    442612974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    499058974                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    499058974                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.048269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841689                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841689                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038742                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038742                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.044116                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044116                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13516.451714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13516.451714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15587.802765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15587.802765                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12639.050605                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12639.050605                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14508.570951                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14508.570951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14269.835988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14269.835988                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32005                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.184640                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              403184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32515                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.399938                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.184640                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            891778                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           891778                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       393957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          393957                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        393957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           393957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       393957                       # number of overall hits
system.cpu.icache.overall_hits::total          393957                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        35911                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35911                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        35911                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35911                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        35911                       # number of overall misses
system.cpu.icache.overall_misses::total         35911                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    489832000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    489832000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    489832000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    489832000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    489832000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    489832000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       429868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       429868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       429868                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       429868                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       429868                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       429868                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083540                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083540                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083540                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083540                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083540                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083540                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13640.165966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13640.165966                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13640.165966                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13640.165966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13640.165966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13640.165966                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          385                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          506                       # number of writebacks
system.cpu.icache.writebacks::total               506                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3869                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3869                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3869                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3869                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3869                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3869                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32042                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32042                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32042                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32042                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32042                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32042                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    424048500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    424048500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    424048500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    424048500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    424048500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    424048500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074539                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074539                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074539                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074539                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074539                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074539                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13234.145809                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13234.145809                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13234.145809                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13234.145809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13234.145809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13234.145809                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         133101                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          813                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            19388                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        19375                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                32367                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               61062                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28688                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38547                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               892                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              892                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13721                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13721                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52402                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        96042                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       113290                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  209332                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2080064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4015420                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6095484                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             41531                       # Total snoops (count)
system.l2bus.snoopTraffic                      105928                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             100660                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.200825                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.400941                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    80458     79.93%     79.93% # Request fanout histogram
system.l2bus.snoop_fanout::1                    20189     20.06%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::2                       13      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               100660                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             94973000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.2                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            8313000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            48107411                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51984988                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1149                       # number of replacements
system.l2cache.tags.tagsinuse            32145.057323                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3339730                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33325                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               100.216954                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           11                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9486.052180                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22648.005143                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000336                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.289491                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.691162                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980989                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7428                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24406                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981934                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1065192                       # Number of tag accesses
system.l2cache.tags.data_accesses             1065192                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        28120                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        28120                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           37                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              37                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         13031                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            13031                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31524                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20124                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51648                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31524                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            33155                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               64679                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31524                       # number of overall hits
system.l2cache.overall_hits::cpu.data           33155                       # number of overall hits
system.l2cache.overall_hits::total              64679                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          854                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           854                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          690                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            690                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          471                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          235                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          706                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            471                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            925                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1396                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           471                       # number of overall misses
system.l2cache.overall_misses::cpu.data           925                       # number of overall misses
system.l2cache.overall_misses::total             1396                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20928000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20928000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     47313000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     47313000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     44187000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     26810500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     70997500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     44187000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     74123500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    118310500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     44187000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     74123500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    118310500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        28120                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        28120                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          891                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          891                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13721                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13721                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        31995                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20359                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52354                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        31995                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        34080                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66075                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        31995                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        34080                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66075                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.958474                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.958474                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.050288                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.050288                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.014721                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.011543                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.013485                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.014721                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.027142                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.021128                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.014721                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.027142                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.021128                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24505.854801                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24505.854801                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68569.565217                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68569.565217                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 93815.286624                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 114087.234043                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 100563.031161                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 93815.286624                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 80133.513514                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84749.641834                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 93815.286624                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 80133.513514                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84749.641834                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             568                       # number of writebacks
system.l2cache.writebacks::total                  568                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          854                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          854                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          690                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          690                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          471                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          235                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          706                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          471                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          925                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1396                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          471                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          925                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1396                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12387999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12387999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     40413000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     40413000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     39477000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     24460500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     63937500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     39477000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     64873500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    104350500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     39477000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     64873500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    104350500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.958474                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.958474                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.050288                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.050288                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.014721                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.011543                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.013485                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.014721                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.027142                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.021128                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.014721                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.027142                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.021128                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14505.853630                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14505.853630                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58569.565217                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58569.565217                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 83815.286624                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 104087.234043                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90563.031161                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 83815.286624                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 70133.513514                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74749.641834                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 83815.286624                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 70133.513514                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74749.641834                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         35420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               35695                       # Transaction distribution
system.membus.trans_dist::ReadResp              36401                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          568                       # Transaction distribution
system.membus.trans_dist::CleanEvict              581                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              979                       # Transaction distribution
system.membus.trans_dist::ReadExReq               566                       # Transaction distribution
system.membus.trans_dist::ReadExResp              566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           706                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        31461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        31461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       117760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       118260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        26648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        26648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  145768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31969                       # Total snoops (count)
system.membus.snoopTraffic                     255744                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38192                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.838395                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.368092                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6172     16.16%     16.16% # Request fanout histogram
system.membus.snoop_fanout::1                   32020     83.84%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38192                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20509999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3824750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            7339272                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28871155                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4791872186500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
