<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Civilization: valgrind/VEX/pub/libvex.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Civilization
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2fb20ff8a1ab89080023c904ddf95a70.html">valgrind</a></li><li class="navelem"><a class="el" href="dir_ef5e79aa36ffec5bb3e7b2160b895785.html">VEX</a></li><li class="navelem"><a class="el" href="dir_9de675708487782e72356c372dd5c07d.html">pub</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">libvex.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*---------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*--- begin                                          libvex.h ---*/</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/*---------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">   This file is part of Valgrind, a dynamic binary instrumentation</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">   framework.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">   Copyright (C) 2004-2017 OpenWorks LLP</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">      info@open-works.net</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">   This program is free software; you can redistribute it and/or</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">   modify it under the terms of the GNU General Public License as</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">   published by the Free Software Foundation; either version 2 of the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">   License, or (at your option) any later version.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">   This program is distributed in the hope that it will be useful, but</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">   WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">   General Public License for more details.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">   You should have received a copy of the GNU General Public License</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">   along with this program; if not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">   The GNU General Public License is contained in the file COPYING.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">   Neither the names of the U.S. Department of Energy nor the</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">   University of California nor the names of its contributors may be</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">   used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">   without prior written permission.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef __LIBVEX_H</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define __LIBVEX_H</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;libvex_basictypes.h&quot;</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;libvex_ir.h&quot;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/*---------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/*--- This file defines the top-level interface to LibVEX.    ---*/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/*---------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/*--- Architectures, variants, and other arch info    ---*/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">typedef</span> </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;   <span class="keyword">enum</span> { </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;      VexArch_INVALID=0x400,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;      VexArchX86, </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      VexArchAMD64, </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      VexArchARM,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      VexArchARM64,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      VexArchPPC32,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      VexArchPPC64,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;      VexArchS390X,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      VexArchMIPS32,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;      VexArchMIPS64,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;      VexArchNANOMIPS,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;   }</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;   VexArch;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Information about endianness. */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">typedef</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;   <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      VexEndness_INVALID=0x600, <span class="comment">/* unknown endianness */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      VexEndnessLE,             <span class="comment">/* little endian */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      VexEndnessBE              <span class="comment">/* big endian */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;   }</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;   VexEndness;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* For a given architecture, these specify extra capabilities beyond</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">   the minimum supported (baseline) capabilities.  They may be OR&#39;d</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">   together, although some combinations don&#39;t make sense.  (eg, SSE2</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">   but not SSE1).  LibVEX_Translate will check for nonsensical</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">   combinations. */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* x86: baseline capability is Pentium-1 (FPU, MMX, but no SSE), with</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">   cmpxchg8b. MMXEXT is a special AMD only subset of SSE1 (Integer SSE). */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_X86_MMXEXT  (1&lt;&lt;1)  </span><span class="comment">/* A subset of SSE1 on early AMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_X86_SSE1    (1&lt;&lt;2)  </span><span class="comment">/* SSE1 support (Pentium III) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_X86_SSE2    (1&lt;&lt;3)  </span><span class="comment">/* SSE2 support (Pentium 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_X86_SSE3    (1&lt;&lt;4)  </span><span class="comment">/* SSE3 support (&gt;= Prescott) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_X86_LZCNT   (1&lt;&lt;5)  </span><span class="comment">/* SSE4a LZCNT insn */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* amd64: baseline capability is SSE2, with cmpxchg8b but not</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">   cmpxchg16b. */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_AMD64_SSE3   (1&lt;&lt;5)  </span><span class="comment">/* SSE3 support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_AMD64_SSSE3  (1&lt;&lt;12) </span><span class="comment">/* Supplemental SSE3 support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_AMD64_CX16   (1&lt;&lt;6)  </span><span class="comment">/* cmpxchg16b support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_AMD64_LZCNT  (1&lt;&lt;7)  </span><span class="comment">/* SSE4a LZCNT insn */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_AMD64_AVX    (1&lt;&lt;8)  </span><span class="comment">/* AVX instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_AMD64_RDTSCP (1&lt;&lt;9)  </span><span class="comment">/* RDTSCP instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_AMD64_BMI    (1&lt;&lt;10) </span><span class="comment">/* BMI1 instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_AMD64_AVX2   (1&lt;&lt;11) </span><span class="comment">/* AVX2 instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_AMD64_RDRAND (1&lt;&lt;13) </span><span class="comment">/* RDRAND instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_AMD64_F16C   (1&lt;&lt;14) </span><span class="comment">/* F16C instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_AMD64_RDSEED (1&lt;&lt;15) </span><span class="comment">/* RDSEED instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* ppc32: baseline capability is integer only */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC32_F     (1&lt;&lt;8)  </span><span class="comment">/* basic (non-optional) FP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC32_V     (1&lt;&lt;9)  </span><span class="comment">/* Altivec (VMX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC32_FX    (1&lt;&lt;10) </span><span class="comment">/* FP extns (fsqrt, fsqrts) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC32_GX    (1&lt;&lt;11) </span><span class="comment">/* Graphics extns</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">                                          (fres,frsqrte,fsel,stfiwx) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC32_VX    (1&lt;&lt;12) </span><span class="comment">/* Vector-scalar floating-point (VSX); implies ISA 2.06 or higher  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC32_DFP   (1&lt;&lt;17) </span><span class="comment">/* Decimal Floating Point (DFP) -- e.g., dadd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC32_ISA2_07   (1&lt;&lt;19) </span><span class="comment">/* ISA 2.07 -- e.g., mtvsrd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC32_ISA3_0    (1&lt;&lt;21) </span><span class="comment">/* ISA 3.0  -- e.g., cnttzw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC32_ISA3_1    (1&lt;&lt;22) </span><span class="comment">/* ISA 3.1  -- e.g., brh */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* ISA 3.1 not supported in 32-bit mode */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* ppc64: baseline capability is integer and basic FP insns */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC64_V     (1&lt;&lt;13) </span><span class="comment">/* Altivec (VMX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC64_FX    (1&lt;&lt;14) </span><span class="comment">/* FP extns (fsqrt, fsqrts) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC64_GX    (1&lt;&lt;15) </span><span class="comment">/* Graphics extns</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">                                          (fres,frsqrte,fsel,stfiwx) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC64_VX    (1&lt;&lt;16) </span><span class="comment">/* Vector-scalar floating-point (VSX); implies ISA 2.06 or higher  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC64_DFP   (1&lt;&lt;18) </span><span class="comment">/* Decimal Floating Point (DFP) -- e.g., dadd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC64_ISA2_07   (1&lt;&lt;20) </span><span class="comment">/* ISA 2.07 -- e.g., mtvsrd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC64_ISA3_0    (1&lt;&lt;22) </span><span class="comment">/* ISA 3.0  -- e.g., cnttzw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC64_ISA3_1    (1&lt;&lt;23) </span><span class="comment">/* ISA 3.1  -- e.g., brh */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_PPC64_SCV       (1&lt;&lt;24) </span><span class="comment">/* ISA 3.0, Kernel supports scv</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">                                              instruction. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* s390x: Hardware capability encoding</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">   Bits [26:31] encode the machine model (see VEX_S390X_MODEL... below)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">   Bits [0:20]  encode specific hardware capabilities</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">                (see VEX_HWAPS_S390X_... below)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* Model numbers must be assigned in chronological order.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">   They are used as array index. */</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z900     0</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z800     1</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z990     2</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z890     3</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z9_EC    4</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z9_BC    5</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z10_EC   6</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z10_BC   7</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z196     8</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z114     9</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_ZEC12    10</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_ZBC12    11</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z13      12</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z13S     13</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z14      14</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z14_ZR1  15</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_Z15      16</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_UNKNOWN  17     </span><span class="comment">/* always last in list */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL_MASK     0x3F</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_LDISP (1&lt;&lt;6)   </span><span class="comment">/* Long-displacement facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_EIMM  (1&lt;&lt;7)   </span><span class="comment">/* Extended-immediate facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_GIE   (1&lt;&lt;8)   </span><span class="comment">/* General-instruction-extension facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_DFP   (1&lt;&lt;9)   </span><span class="comment">/* Decimal floating point facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_FGX   (1&lt;&lt;10)  </span><span class="comment">/* FPR-GR transfer facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_ETF2  (1&lt;&lt;11)  </span><span class="comment">/* ETF2-enhancement facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_STFLE (1&lt;&lt;12)  </span><span class="comment">/* STFLE facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_ETF3  (1&lt;&lt;13)  </span><span class="comment">/* ETF3-enhancement facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_STCKF (1&lt;&lt;14)  </span><span class="comment">/* STCKF facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_FPEXT (1&lt;&lt;15)  </span><span class="comment">/* Floating point extension facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_LSC   (1&lt;&lt;16)  </span><span class="comment">/* Conditional load/store facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_PFPO  (1&lt;&lt;17)  </span><span class="comment">/* Perform floating point ops facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_VX    (1&lt;&lt;18)  </span><span class="comment">/* Vector facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_MSA5  (1&lt;&lt;19)  </span><span class="comment">/* message security assistance facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_MI2   (1&lt;&lt;20)  </span><span class="comment">/* miscellaneous-instruction-extensions facility 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_LSC2  (1&lt;&lt;21)  </span><span class="comment">/* Conditional load/store facility2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_VXE   (1&lt;&lt;22)  </span><span class="comment">/* Vector-enhancements facility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* Special value representing all available s390x hwcaps */</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X_ALL   (VEX_HWCAPS_S390X_LDISP | \</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_EIMM  | \</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_GIE   | \</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_DFP   | \</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_FGX   | \</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_STFLE | \</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_STCKF | \</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_FPEXT | \</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_LSC   | \</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_ETF3  | \</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_ETF2  | \</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_PFPO  | \</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_VX    | \</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_MSA5  | \</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_MI2   | \</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_LSC2  | \</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">                                VEX_HWCAPS_S390X_VXE)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_S390X(x)  ((x) &amp; ~VEX_S390X_MODEL_MASK)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define VEX_S390X_MODEL(x)   ((x) &amp;  VEX_S390X_MODEL_MASK)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* arm: baseline capability is ARMv4 */</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* Bits 5:0 - architecture level (e.g. 5 for v5, 6 for v6 etc) */</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM_VFP    (1&lt;&lt;6)  </span><span class="comment">/* VFP extension */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM_VFP2   (1&lt;&lt;7)  </span><span class="comment">/* VFPv2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM_VFP3   (1&lt;&lt;8)  </span><span class="comment">/* VFPv3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* Bits 15:10 reserved for (possible) future VFP revisions */</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM_NEON   (1&lt;&lt;16) </span><span class="comment">/* Advanced SIMD also known as NEON */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* Get an ARM architecure level from HWCAPS */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define VEX_ARM_ARCHLEVEL(x) ((x) &amp; 0x3f)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* ARM64: baseline capability is AArch64 v8. */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_FHM         (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_DPBCVAP     (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_DPBCVADP    (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_SM3         (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_SM4         (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_SHA3        (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_RDM         (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_ATOMICS     (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_I8MM        (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_BF16        (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_FP16        (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define VEX_HWCAPS_ARM64_VFP16       (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* MIPS baseline capability */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* Assigned Company values for bits 23:16 of the PRId Register</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">   (CP0 register 15, select 0).  As of the MIPS32 and MIPS64 specs from</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">   MTI, the PRId register is defined in this (backwards compatible)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">   way:</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  +----------------+----------------+----------------+----------------+</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  | Company Options| Company ID     | Processor ID   | Revision       |</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  +----------------+----------------+----------------+----------------+</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">   31            24 23            16 15             8 7</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define VEX_PRID_COMP_LEGACY      0x00000000</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define VEX_PRID_COMP_MIPS        0x00010000</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define VEX_PRID_COMP_BROADCOM    0x00020000</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define VEX_PRID_COMP_NETLOGIC    0x000C0000</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define VEX_PRID_COMP_CAVIUM      0x000D0000</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define VEX_PRID_COMP_INGENIC_E1  0x00E10000        </span><span class="comment">/* JZ4780 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * These are valid when 23:16 == PRID_COMP_LEGACY</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define VEX_PRID_IMP_LOONGSON_64        0x6300  </span><span class="comment">/* Loongson-2/3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> * These are the PRID&#39;s for when 23:16 == PRID_COMP_MIPS</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define VEX_PRID_IMP_34K                0x9500</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define VEX_PRID_IMP_74K                0x9700</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define VEX_PRID_IMP_P5600              0xa800</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> * Instead of Company Options values, bits 31:24 will be packed with</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> * additional information, such as isa level and FP mode.</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define VEX_MIPS_CPU_ISA_M32R1      0x01000000</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define VEX_MIPS_CPU_ISA_M32R2      0x02000000</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define VEX_MIPS_CPU_ISA_M64R1      0x04000000</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define VEX_MIPS_CPU_ISA_M64R2      0x08000000</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define VEX_MIPS_CPU_ISA_M32R6      0x10000000</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define VEX_MIPS_CPU_ISA_M64R6      0x20000000</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* FP mode is FR = 1 (32 dbl. prec. FP registers) */</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define VEX_MIPS_HOST_FR            0x40000000</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* Get MIPS Extended Information */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define VEX_MIPS_EX_INFO(x) ((x) &amp; 0xFF000000)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* Get MIPS Company ID from HWCAPS */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define VEX_MIPS_COMP_ID(x) ((x) &amp; 0x00FF0000)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* Get MIPS Processor ID from HWCAPS */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define VEX_MIPS_PROC_ID(x) ((x) &amp; 0x0000FF00)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* Get MIPS Revision from HWCAPS */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define VEX_MIPS_REV(x) ((x) &amp; 0x000000FF)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* Get host FP mode */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define VEX_MIPS_HOST_FP_MODE(x) (!!(VEX_MIPS_EX_INFO(x) &amp; VEX_MIPS_HOST_FR))</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/* Check if the processor supports MIPS32R2. */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define VEX_MIPS_CPU_HAS_MIPS32R2(x) (VEX_MIPS_EX_INFO(x) &amp; \</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">                                      VEX_MIPS_CPU_ISA_M32R2)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* Check if the processor supports MIPS64R2. */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define VEX_MIPS_CPU_HAS_MIPS64R2(x) (VEX_MIPS_EX_INFO(x) &amp; \</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">                                      VEX_MIPS_CPU_ISA_M64R2)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* Check if the processor supports MIPSR6. */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define VEX_MIPS_CPU_HAS_MIPSR6(x) (VEX_MIPS_EX_INFO(x) &amp; \</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">                                    (VEX_MIPS_CPU_ISA_M32R6 | \</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">                                    VEX_MIPS_CPU_ISA_M64R6))</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* Check if the processor supports DSP ASE Rev 2. */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define VEX_MIPS_PROC_DSP2(x) ((VEX_MIPS_COMP_ID(x) == VEX_PRID_COMP_MIPS) &amp;&amp; \</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">                               (VEX_MIPS_PROC_ID(x) == VEX_PRID_IMP_74K))</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* Check if the processor supports DSP ASE Rev 1. */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define VEX_MIPS_PROC_DSP(x)  (VEX_MIPS_PROC_DSP2(x) || \</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">                               ((VEX_MIPS_COMP_ID(x) == VEX_PRID_COMP_MIPS) &amp;&amp; \</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">                               (VEX_MIPS_PROC_ID(x) == VEX_PRID_IMP_34K)))</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* Check if the processor supports MIPS MSA (SIMD)*/</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define VEX_MIPS_PROC_MSA(x) ((VEX_MIPS_COMP_ID(x) == VEX_PRID_COMP_MIPS) &amp;&amp; \</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">                              (VEX_MIPS_PROC_ID(x) == VEX_PRID_IMP_P5600) &amp;&amp; \</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">                              (VEX_MIPS_HOST_FP_MODE(x)))</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/* These return statically allocated strings. */</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> HChar* LibVEX_ppVexArch    ( VexArch );</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> HChar* LibVEX_ppVexEndness ( VexEndness endness );</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> HChar* LibVEX_ppVexHwCaps  ( VexArch, UInt );</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* The various kinds of caches */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;   DATA_CACHE=0x500,</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;   INSN_CACHE,</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;   UNIFIED_CACHE</div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="structVexCache.html">  314</a></span>&#160;} VexCacheKind;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* Information about a particular cache */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;   VexCacheKind kind;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;   UInt level;         <span class="comment">/* level this cache is at, e.g. 1 for L1 cache */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;   UInt sizeB;         <span class="comment">/* size of this cache in bytes */</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;   UInt line_sizeB;    <span class="comment">/* cache line size in bytes */</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;   UInt assoc;         <span class="comment">/* set associativity */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;   Bool is_trace_cache;  <span class="comment">/* False, except for certain Pentium 4 models */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;} <a class="code" href="structVexCache.html">VexCache</a>;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* Convenience macro to initialise a VexCache */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define VEX_CACHE_INIT(_kind, _level, _size, _line_size, _assoc)         \</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">         ({ (VexCache) { .kind = _kind, .level = _level, .sizeB = _size, \</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">               .line_sizeB = _line_size, .assoc = _assoc, \</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="structVexCacheInfo.html">  330</a></span>&#160;<span class="preprocessor">               .is_trace_cache = False }; })</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* Information about the cache system as a whole */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;   UInt num_levels;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;   UInt num_caches;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;   <span class="comment">/* Unordered array of caches for this host. NULL if there are</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">      no caches. The following can always be assumed:</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">      (1) There is at most one cache of a given kind per cache level.</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">      (2) If there exists a unified cache at a particular level then</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">          no other cache exists at that level.</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">      (3) The existence of a cache at level N &gt; 1 implies the existence of</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">          at least one cache at level N-1. */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;   <a class="code" href="structVexCache.html">VexCache</a> *caches;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;   Bool icaches_maintain_coherence;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;} <a class="code" href="structVexCacheInfo.html">VexCacheInfo</a>;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* This struct is a bit of a hack, but is needed to carry misc</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">   important bits of info about an arch.  Fields which are meaningless</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">   or ignored for the platform in question should be set to zero.</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="structVexArchInfo.html">  351</a></span>&#160;<span class="comment">   Nb: if you add fields to the struct make sure to update function</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">   LibVEX_default_VexArchInfo. */</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keyword">typedef</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <span class="comment">/* The following three fields are mandatory. */</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      UInt         hwcaps;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      VexEndness   endness;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;      <a class="code" href="structVexCacheInfo.html">VexCacheInfo</a> hwcache_info;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      <span class="comment">/* PPC32/PPC64 only: size of instruction cache line */</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      Int ppc_icache_line_szB;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      <span class="comment">/* PPC32/PPC64 only: sizes zeroed by the dcbz/dcbzl instructions</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">         (bug#135264) */</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      UInt ppc_dcbz_szB;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;      <span class="comment">/* PPC32/PPC64 only: True scv is supported */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      Bool ppc_scv_supported;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      UInt ppc_dcbzl_szB; <span class="comment">/* 0 means unsupported (SIGILL) */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      <span class="comment">/* ARM64: I- and D- minimum line sizes in log2(bytes), as</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">         obtained from ctr_el0.DminLine and .IminLine.  For example, a</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">         line size of 64 bytes would be encoded here as 6. */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      UInt arm64_dMinLine_lg2_szB;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      UInt arm64_iMinLine_lg2_szB;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="comment">/* ARM64: does the host require us to use the fallback LLSC</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">         implementation? */</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      Bool arm64_requires_fallback_LLSC;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;   }</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;   <a class="code" href="structVexArchInfo.html">VexArchInfo</a>;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/* Write default settings info *vai. */</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="keyword">extern</span> </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keywordtype">void</span> LibVEX_default_VexArchInfo ( <span class="comment">/*OUT*/</span><a class="code" href="structVexArchInfo.html">VexArchInfo</a>* vai );</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* This struct carries guest and host ABI variant information that may</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">   be needed.  Fields which are meaningless or ignored for the</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">   platform in question should be set to zero.</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">   Settings which are believed to be correct are:</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">   guest_stack_redzone_size</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">      guest is ppc32-linux                ==&gt; 0</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">      guest is ppc64-linux                ==&gt; 288</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">      guest is amd64-linux                ==&gt; 128</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">      guest is other                      ==&gt; inapplicable</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">   guest_amd64_assume_fs_is_const</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">      guest is amd64-linux                ==&gt; True</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">      guest is amd64-darwin               ==&gt; False</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">      guest is amd64-solaris              ==&gt; True</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">      guest is other                      ==&gt; inapplicable</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">   guest_amd64_assume_gs_is_const</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">      guest is amd64-darwin               ==&gt; True</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">      guest is amd64-linux                ==&gt; True</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">      guest is amd64-solaris              ==&gt; False</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">      guest is other                      ==&gt; inapplicable</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">   guest_ppc_zap_RZ_at_blr</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">      guest is ppc64-linux                ==&gt; True</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">      guest is ppc32-linux                ==&gt; False</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">      guest is other                      ==&gt; inapplicable</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">   guest_ppc_zap_RZ_at_bl</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">      guest is ppc64-linux                ==&gt; const True</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">      guest is ppc32-linux                ==&gt; const False</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">      guest is other                      ==&gt; inapplicable</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">   guest__use_fallback_LLSC</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">      guest is mips32                     ==&gt; applicable, default True</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">      guest is mips64                     ==&gt; applicable, default True</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">      guest is arm64                      ==&gt; applicable, default False</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">   host_ppc_calls_use_fndescrs:</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">      host is ppc32-linux                 ==&gt; False</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">      host is ppc64-linux                 ==&gt; True</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="structVexAbiInfo.html">  426</a></span>&#160;<span class="comment">      host is other                       ==&gt; inapplicable</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160; </div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="keyword">typedef</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      <span class="comment">/* PPC and AMD64 GUESTS only: how many bytes below the </span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">         stack pointer are validly addressible? */</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      Int guest_stack_redzone_size;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160; </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <span class="comment">/* AMD64 GUESTS only: should we translate %fs-prefixed</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">         instructions using the assumption that %fs always contains</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">         the same value? (typically zero on linux and solaris) */</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      Bool guest_amd64_assume_fs_is_const;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160; </div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="comment">/* AMD64 GUESTS only: should we translate %gs-prefixed</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">         instructions using the assumption that %gs always contains</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">         the same value? (typically 0x60 on darwin)? */</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      Bool guest_amd64_assume_gs_is_const;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160; </div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      <span class="comment">/* AMD64 GUESTS only: for a misaligned memory access, for which we should</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">         generate a trap, should we generate SigBUS (a la FreeBSD) or SIGSEGV</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">         (Linux, OSX) ?? */</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      Bool guest_amd64_sigbus_on_misalign;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160; </div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="comment">/* PPC GUESTS only: should we zap the stack red zone at a &#39;blr&#39;</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">         (function return) ? */</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      Bool guest_ppc_zap_RZ_at_blr;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160; </div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="comment">/* PPC GUESTS only: should we zap the stack red zone at a &#39;bl&#39;</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">         (function call) ?  Is supplied with the guest address of the</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">         target of the call since that may be significant.  If NULL,</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">         is assumed equivalent to a fn which always returns False. */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      Bool (*guest_ppc_zap_RZ_at_bl)(Addr);</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160; </div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;      <span class="comment">/* Potentially for all guests that use LL/SC: use the fallback</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">         (synthesised) implementation rather than passing LL/SC on to</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">         the host? */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      Bool guest__use_fallback_LLSC;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;      <span class="comment">/* PPC32/PPC64 HOSTS only: does &#39;&amp;f&#39; give us a pointer to a</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">         function descriptor on the host, or to the function code</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">         itself?  True =&gt; descriptor, False =&gt; code. */</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      Bool host_ppc_calls_use_fndescrs;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <span class="comment">/* MIPS32/MIPS64 GUESTS only: emulated FPU mode. */</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      UInt guest_mips_fp_mode;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;   }</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;   <a class="code" href="structVexAbiInfo.html">VexAbiInfo</a>;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160; </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/* Write default settings info *vbi. */</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="keyword">extern</span> </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="keywordtype">void</span> LibVEX_default_VexAbiInfo ( <span class="comment">/*OUT*/</span><a class="code" href="structVexAbiInfo.html">VexAbiInfo</a>* vbi );</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160; </div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160; </div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/*--- Control of Vex&#39;s optimiser (iropt).             ---*/</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160; </div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160; </div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* VexRegisterUpdates specifies when to ensure that the guest state is</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">   up to date, in order of increasing accuracy but increasing expense.</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">     VexRegUpdSpAtMemAccess: all registers are updated at superblock</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">     exits, and SP is also up to date at memory exception points.  The</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">     SP is described by the arch specific functions</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">     guest_&lt;arch&gt;_state_requires_precise_mem_exns.</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">     VexRegUpdUnwindregsAtMemAccess: registers needed to make a stack</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">     trace are up to date at memory exception points.  Typically,</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">     these are PC/SP/FP.  The minimal registers are described by the</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">     arch specific functions guest_&lt;arch&gt;_state_requires_precise_mem_exns.</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">     This is what Valgrind sets as the default.</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">     VexRegUpdAllregsAtMemAccess: all registers up to date at memory</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">     exception points.  This is what normally might be considered as</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">     providing &quot;precise exceptions for memory&quot;, but does not</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">     necessarily provide precise register values at any other kind of</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">     exception.</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">     VexRegUpdAllregsAtEachInsn: all registers up to date at each</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">     instruction. </span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="keyword">typedef</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;   <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      VexRegUpd_INVALID=0x700,</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      VexRegUpdSpAtMemAccess,</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      VexRegUpdUnwindregsAtMemAccess,</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      VexRegUpdAllregsAtMemAccess,</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      VexRegUpdAllregsAtEachInsn</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;   }</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;   VexRegisterUpdates;</div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="structVexControl.html">  517</a></span>&#160; </div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* Control of Vex&#39;s optimiser. */</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160; </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="keyword">typedef</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      <span class="comment">/* Controls verbosity of iropt.  0 = no output. */</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      Int iropt_verbosity;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      <span class="comment">/* Control aggressiveness of iropt.  0 = no opt, 1 = simple</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">         opts, 2 (default) = max optimisation. */</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      Int iropt_level;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      <span class="comment">/* Controls when registers are updated in guest state.  Note</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">         that this is the default value.  The VEX client can override</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">         this on a per-IRSB basis if it wants.  bb_to_IR() will query</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">         the client to ask if it wants a different setting for the</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">         block under construction, and that new setting is transported</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">         back to LibVEX_Translate, which feeds it to iropt via the</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">         various do_iropt_BB calls. */</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;      VexRegisterUpdates iropt_register_updates_default;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <span class="comment">/* How aggressive should iropt be in unrolling loops?  Higher</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">         numbers make it more enthusiastic about loop unrolling.</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">         Default=120.  A setting of zero disables unrolling.  */</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      Int iropt_unroll_thresh;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      <span class="comment">/* What&#39;s the maximum basic block length the front end(s) allow?</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">         BBs longer than this are split up.  Default=60 (guest</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">         insns). */</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      Int guest_max_insns;</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <span class="comment">/* Should Vex try to construct superblocks, by chasing unconditional</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">         branches/calls to known destinations, and performing AND/OR idiom</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">         recognition?  It is recommended to set this to True as that possibly</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">         improves performance a bit, and also is important for avoiding certain</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">         kinds of false positives in Memcheck.  Default=True.  */</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      Bool guest_chase;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      <span class="comment">/* Register allocator version. Allowed values are:</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">         - &#39;2&#39;: previous, good and slow implementation.</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">         - &#39;3&#39;: current, faster implementation; perhaps producing slightly worse</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">                spilling decisions. */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      UInt regalloc_version;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;   }</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;   <a class="code" href="structVexControl.html">VexControl</a>;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160; </div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/* Write the default settings into *vcon. */</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="keyword">extern</span> </div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="keywordtype">void</span> LibVEX_default_VexControl ( <span class="comment">/*OUT*/</span> <a class="code" href="structVexControl.html">VexControl</a>* vcon );</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/*--- Storage management control                      ---*/</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160; </div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/* Allocate in Vex&#39;s temporary allocation area.  Be careful with this.</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">   You can only call it inside an instrumentation or optimisation</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">   callback that you have previously specified in a call to</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">   LibVEX_Translate.  The storage allocated will only stay alive until</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">   translation of the current basic block is complete. */</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span>* LibVEX_Alloc ( SizeT nbytes );</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">/* Show Vex allocation statistics. */</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> LibVEX_ShowAllocStats ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160; </div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/*--- Describing guest state layout                   ---*/</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/* Describe the guest state enough that the instrumentation</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">   functions can work. */</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160; </div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/* The max number of guest state chunks which we can describe as</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="structVexGuestLayout.html">  587</a></span>&#160;<span class="comment">   always defined (for the benefit of Memcheck). */</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define VEXGLO_N_ALWAYSDEFD  24</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160; </div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="keyword">typedef</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      <span class="comment">/* Total size of the guest state, in bytes.  Must be</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">         16-aligned. */</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      Int total_sizeB;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      <span class="comment">/* Whereabouts is the stack pointer? */</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;      Int offset_SP;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      Int sizeof_SP; <span class="comment">/* 4 or 8 */</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;      <span class="comment">/* Whereabouts is the frame pointer? */</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      Int offset_FP;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;      Int sizeof_FP; <span class="comment">/* 4 or 8 */</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      <span class="comment">/* Whereabouts is the instruction pointer? */</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;      Int offset_IP;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;      Int sizeof_IP; <span class="comment">/* 4 or 8 */</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;      <span class="comment">/* Describe parts of the guest state regarded as &#39;always</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">         defined&#39;. */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      Int n_alwaysDefd;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;         Int offset;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;         Int size;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;      } alwaysDefd[VEXGLO_N_ALWAYSDEFD];</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;   }</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;   <a class="code" href="structVexGuestLayout.html">VexGuestLayout</a>;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160; </div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/* A note about guest state layout.</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">   LibVEX defines the layout for the guest state, in the file</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">   pub/libvex_guest_&lt;arch&gt;.h.  The struct will have an 16-aligned</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">   size.  Each translated bb is assumed to be entered with a specified</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">   register pointing at such a struct.  Beyond that is two copies of</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">   the shadow state area with the same size as the struct.  Beyond</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">   that is a spill area that LibVEX may spill into.  It must have size</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">   LibVEX_N_SPILL_BYTES, and this must be a 16-aligned number.</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">   On entry, the baseblock pointer register must be 16-aligned.</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">   There must be no holes in between the primary guest state, its two</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">   copies, and the spill area.  In short, all 4 areas must have a</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">   16-aligned size and be 16-aligned, and placed back-to-back.</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160; </div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define LibVEX_N_SPILL_BYTES 4096</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160; </div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/* The size of the guest state must be a multiple of this number. */</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define LibVEX_GUEST_STATE_ALIGN 16</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">/*--- Initialisation of the library                   ---*/</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/* Initialise the library.  You must call this first. */</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160; </div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> LibVEX_Init (</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160; </div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;   <span class="comment">/* failure exit function */</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;#  <span class="keywordflow">if</span> defined(__cplusplus) &amp;&amp; defined(__GNUC__) &amp;&amp; __GNUC__ &lt;= 3</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;   <span class="comment">/* g++ 3.x doesn&#39;t understand attributes on function parameters.</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">      See #265762. */</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;#  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;   <a class="code" href="struct____attribute____.html">__attribute__</a> ((noreturn))</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;#  endif</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;   <span class="keywordtype">void</span> (*failure_exit) ( <span class="keywordtype">void</span> ),</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160; </div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;   <span class="comment">/* logging output function */</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;   <span class="keywordtype">void</span> (*log_bytes) ( <span class="keyword">const</span> HChar*, SizeT nbytes ),</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160; </div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;   <span class="comment">/* debug paranoia level */</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;   Int debuglevel,</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160; </div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;   <span class="comment">/* Control ... */</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;   <span class="keyword">const</span> <a class="code" href="structVexControl.html">VexControl</a>* vcon</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;);</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160; </div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160; </div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/*--- Make a translation                              ---*/</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="structVexTranslateResult.html">  666</a></span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160; </div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/* Describes the outcome of a translation attempt. */</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="keyword">typedef</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      <span class="comment">/* overall status */</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      <span class="keyword">enum</span> { VexTransOK=0x800,</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;             VexTransAccessFail, VexTransOutputFull } status;</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      <span class="comment">/* The number of extents that have a self-check (0 to 3) */</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      UInt n_sc_extents;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      <span class="comment">/* Offset in generated code of the profile inc, or -1 if</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">         none.  Needed for later patching. */</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;      Int offs_profInc;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <span class="comment">/* Stats only: the number of guest insns included in the</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">         translation.  It may be zero (!). */</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      UInt n_guest_instrs;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      <span class="comment">/* Stats only: the number of unconditional branches incorporated into the</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">         trace. */</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;      UShort n_uncond_in_trace;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      <span class="comment">/* Stats only: the number of conditional branches incorporated into the</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">         trace. */</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      UShort n_cond_in_trace;</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;   }</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;   <a class="code" href="structVexTranslateResult.html">VexTranslateResult</a>;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160; </div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160; </div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/* Describes precisely the pieces of guest code that a translation</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">   covers.  Now that Vex can chase across BB boundaries, the old</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">   scheme of describing a chunk of guest code merely by its start</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">   address and length is inadequate.</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">   This struct uses 20 bytes on a 32-bit archtecture and 32 bytes on a</span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="structVexGuestExtents.html">  698</a></span>&#160;<span class="comment">   64-bit architecture.  Space is important as clients will have to store</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">   one of these for each translation made.</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="keyword">typedef</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      Addr   base[3];</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      UShort len[3];</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      UShort n_used;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;   }</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;   <a class="code" href="structVexGuestExtents.html">VexGuestExtents</a>;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160; </div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="structVexTranslateArgs.html">  709</a></span>&#160; </div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">/* A structure to carry arguments for LibVEX_Translate.  There are so</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">   many of them, it seems better to have a structure. */</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="keyword">typedef</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      <span class="comment">/* IN: The instruction sets we are translating from and to.  And</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">         guest/host misc info. */</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      VexArch      arch_guest;</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      <a class="code" href="structVexArchInfo.html">VexArchInfo</a>  archinfo_guest;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      VexArch      arch_host;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <a class="code" href="structVexArchInfo.html">VexArchInfo</a>  archinfo_host;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <a class="code" href="structVexAbiInfo.html">VexAbiInfo</a>   abiinfo_both;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      <span class="comment">/* IN: an opaque value which is passed as the first arg to all</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">         callback functions supplied in this struct.  Vex has no idea</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">         what&#39;s at the other end of this pointer. */</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      <span class="keywordtype">void</span>*   callback_opaque;</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160; </div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      <span class="comment">/* IN: the block to translate, and its guest address. */</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      <span class="comment">/* where are the actual bytes in the host&#39;s address space? */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keyword">const</span> UChar*  guest_bytes;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      <span class="comment">/* where do the bytes really come from in the guest&#39;s aspace?</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">         This is the post-redirection guest address.  Not that Vex</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">         understands anything about redirection; that is all done on</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">         the Valgrind side. */</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      Addr    guest_bytes_addr;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160; </div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      <span class="comment">/* Is it OK to chase into this guest address?  May not be</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">     NULL. */</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;      Bool    (*chase_into_ok) ( <span class="comment">/*callback_opaque*/</span><span class="keywordtype">void</span>*, Addr );</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160; </div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;      <span class="comment">/* OUT: which bits of guest code actually got translated */</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;      <a class="code" href="structVexGuestExtents.html">VexGuestExtents</a>* guest_extents;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160; </div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;      <span class="comment">/* IN: a place to put the resulting code, and its size */</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      UChar*  host_bytes;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;      Int     host_bytes_size;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;      <span class="comment">/* OUT: how much of the output area is used. */</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;      Int*    host_bytes_used;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; </div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      <span class="comment">/* IN: optionally, two instrumentation functions.  May be</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">     NULL. */</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <a class="code" href="structIRSB.html">IRSB</a>*   (*instrument1) ( <span class="comment">/*callback_opaque*/</span><span class="keywordtype">void</span>*, </div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                               <a class="code" href="structIRSB.html">IRSB</a>*, </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                               <span class="keyword">const</span> <a class="code" href="structVexGuestLayout.html">VexGuestLayout</a>*, </div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                               <span class="keyword">const</span> <a class="code" href="structVexGuestExtents.html">VexGuestExtents</a>*,</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                               <span class="keyword">const</span> <a class="code" href="structVexArchInfo.html">VexArchInfo</a>*,</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                               IRType gWordTy, IRType hWordTy );</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      <a class="code" href="structIRSB.html">IRSB</a>*   (*instrument2) ( <span class="comment">/*callback_opaque*/</span><span class="keywordtype">void</span>*, </div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                               <a class="code" href="structIRSB.html">IRSB</a>*, </div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                               <span class="keyword">const</span> <a class="code" href="structVexGuestLayout.html">VexGuestLayout</a>*, </div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                               <span class="keyword">const</span> <a class="code" href="structVexGuestExtents.html">VexGuestExtents</a>*,</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                               <span class="keyword">const</span> <a class="code" href="structVexArchInfo.html">VexArchInfo</a>*,</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                               IRType gWordTy, IRType hWordTy );</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160; </div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;      <a class="code" href="structIRSB.html">IRSB</a>* (*finaltidy) ( <a class="code" href="structIRSB.html">IRSB</a>* );</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      <span class="comment">/* IN: a callback used to ask the caller which of the extents,</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">         if any, a self check is required for.  Must not be NULL.</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">         The returned value is a bitmask with a 1 in position i indicating</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">         that the i&#39;th extent needs a check.  Since there can be at most</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">         3 extents, the returned values must be between 0 and 7.</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">         This call also gives the VEX client the opportunity to change</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">         the precision of register update preservation as performed by</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">         the IR optimiser.  Before the call, VEX will set *pxControl</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">         to hold the default register-update status value as specified</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">         by VexControl::iropt_register_updates_default as passed to</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">         LibVEX_Init at library initialisation time.  The client (in</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">         this callback) can if it wants, inspect the value and change</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">         it to something different, and that value will be used for</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">         subsequent IR optimisation of the block. */</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;      UInt (*needs_self_check)( <span class="comment">/*callback_opaque*/</span><span class="keywordtype">void</span>*,</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                                <span class="comment">/*MAYBE_MOD*/</span>VexRegisterUpdates* pxControl,</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                                <span class="keyword">const</span> <a class="code" href="structVexGuestExtents.html">VexGuestExtents</a>* );</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160; </div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      <span class="comment">/* IN: optionally, a callback which allows the caller to add its</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">         own IR preamble following the self-check and any other</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">         VEX-generated preamble, if any.  May be NULL.  If non-NULL,</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">         the IRSB under construction is handed to this function, which</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">         presumably adds IR statements to it.  The callback may</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">         optionally complete the block and direct bb_to_IR not to</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">         disassemble any instructions into it; this is indicated by</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">         the callback returning True.</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">      */</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;      Bool    (*preamble_function)(<span class="comment">/*callback_opaque*/</span><span class="keywordtype">void</span>*, <a class="code" href="structIRSB.html">IRSB</a>*);</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      <span class="comment">/* IN: debug: trace vex activity at various points */</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      Int     traceflags;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160; </div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;      <span class="comment">/* IN: debug: print diagnostics when an illegal instr is detected */</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;      Bool    sigill_diag;</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160; </div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      <span class="comment">/* IN: profiling: add a 64 bit profiler counter increment to the</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">         translation? */</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;      Bool    addProfInc;</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160; </div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;      <span class="comment">/* IN: address of the dispatcher entry points.  Describes the</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">         places where generated code should jump to at the end of each</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">         bb.</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">         At the end of each translation, the next guest address is</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">         placed in the host&#39;s standard return register (x86: %eax,</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">         amd64: %rax, ppc32: %r3, ppc64: %r3).  Optionally, the guest</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">         state pointer register (on host x86: %ebp; amd64: %rbp;</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">         ppc32/64: r31) may be set to a VEX_TRC_ value to indicate any</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">         special action required before the next block is run.</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">         Control is then passed back to the dispatcher (beyond Vex&#39;s</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">         control; caller supplies this) in the following way:</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">         - On host archs which lack a link register (x86, amd64), by a</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">           jump to the host address specified in</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">           &#39;dispatcher_assisted&#39;, if the guest state pointer has been</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">           changed so as to request some action before the next block</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">           is run, or &#39;dispatcher_unassisted&#39; (the fast path), in</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">           which it is assumed that the guest state pointer is</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">           unchanged and we wish to continue directly with the next</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">           translation.  Both of these must be non-NULL.</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">         - On host archs which have a link register (ppc32, ppc64), by</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">           a branch to the link register (which is guaranteed to be</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">           unchanged from whatever it was at entry to the</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">           translation).  &#39;dispatch_assisted&#39; and</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">           &#39;dispatch_unassisted&#39; must be NULL.</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">         The aim is to get back and forth between translations and the</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">         dispatcher without creating memory traffic to store return</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">         addresses.</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">         FIXME: update this comment</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">      */</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">void</span>* disp_cp_chain_me_to_slowEP;</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">void</span>* disp_cp_chain_me_to_fastEP;</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">void</span>* disp_cp_xindir;</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">void</span>* disp_cp_xassisted;</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;   }</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;   <a class="code" href="structVexTranslateArgs.html">VexTranslateArgs</a>;</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160; </div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160; </div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">/* Runs the entire compilation pipeline. */</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="keyword">extern</span> </div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<a class="code" href="structVexTranslateResult.html">VexTranslateResult</a> LibVEX_Translate ( <span class="comment">/*MOD*/</span> <a class="code" href="structVexTranslateArgs.html">VexTranslateArgs</a>* );</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160; </div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/* Runs the first half of the compilation pipeline: lifts guest code to IR,</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">   optimises, instruments and optimises it some more. */</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="keyword">extern</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<a class="code" href="structIRSB.html">IRSB</a>* LibVEX_FrontEnd ( <span class="comment">/*MOD*/</span> <a class="code" href="structVexTranslateArgs.html">VexTranslateArgs</a>*,</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                        <span class="comment">/*OUT*/</span> <a class="code" href="structVexTranslateResult.html">VexTranslateResult</a>* res,</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                        <span class="comment">/*OUT*/</span> VexRegisterUpdates* pxControl );</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160; </div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160; </div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/* A subtlety re interaction between self-checking translations and</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">   bb-chasing.  The supplied chase_into_ok function should say NO</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">   (False) when presented with any address for which you might want to</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">   make a self-checking translation.</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">   If it doesn&#39;t do that, you may end up with Vex chasing from BB #1</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">   to BB #2 (fine); but if you wanted checking for #2 and not #1, that</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">   would not be the result.  Therefore chase_into_ok should disallow</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">   following into #2.  That will force the caller to eventually</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">   request a new translation starting at #2, at which point Vex will</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">   correctly observe the make-a-self-check flag.</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">   FIXME: is this still up to date? */</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160; </div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160; </div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/*--- Patch existing translations                     ---*/</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="structVexInvalRange.html">  879</a></span>&#160; </div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">/* A host address range that was modified by the functions below. </span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">   Callers must request I-cache syncing after the call as appropriate. */</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="keyword">typedef</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      HWord start;</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;      HWord len;     <span class="comment">/* always &gt; 0 */</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;   }</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;   <a class="code" href="structVexInvalRange.html">VexInvalRange</a>;</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160; </div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/* Chain an XDirect jump located at place_to_chain so it jumps to</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">   place_to_jump_to.  It is expected (and checked) that this site</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">   currently contains a call to the dispatcher specified by</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">   disp_cp_chain_me_EXPECTED. */</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="keyword">extern</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<a class="code" href="structVexInvalRange.html">VexInvalRange</a> LibVEX_Chain ( VexArch     arch_host,</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                             VexEndness  endhess_host,</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                             <span class="keywordtype">void</span>*       place_to_chain,</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                             <span class="keyword">const</span> <span class="keywordtype">void</span>* disp_cp_chain_me_EXPECTED,</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                             <span class="keyword">const</span> <span class="keywordtype">void</span>* place_to_jump_to );</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160; </div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">/* Undo an XDirect jump located at place_to_unchain, so it is</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">   converted back into a call to disp_cp_chain_me.  It is expected</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">   (and checked) that this site currently contains a jump directly to</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">   the address specified by place_to_jump_to_EXPECTED. */</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="keyword">extern</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<a class="code" href="structVexInvalRange.html">VexInvalRange</a> LibVEX_UnChain ( VexArch     arch_host,</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                               VexEndness  endness_host,</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                               <span class="keywordtype">void</span>*       place_to_unchain,</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                               <span class="keyword">const</span> <span class="keywordtype">void</span>* place_to_jump_to_EXPECTED,</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                               <span class="keyword">const</span> <span class="keywordtype">void</span>* disp_cp_chain_me );</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160; </div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">/* Returns a constant -- the size of the event check that is put at</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">   the start of every translation.  This makes it possible to</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">   calculate the fast entry point address if the slow entry point</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">   address is known (the usual case), or vice versa. */</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="keyword">extern</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;Int LibVEX_evCheckSzB ( VexArch arch_host );</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160; </div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160; </div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">/* Patch the counter location into an existing ProfInc point.  The</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">   specified point is checked to make sure it is plausible. */</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="keyword">extern</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<a class="code" href="structVexInvalRange.html">VexInvalRange</a> LibVEX_PatchProfInc ( VexArch      arch_host,</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                    VexEndness   endness_host,</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                                    <span class="keywordtype">void</span>*        place_to_patch,</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;                                    <span class="keyword">const</span> ULong* location_of_counter );</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160; </div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160; </div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/*--- Show accumulated statistics                     ---*/</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160; </div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> LibVEX_ShowStats ( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160; </div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">/*-- IR injection                                      --*/</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160; </div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">/* IR Injection Control Block */</span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="structIRICB.html">  939</a></span>&#160; </div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define NO_ROUNDING_MODE (~0u)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160; </div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="keyword">typedef</span> </div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;      IROp  op;        <span class="comment">// the operation to perform</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;      HWord result;    <span class="comment">// address of the result</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      HWord opnd1;     <span class="comment">// address of 1st operand</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      HWord opnd2;     <span class="comment">// address of 2nd operand</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;      HWord opnd3;     <span class="comment">// address of 3rd operand</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      HWord opnd4;     <span class="comment">// address of 4th operand</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;      IRType t_result; <span class="comment">// type of result</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;      IRType t_opnd1;  <span class="comment">// type of 1st operand</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      IRType t_opnd2;  <span class="comment">// type of 2nd operand</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;      IRType t_opnd3;  <span class="comment">// type of 3rd operand</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;      IRType t_opnd4;  <span class="comment">// type of 4th operand</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;      UInt  rounding_mode;</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      UInt  num_operands; <span class="comment">// excluding rounding mode, if any</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;      <span class="comment">/* The following two members describe if this operand has immediate</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">       *  operands. There are a few restrictions:</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">       *    (1) An operator can have at most one immediate operand.</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">       * (2) If there is an immediate operand, it is the right-most operand</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">       *  An immediate_index of 0 means there is no immediate operand.</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">       */</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      UInt immediate_type;  <span class="comment">// size of immediate Ity_I8, Ity_16</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      UInt immediate_index; <span class="comment">// operand number: 1, 2</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;   }</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;   <a class="code" href="structIRICB.html">IRICB</a>;</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160; </div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> LibVEX_InitIRI ( <span class="keyword">const</span> <a class="code" href="structIRICB.html">IRICB</a> * );</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160; </div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">/*--- Notes                                           ---*/</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">/*-------------------------------------------------------*/</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160; </div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">/* Code generation conventions that need to be recorded somewhere.</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">   x86</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">   ~~~</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">   Generated code should be entered using a JMP instruction.  On</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">   entry, %ebp should point to the guest state, and %esp should be a</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">   valid stack pointer.  The generated code may change %eax, %ebx,</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">   %ecx, %edx, %esi, %edi, all the FP registers and control state, and</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">   all the XMM registers.</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">   On entry, the FPU control word should be set to 0x027F, and the SSE</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">   control word (%mxcsr) should be set to 0x1F80.  On exit, they</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">   should still have those values (after masking off the lowest 6 bits</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">   of %mxcsr).  If they don&#39;t, there is a bug in VEX-generated code.</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">   Generated code returns to the scheduler using a JMP instruction, to</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">   the address specified in the .dispatch field of VexTranslateArgs.</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">   %eax (or %eax:%edx, if simulating a 64-bit target) will contain the</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">   guest address of the next block to execute.  %ebp may be changed</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">   to a VEX_TRC_ value, otherwise it should be as it was at entry.</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">   CRITICAL ISSUES in x86 code generation.  The only known critical</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">   issue is that the host FPU and SSE state is not properly saved</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">   across calls to helper functions.  If any helper references any</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">   such state, it is likely (1) to misbehave itself, since the FP</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">   stack tags will not be as expected, and (2) after returning to</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">   generated code, the generated code is likely to go wrong.  This</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">   really should be fixed.</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">   amd64</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">   ~~~~~</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">   Analogous to x86.</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">   ppc32</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">   ~~~~~</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">   On entry, guest state pointer is r31.  .dispatch must be NULL.</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">   Control is returned with a branch to the link register.  Generated</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">   code will not change lr.  At return, r3 holds the next guest addr</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">   (or r3:r4 ?).  r31 may be may be changed to a VEX_TRC_ value,</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">   otherwise it should be as it was at entry.</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">   ppc64</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">   ~~~~~</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">   Same as ppc32.</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">   arm32</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">   ~~~~~</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">   r8 is GSP.</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">   arm64</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">   ~~~~~</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">   r21 is GSP.</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">   ALL GUEST ARCHITECTURES</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">   ~~~~~~~~~~~~~~~~~~~~~~~</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">   The guest state must contain two pseudo-registers, guest_CMSTART</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">   and guest_CMLEN.  These are used to specify guest address ranges,</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">   either of code to be invalidated, when used in conjunction with</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">   Ijk_InvalICache, or of d-cache ranges to be flushed, when used in</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">   conjunction with Ijk_FlushDCache.  In such cases, the two _CM</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">   pseudo-regs should be filled in by the IR, and then an exit with</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">   one of the two abovementioned Ijk_ kinds should happen, so that the</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">   dispatcher can action them.  Both pseudo-regs must have size equal</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">   to the guest word size.</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">   The architecture must a third pseudo-register, guest_NRADDR, also</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">   guest-word-sized.  This is used to record the unredirected guest</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">   address at the start of a translation whose start has been</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">   redirected.  By reading this pseudo-register shortly afterwards,</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">   the translation can find out what the corresponding no-redirection</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">   address was.  Note, this is only set for wrap-style redirects, not</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">   for replace-style ones.</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ndef __LIBVEX_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">/*---------------------------------------------------------------*/</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">/*---                                                libvex.h ---*/</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">/*---------------------------------------------------------------*/</span></div>
<div class="ttc" id="astructIRICB_html"><div class="ttname"><a href="structIRICB.html">IRICB</a></div><div class="ttdef"><b>Definition:</b> libvex.h:940</div></div>
<div class="ttc" id="astructIRSB_html"><div class="ttname"><a href="structIRSB.html">IRSB</a></div><div class="ttdef"><b>Definition:</b> libvex_ir.h:3200</div></div>
<div class="ttc" id="astructVexAbiInfo_html"><div class="ttname"><a href="structVexAbiInfo.html">VexAbiInfo</a></div><div class="ttdef"><b>Definition:</b> libvex.h:427</div></div>
<div class="ttc" id="astructVexArchInfo_html"><div class="ttname"><a href="structVexArchInfo.html">VexArchInfo</a></div><div class="ttdef"><b>Definition:</b> libvex.h:352</div></div>
<div class="ttc" id="astructVexCacheInfo_html"><div class="ttname"><a href="structVexCacheInfo.html">VexCacheInfo</a></div><div class="ttdef"><b>Definition:</b> libvex.h:330</div></div>
<div class="ttc" id="astructVexCache_html"><div class="ttname"><a href="structVexCache.html">VexCache</a></div><div class="ttdef"><b>Definition:</b> libvex.h:314</div></div>
<div class="ttc" id="astructVexControl_html"><div class="ttname"><a href="structVexControl.html">VexControl</a></div><div class="ttdef"><b>Definition:</b> libvex.h:518</div></div>
<div class="ttc" id="astructVexGuestExtents_html"><div class="ttname"><a href="structVexGuestExtents.html">VexGuestExtents</a></div><div class="ttdef"><b>Definition:</b> libvex.h:699</div></div>
<div class="ttc" id="astructVexGuestLayout_html"><div class="ttname"><a href="structVexGuestLayout.html">VexGuestLayout</a></div><div class="ttdef"><b>Definition:</b> libvex.h:588</div></div>
<div class="ttc" id="astructVexInvalRange_html"><div class="ttname"><a href="structVexInvalRange.html">VexInvalRange</a></div><div class="ttdef"><b>Definition:</b> libvex.h:880</div></div>
<div class="ttc" id="astructVexTranslateArgs_html"><div class="ttname"><a href="structVexTranslateArgs.html">VexTranslateArgs</a></div><div class="ttdef"><b>Definition:</b> libvex.h:710</div></div>
<div class="ttc" id="astructVexTranslateResult_html"><div class="ttname"><a href="structVexTranslateResult.html">VexTranslateResult</a></div><div class="ttdef"><b>Definition:</b> libvex.h:667</div></div>
<div class="ttc" id="astruct____attribute_____html"><div class="ttname"><a href="struct____attribute____.html">__attribute__</a></div><div class="ttdef"><b>Definition:</b> vki-s390x-linux.h:103</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
