// Seed: 1643095408
macromodule module_0 ();
  wire id_2;
  always begin : LABEL_0
    id_1 = 1'h0;
  end
  assign module_3.id_19 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri id_5,
    output wand id_6,
    input supply1 id_7
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    input wor id_0,
    output wor id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input tri0 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input tri0 id_10
    , id_22,
    output wire id_11,
    input tri id_12,
    output wire id_13,
    output tri id_14
    , id_23,
    input tri0 id_15,
    input tri id_16
    , id_24,
    output supply0 id_17,
    input tri0 id_18,
    input tri id_19,
    output supply0 id_20
);
  wire id_25;
  module_0 modCall_1 ();
endmodule
