#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec  8 17:37:14 2022
# Process ID: 17780
# Current directory: D:/campus/VE370/lab/lab7backup
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20228 D:\campus\VE370\lab\lab7backup\lab7backup.xpr
# Log file: D:/campus/VE370/lab/lab7backup/vivado.log
# Journal file: D:/campus/VE370/lab/lab7backup\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/campus/VE370/lab/lab7backup/lab7backup.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/campus/VE370/lab/lab7backup/lab7backup.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/campus/VE370/lab/lab7backup/lab7backup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/campus/VE370/lab/lab7backup/lab7backup.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/VE370/lab/lab7backup/lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module New_Cache
INFO: [VRFC 10-311] analyzing module TLB
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-311] analyzing module PageTable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/VE370/lab/lab7backup/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4
INFO: [VRFC 10-311] analyzing module MUX_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/VE370/lab/lab7backup/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [VRFC 10-2458] undeclared symbol hit, assumed default net type wire [D:/campus/VE370/lab/lab7backup/sim1.v:41]
INFO: [VRFC 10-2458] undeclared symbol TLB_hit, assumed default net type wire [D:/campus/VE370/lab/lab7backup/sim1.v:43]
INFO: [VRFC 10-2458] undeclared symbol page_fault, assumed default net type wire [D:/campus/VE370/lab/lab7backup/sim1.v:45]
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/VE370/lab/lab7backup/lab7backup.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/campus/VE370/lab/lab7backup/lab7backup.sim/sim_1/behav/xsim'
"xelab -wto 0ccccb5cd0bf45ac9df178b3d77da50d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccccb5cd0bf45ac9df178b3d77da50d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 's' [D:/campus/VE370/lab/lab7backup/lab7.v:92]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'P_addr_PT_in' [D:/campus/VE370/lab/lab7backup/sim1.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/campus/VE370/lab/lab7backup/lab7.v:95]
WARNING: [VRFC 10-3091] actual bit length 776 differs from formal bit length 32 for port 'MUXinput1' [D:/campus/VE370/lab/lab7backup/lab7.v:95]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 's' [D:/campus/VE370/lab/lab7backup/lab7.v:96]
WARNING: [VRFC 10-3705] select index 13 into 'RW_test' is out of bounds [D:/campus/VE370/lab/lab7backup/sim1.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.MUX_4
Compiling module xil_defaultlib.MUX_8
Compiling module xil_defaultlib.New_Cache_default
Compiling module xil_defaultlib.TLB
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.PageTable
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/campus/VE370/lab/lab7backup/lab7backup.sim/sim_1/behav/xsim/xsim.dir/sim1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/campus/VE370/lab/lab7backup/lab7backup.sim/sim_1/behav/xsim/xsim.dir/sim1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  8 17:39:10 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  8 17:39:10 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/campus/VE370/lab/lab7backup/lab7backup.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Request  0: 
page fault: 0
cache hit: 1
data read posedge: 00000001
contents in TLB: 
block 00: tag:  4, valid: 1, dirty: 1, reference: 00, VPN: 2
block 01: tag:  0, valid: 0, dirty: 0, reference: 11, VPN: 0
block 10: tag:  0, valid: 0, dirty: 0, reference: 10, VPN: 0
block 11: tag:  0, valid: 0, dirty: 0, reference: 01, VPN: 0
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 11: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
Request  1: 
page fault: 0
cache hit: 1
data read posedge: 00000dac
contents in TLB: 
block 00: tag:  4, valid: 1, dirty: 1, reference: 01, VPN: 2
block 01: tag:  0, valid: 1, dirty: 1, reference: 00, VPN: 1
block 10: tag:  0, valid: 0, dirty: 0, reference: 11, VPN: 0
block 11: tag:  0, valid: 0, dirty: 0, reference: 10, VPN: 0
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01100, valid: 1, dirty: 1, word0: 00000dac, word1: 00000199, word2: 00000195, word3: 00000191
block 11: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
Request  2: 
page fault: 0
cache hit: 1
data read posedge: 00000fac
contents in TLB: 
block 00: tag:  4, valid: 1, dirty: 1, reference: 10, VPN: 2
block 01: tag:  0, valid: 1, dirty: 1, reference: 01, VPN: 1
block 10: tag:  1, valid: 1, dirty: 1, reference: 00, VPN: 3
block 11: tag:  0, valid: 0, dirty: 0, reference: 11, VPN: 0
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01100, valid: 1, dirty: 1, word0: 00000dac, word1: 00000199, word2: 00000195, word3: 00000191
block 11: tag: 11100, valid: 1, dirty: 1, word0: 00000000, word1: 00000fac, word2: 00000000, word3: 00000000
Request  3: 
page fault: 0
cache hit: 1
data read posedge: 000000ac
contents in TLB: 
block 00: tag:  4, valid: 1, dirty: 1, reference: 10, VPN: 2
block 01: tag:  0, valid: 1, dirty: 1, reference: 00, VPN: 1
block 10: tag:  1, valid: 1, dirty: 1, reference: 01, VPN: 3
block 11: tag:  0, valid: 0, dirty: 0, reference: 11, VPN: 0
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01100, valid: 1, dirty: 1, word0: 00000dac, word1: 00000199, word2: 0000ac95, word3: 00000191
block 11: tag: 11100, valid: 1, dirty: 1, word0: 00000000, word1: 00000fac, word2: 00000000, word3: 00000000
Request  4: 
page fault: 0
cache hit: 1
data read posedge: 000000ac
contents in TLB: 
block 00: tag:  4, valid: 1, dirty: 1, reference: 11, VPN: 2
block 01: tag:  0, valid: 1, dirty: 1, reference: 01, VPN: 1
block 10: tag:  1, valid: 1, dirty: 1, reference: 10, VPN: 3
block 11: tag:  7, valid: 1, dirty: 0, reference: 00, VPN: 1
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01100, valid: 1, dirty: 1, word0: 00000dac, word1: 00000199, word2: 0000ac95, word3: 00000191
block 11: tag: 11100, valid: 1, dirty: 1, word0: 00000000, word1: 00000fac, word2: 00000000, word3: 00000000
Request  5: 
page fault: 0
cache hit: 1
data read posedge: 00000000
contents in TLB: 
block 00: tag:  8, valid: 1, dirty: 0, reference: 00, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 10, VPN: 1
block 10: tag:  1, valid: 1, dirty: 1, reference: 11, VPN: 3
block 11: tag:  7, valid: 1, dirty: 0, reference: 01, VPN: 1
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01100, valid: 1, dirty: 1, word0: 000001dd, word1: 000001d9, word2: 000001d5, word3: 000001d1
block 11: tag: 01110, valid: 1, dirty: 0, word0: 00000000, word1: 00000fac, word2: 00000000, word3: 00000000
Request  6: 
page fault: 0
cache hit: 1
data read posedge: 000003d5
contents in TLB: 
block 00: tag:  8, valid: 1, dirty: 0, reference: 01, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 11, VPN: 1
block 10: tag:  1, valid: 1, dirty: 1, reference: 00, VPN: 3
block 11: tag:  7, valid: 1, dirty: 0, reference: 10, VPN: 1
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 11110, valid: 1, dirty: 0, word0: 000003dd, word1: 000003d9, word2: 000003d5, word3: 000003d1
block 11: tag: 01110, valid: 1, dirty: 0, word0: 00000000, word1: 00000fac, word2: 00000000, word3: 00000000
Request  7: 
page fault: 0
cache hit: 1
data read posedge: 00000048
contents in TLB: 
block 00: tag:  8, valid: 1, dirty: 0, reference: 10, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 11, VPN: 1
block 10: tag:  1, valid: 1, dirty: 1, reference: 01, VPN: 3
block 11: tag:  7, valid: 1, dirty: 1, reference: 00, VPN: 1
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 11110, valid: 1, dirty: 0, word0: 000003dd, word1: 000003d9, word2: 000003d5, word3: 000003d1
block 11: tag: 01100, valid: 1, dirty: 1, word0: 00000000, word1: 00000fac, word2: 48000000, word3: 00000000
Request  8: 
page fault: 0
cache hit: 1
data read posedge: 00000fac
contents in TLB: 
block 00: tag:  8, valid: 1, dirty: 0, reference: 11, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 00, VPN: 1
block 10: tag:  1, valid: 1, dirty: 1, reference: 10, VPN: 3
block 11: tag:  7, valid: 1, dirty: 1, reference: 01, VPN: 1
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 11110, valid: 1, dirty: 0, word0: 000003dd, word1: 000003d9, word2: 000003d5, word3: 000003d1
block 11: tag: 01100, valid: 1, dirty: 1, word0: 00000000, word1: 00000fac, word2: 48000000, word3: 00000000
Request  9: 
page fault: 0
cache hit: 1
data read posedge: 48000000
contents in TLB: 
block 00: tag: 10, valid: 1, dirty: 0, reference: 00, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 01, VPN: 1
block 10: tag:  1, valid: 1, dirty: 1, reference: 11, VPN: 3
block 11: tag:  7, valid: 1, dirty: 1, reference: 10, VPN: 1
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 11110, valid: 1, dirty: 0, word0: 000003dd, word1: 000003d9, word2: 000003d5, word3: 000003d1
block 11: tag: 01100, valid: 1, dirty: 1, word0: 00000000, word1: 00000fac, word2: 48000000, word3: 00000000
Request 10: 
page fault: 0
cache hit: 1
data read posedge: 000001d5
contents in TLB: 
block 00: tag: 10, valid: 1, dirty: 0, reference: 01, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 00, VPN: 1
block 10: tag:  1, valid: 1, dirty: 1, reference: 11, VPN: 3
block 11: tag:  7, valid: 1, dirty: 1, reference: 10, VPN: 1
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01110, valid: 1, dirty: 0, word0: 000001dd, word1: 000001d9, word2: 000001d5, word3: 000001d1
block 11: tag: 01100, valid: 1, dirty: 1, word0: 00000000, word1: 00000fac, word2: 48000000, word3: 00000000
Request 11: 
page fault: 0
cache hit: 1
data read posedge: 00000001
contents in TLB: 
block 00: tag: 10, valid: 1, dirty: 0, reference: 10, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 01, VPN: 1
block 10: tag:  4, valid: 1, dirty: 0, reference: 00, VPN: 2
block 11: tag:  7, valid: 1, dirty: 1, reference: 11, VPN: 1
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01110, valid: 1, dirty: 0, word0: 000001dd, word1: 000001d9, word2: 000001d5, word3: 000001d1
block 11: tag: 01100, valid: 1, dirty: 1, word0: 00000000, word1: 00000fac, word2: 48000000, word3: 00000000
Request 12: 
page fault: 1
cache hit: 1
data read posedge: 48000000
contents in TLB: 
block 00: tag: 10, valid: 1, dirty: 0, reference: 11, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 10, VPN: 1
block 10: tag:  4, valid: 1, dirty: 0, reference: 01, VPN: 2
block 11: tag:  2, valid: 1, dirty: 0, reference: 00, VPN: 2
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01110, valid: 1, dirty: 0, word0: 000002dd, word1: 000002d9, word2: 000002d5, word3: 000002d1
block 11: tag: 10110, valid: 1, dirty: 0, word0: 00000000, word1: 00000fac, word2: 48000000, word3: 00000000
Request 13: 
page fault: 1
cache hit: x
data read posedge: 00000000
contents in TLB: 
block 00: tag: 10, valid: 1, dirty: 0, reference: 11, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 10, VPN: 1
block 10: tag:  4, valid: 1, dirty: 0, reference: 01, VPN: 2
block 11: tag:  2, valid: 1, dirty: 0, reference: 00, VPN: 2
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01110, valid: 1, dirty: 0, word0: 000002dd, word1: 000002d9, word2: 000002d5, word3: 000002d1
block 11: tag: 10110, valid: 1, dirty: 0, word0: 00000000, word1: 00000fac, word2: 48000000, word3: 00000000
Request 13: 
page fault: 1
cache hit: x
data read posedge: 00000000
contents in TLB: 
block 00: tag: 10, valid: 1, dirty: 0, reference: 11, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 10, VPN: 1
block 10: tag:  4, valid: 1, dirty: 0, reference: 01, VPN: 2
block 11: tag:  2, valid: 1, dirty: 0, reference: 00, VPN: 2
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01110, valid: 1, dirty: 0, word0: 000002dd, word1: 000002d9, word2: 000002d5, word3: 000002d1
block 11: tag: 10110, valid: 1, dirty: 0, word0: 00000000, word1: 00000fac, word2: 48000000, word3: 00000000
Request 13: 
page fault: 1
cache hit: x
data read posedge: 00000000
contents in TLB: 
block 00: tag: 10, valid: 1, dirty: 0, reference: 11, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 10, VPN: 1
block 10: tag:  4, valid: 1, dirty: 0, reference: 01, VPN: 2
block 11: tag:  2, valid: 1, dirty: 0, reference: 00, VPN: 2
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01110, valid: 1, dirty: 0, word0: 000002dd, word1: 000002d9, word2: 000002d5, word3: 000002d1
block 11: tag: 10110, valid: 1, dirty: 0, word0: 00000000, word1: 00000fac, word2: 48000000, word3: 00000000
Request 13: 
page fault: 1
cache hit: x
data read posedge: 00000000
contents in TLB: 
block 00: tag: 10, valid: 1, dirty: 0, reference: 11, VPN: 1
block 01: tag:  0, valid: 1, dirty: 1, reference: 10, VPN: 1
block 10: tag:  4, valid: 1, dirty: 0, reference: 01, VPN: 2
block 11: tag:  2, valid: 1, dirty: 0, reference: 00, VPN: 2
contents in cache: 
block 00: tag: 10100, valid: 1, dirty: 1, word0: 00000000, word1: 00000001, word2: 00000000, word3: 00000000
block 01: tag: 00000, valid: 0, dirty: 0, word0: 00000000, word1: 00000000, word2: 00000000, word3: 00000000
block 10: tag: 01110, valid: 1, dirty: 0, word0: 000002dd, word1: 000002d9, word2: 000002d5, word3: 000002d1
block 11: tag: 10110, valid: 1, dirty: 0, word0: 00000000, word1: 00000fac, word2: 48000000, word3: 00000000
$stop called at time : 1 us : File "D:/campus/VE370/lab/lab7backup/sim1.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.559 ; gain = 0.000
create_project lab7-2 D:/campus/VE370/lab/lab7-2 -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.1/data/ip'.
add_files -norecurse {D:/campus/VE370/lab/lab7-2/TLB.v D:/campus/VE370/lab/lab7-2/sim_lab7.v}
update_compile_order -fileset sources_1
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.559 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  8 20:46:38 2022...
