// Seed: 463922275
module module_0 ();
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6 = id_4;
  assign id_2 = id_6;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    output wor   id_2
);
  uwire id_4;
  id_5(
      1, ~id_4
  );
  or (id_1, id_4, id_5);
  module_0();
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input supply0 id_6
    , id_16,
    output supply1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wor id_12,
    input wire id_13,
    output tri0 id_14
);
  wire id_17;
  module_0();
endmodule
