Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Booth
Version: F-2011.09-SP3
Date   : Sat Jun 15 17:03:23 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: regs_out/A_out_reg[31]
              (rising edge-triggered flip-flop)
  Endpoint: P[63] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth              5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  regs_out/A_out_reg[31]/CK (SDFF_X1)                     0.00       0.00 r
  regs_out/A_out_reg[31]/Q (SDFF_X1)                      0.06       0.06 f
  regs_out/A_out[31] (registers_N32_1)                    0.00       0.06 f
  P[63] (out)                                             0.00       0.06 f
  data arrival time                                                  0.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
