{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701286562229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701286562229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 14:36:02 2023 " "Processing started: Wed Nov 29 14:36:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701286562229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286562229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286562229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701286562664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701286562664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel_tb-logic " "Found design unit 1: topLevel_tb-logic" {  } { { "../TopLevel/topLevel_tb.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572715 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel_tb " "Found entity 1: topLevel_tb" {  } { { "../TopLevel/topLevel_tb.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-logic " "Found design unit 1: topLevel-logic" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572717 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/register file/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/register file/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic " "Found design unit 1: register_file-logic" {  } { { "../Register File/register_file.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572719 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../Register File/register_file.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-logic " "Found design unit 1: Memory-logic" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572721 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/instruction register/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/instruction register/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-logic " "Found design unit 1: instruction_register-logic" {  } { { "../Instruction Register/instruction_register.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572726 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "../Instruction Register/instruction_register.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/zero_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/zero_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-logic " "Found design unit 1: zero_extend-logic" {  } { { "../Generic Components/zero_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/zero_extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572729 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "../Generic Components/zero_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/zero_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-logic " "Found design unit 1: sign_extend-logic" {  } { { "../Generic Components/sign_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/sign_extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572730 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../Generic Components/sign_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-logic " "Found design unit 1: shift_left_2-logic" {  } { { "../Generic Components/shift_left_2.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572732 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "../Generic Components/shift_left_2.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-logic " "Found design unit 1: reg-logic" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572732 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-logic " "Found design unit 1: mux4to1-logic" {  } { { "../Generic Components/mux4to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux4to1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572740 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Generic Components/mux4to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-logic " "Found design unit 1: mux3to1-logic" {  } { { "../Generic Components/mux3to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572742 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "../Generic Components/mux3to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-logic " "Found design unit 1: mux2to1-logic" {  } { { "../Generic Components/mux2to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux2to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572742 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../Generic Components/mux2to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concat-logic " "Found design unit 1: concat-logic" {  } { { "../Generic Components/concat.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/concat.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572742 ""} { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "../Generic Components/concat.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/concat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572749 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/controller/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/controller/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-logic " "Found design unit 1: controller-logic" {  } { { "../Controller/controller.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572750 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Controller/controller.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu_control/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu_control/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-logic " "Found design unit 1: ALU_Control-logic" {  } { { "../ALU_Control/ALU_Control.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572754 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../ALU_Control/ALU_Control.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu/alu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu/alu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Main-logic " "Found design unit 1: ALU_Main-logic" {  } { { "../ALU/ALU_Main.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572756 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Main " "Found entity 1: ALU_Main" {  } { { "../ALU/ALU_Main.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572756 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286572756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572756 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk topLevel_tb.vhd(32) " "VHDL error at topLevel_tb.vhd(32): object \"clk\" is used but not declared" {  } { { "../TopLevel/topLevel_tb.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel_tb.vhd" 32 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1701286572759 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701286572911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 29 14:36:12 2023 " "Processing ended: Wed Nov 29 14:36:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701286572911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701286572911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701286572911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286572911 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286573570 ""}
