$date
  Sun Dec 18 13:23:31 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module gt_tb $end
$var reg 1 ! test_in0 $end
$var reg 1 " test_in1 $end
$var reg 1 # test_out $end
$scope module uut $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var reg 1 & gt1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
#200000000
1"
1%
#400000000
1!
0"
1#
1$
0%
1&
#600000000
1"
0#
1%
0&
#800000000
