// Seed: 3384384600
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input wor id_8,
    output wire id_9,
    output tri id_10,
    input wire id_11,
    input tri id_12,
    input tri0 id_13,
    input tri id_14,
    input wor id_15,
    output tri1 id_16,
    output tri0 id_17,
    output wire id_18,
    output tri0 id_19
);
  wire id_21;
  assign id_19 = id_13;
endmodule
module module_1 (
    output wor id_0,
    input  tri id_1
);
  wire id_3, id_4;
  module_0(
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
