
*** Running vivado
    with args -log design_1_HWAccel_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HWAccel_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_HWAccel_0_0.tcl -notrace
Command: synth_design -top design_1_HWAccel_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 450.262 ; gain = 101.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_HWAccel_0_0' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/synth/design_1_HWAccel_0_0.vhd:81]
	Parameter C_S_AXI_AXI_L_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_AXI_L_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:12' bound to instance 'U0' of component 'HWAccel' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/synth/design_1_HWAccel_0_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'HWAccel' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:40]
	Parameter C_S_AXI_AXI_L_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_AXI_L_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:553]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:556]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:568]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:570]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:575]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:578]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:580]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:582]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:584]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:586]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:588]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:590]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:592]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:594]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:596]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:598]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:600]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:602]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:604]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:606]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:608]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:610]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:612]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:614]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:616]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:618]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:620]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:622]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:624]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:626]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:628]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:630]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:632]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:634]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:636]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:638]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:640]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:642]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:644]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:646]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:648]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:650]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:652]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:654]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:656]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:658]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:660]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:662]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:664]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:666]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:668]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:670]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:672]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:674]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:677]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:679]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:681]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:683]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:685]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:687]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:689]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:691]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:693]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:695]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:697]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:699]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:701]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:703]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:705]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:707]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:709]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:711]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:713]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:715]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:717]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:719]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:721]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:723]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:725]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:727]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:729]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:731]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:733]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:735]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:737]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:739]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:741]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:743]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:745]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:747]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:749]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:751]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:753]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:755]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:757]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:761]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:763]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:765]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_AXI_L_s_axi' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:12' bound to instance 'HWAccel_AXI_L_s_axi_U' of component 'HWAccel_AXI_L_s_axi' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1423]
INFO: [Synth 8-638] synthesizing module 'HWAccel_AXI_L_s_axi' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:82]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_AXI_L_s_axi_ram' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:577' bound to instance 'int_s_screen_val' of component 'HWAccel_AXI_L_s_axi_ram' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:184]
INFO: [Synth 8-638] synthesizing module 'HWAccel_AXI_L_s_axi_ram' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:600]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HWAccel_AXI_L_s_axi_ram' (1#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:600]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_AXI_L_s_axi_ram' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:577' bound to instance 'int_s_mask_val' of component 'HWAccel_AXI_L_s_axi_ram' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'HWAccel_AXI_L_s_axi' (2#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:82]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U1' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1462]
INFO: [Synth 8-638] synthesizing module 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb_MulnS_0' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:12' bound to instance 'HWAccel_mul_32s_3bkb_MulnS_0_U' of component 'HWAccel_mul_32s_3bkb_MulnS_0' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:80]
INFO: [Synth 8-638] synthesizing module 'HWAccel_mul_32s_3bkb_MulnS_0' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'HWAccel_mul_32s_3bkb_MulnS_0' (3#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'HWAccel_mul_32s_3bkb' (4#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U2' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1477]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U3' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1492]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U4' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1507]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U5' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1522]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U6' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1537]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U7' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1552]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U8' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1567]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U9' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1582]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U10' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1597]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U11' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1612]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U12' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1627]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U13' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1642]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U14' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1657]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U15' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1672]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U16' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1687]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U17' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1702]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U18' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1717]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U19' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1732]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U20' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1747]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U21' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1762]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U22' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1777]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U23' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1792]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U24' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1807]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U25' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1822]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U26' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1837]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U27' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1852]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U28' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1867]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U29' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1882]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U30' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1897]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U31' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1912]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U32' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1927]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U33' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1942]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U34' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1957]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U35' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1972]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U36' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:1987]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U37' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2002]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U38' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2017]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U39' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2032]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U40' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2047]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U41' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2062]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U42' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2077]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U43' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2092]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U44' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2107]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U45' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2122]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U46' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2137]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U47' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U48' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2167]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U49' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U50' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2197]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U51' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2212]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U52' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2227]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U53' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2242]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U54' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2257]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U55' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2272]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U56' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2287]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U57' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2302]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U58' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2317]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U59' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2332]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U60' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2347]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U61' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2362]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U62' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2377]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U63' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2392]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U64' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2407]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U65' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2422]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U66' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2437]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U67' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2452]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U68' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2467]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U69' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2482]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U70' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2497]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U71' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2512]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U72' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2527]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U73' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2542]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U74' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2557]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U75' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2572]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U76' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2587]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U77' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2602]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U78' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2617]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U79' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2632]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U80' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2647]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U81' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2662]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U82' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2677]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U83' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2692]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U84' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2707]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U85' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2722]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U86' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2737]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U87' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2752]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U88' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2767]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U89' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2782]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U90' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2797]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U91' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2812]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U92' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2827]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U93' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2842]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U94' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2857]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U95' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:2872]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HWAccel' (5#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_HWAccel_0_0' (6#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/synth/design_1_HWAccel_0_0.vhd:81]
WARNING: [Synth 8-3331] design HWAccel_mul_32s_3bkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 531.340 ; gain = 182.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 531.340 ; gain = 182.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 531.340 ; gain = 182.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/constraints/HWAccel_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/constraints/HWAccel_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 912.445 ; gain = 3.684
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 912.445 ; gain = 563.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 912.445 ; gain = 563.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 912.445 ; gain = 563.758
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'HWAccel_AXI_L_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'HWAccel_AXI_L_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'HWAccel_AXI_L_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'HWAccel_AXI_L_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 912.445 ; gain = 563.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 301   
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                32x32  Multipliers := 98    
+---RAMs : 
	               3K Bit         RAMs := 2     
+---Muxes : 
	 201 Input    200 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 27    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	 200 Input      7 Bit        Muxes := 1     
	 100 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HWAccel_AXI_L_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module HWAccel_AXI_L_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module HWAccel_mul_32s_3bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module HWAccel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 198   
+---Muxes : 
	 201 Input    200 Bit        Muxes := 1     
	 200 Input      7 Bit        Muxes := 1     
	 100 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
INFO: [Synth 8-3971] The signal int_s_screen_val/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_s_mask_val/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[47]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[46]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[45]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[44]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[43]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[42]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[41]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[40]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[39]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[38]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[37]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[36]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[35]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[34]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[33]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[32]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[31]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[30]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[29]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[28]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[27]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[26]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[25]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[24]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[23]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[22]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[21]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[20]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[19]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[18]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[17]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[15]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[47]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[46]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[45]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[44]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[43]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[42]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[41]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[40]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[39]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[38]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[37]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[36]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[35]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[34]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[33]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[32]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[31]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[30]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[29]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[28]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[27]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[26]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[25]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[24]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[23]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[22]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[21]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[20]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[19]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[18]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[17]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[47]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[46]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[45]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[44]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[43]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[42]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[41]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[40]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[39]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[38]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[37]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[36]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[35]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[34]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[33]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[32]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[31]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[30]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[29]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[28]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[27]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[26]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[25]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[24]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[23]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[22]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[21]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[20]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[19]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[18]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[17]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[15]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[47]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[46]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[45]__0) is unused and will be removed from module HWAccel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 912.445 ; gain = 563.758
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 392, Available = 80. Use report_utilization command for details.
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U98/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U97/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U96/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U95/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U94/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U93/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U92/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U91/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U90/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U89/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U88/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U87/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U86/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U85/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U84/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U83/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U82/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U81/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U80/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U79/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U78/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U77/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U76/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U75/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U74/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U73/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U72/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U71/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U70/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U69/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U68/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U67/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U66/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U65/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U64/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U63/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U62/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U61/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U60/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U59/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U58/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U57/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U56/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U55/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U54/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U53/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U52/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U51/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U50/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U49/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U46/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U6/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg' and it is trimmed from '48' to '15' bits. [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/d98c/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U45/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U43/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U42/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U41/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U40/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U39/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U38/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U37/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U36/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U35/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U34/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U33/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U32/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U31/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U30/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U29/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U28/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U27/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U26/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U25/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U24/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U22/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U21/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U19/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U17/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U16/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U14/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U13/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U4/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U3/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U2/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HWAccel_AXI_L_s_axi_ram: | gen_write[1].mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|HWAccel_AXI_L_s_axi_ram: | gen_write[1].mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/i_1/int_s_screen_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/i_1/int_s_screen_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/i_2/int_s_mask_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/i_2/int_s_mask_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1052.121 ; gain = 703.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:23 . Memory (MB): peak = 1290.551 ; gain = 941.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HWAccel_AXI_L_s_axi_ram: | gen_write[1].mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|HWAccel_AXI_L_s_axi_ram: | gen_write[1].mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/int_s_mask_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/int_s_mask_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:14 ; elapsed = 00:04:29 . Memory (MB): peak = 2909.516 ; gain = 2560.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:19 ; elapsed = 00:04:34 . Memory (MB): peak = 2909.516 ; gain = 2560.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:20 ; elapsed = 00:04:35 . Memory (MB): peak = 2909.516 ; gain = 2560.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:32 ; elapsed = 00:04:48 . Memory (MB): peak = 2909.516 ; gain = 2560.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:32 ; elapsed = 00:04:48 . Memory (MB): peak = 2909.516 ; gain = 2560.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:33 ; elapsed = 00:04:49 . Memory (MB): peak = 2909.516 ; gain = 2560.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:33 ; elapsed = 00:04:50 . Memory (MB): peak = 2909.516 ; gain = 2560.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  8160|
|2     |DSP48E1   |    40|
|3     |DSP48E1_1 |    40|
|4     |LUT1      |   973|
|5     |LUT2      | 20809|
|6     |LUT3      |  4350|
|7     |LUT4      |  4510|
|8     |LUT5      |  2095|
|9     |LUT6      | 25142|
|10    |RAMB36E1  |     2|
|11    |FDRE      | 10735|
|12    |FDSE      |     3|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 | 76859|
|2     |  U0                                 |HWAccel                          | 76859|
|3     |    HWAccel_AXI_L_s_axi_U            |HWAccel_AXI_L_s_axi              |  2368|
|4     |      int_s_mask_val                 |HWAccel_AXI_L_s_axi_ram          |   208|
|5     |      int_s_screen_val               |HWAccel_AXI_L_s_axi_ram_194      |  2054|
|6     |    HWAccel_mul_32s_3bkb_U1          |HWAccel_mul_32s_3bkb             |   257|
|7     |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_193 |   257|
|8     |    HWAccel_mul_32s_3bkb_U10         |HWAccel_mul_32s_3bkb_0           |   257|
|9     |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_192 |   257|
|10    |    HWAccel_mul_32s_3bkb_U11         |HWAccel_mul_32s_3bkb_1           |   257|
|11    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_191 |   257|
|12    |    HWAccel_mul_32s_3bkb_U12         |HWAccel_mul_32s_3bkb_2           |   257|
|13    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_190 |   257|
|14    |    HWAccel_mul_32s_3bkb_U13         |HWAccel_mul_32s_3bkb_3           |   257|
|15    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_189 |   257|
|16    |    HWAccel_mul_32s_3bkb_U14         |HWAccel_mul_32s_3bkb_4           |   257|
|17    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_188 |   257|
|18    |    HWAccel_mul_32s_3bkb_U15         |HWAccel_mul_32s_3bkb_5           |   257|
|19    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_187 |   257|
|20    |    HWAccel_mul_32s_3bkb_U16         |HWAccel_mul_32s_3bkb_6           |   257|
|21    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_186 |   257|
|22    |    HWAccel_mul_32s_3bkb_U17         |HWAccel_mul_32s_3bkb_7           |   257|
|23    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_185 |   257|
|24    |    HWAccel_mul_32s_3bkb_U18         |HWAccel_mul_32s_3bkb_8           |   257|
|25    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_184 |   257|
|26    |    HWAccel_mul_32s_3bkb_U19         |HWAccel_mul_32s_3bkb_9           |   257|
|27    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_183 |   257|
|28    |    HWAccel_mul_32s_3bkb_U2          |HWAccel_mul_32s_3bkb_10          |   257|
|29    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_182 |   257|
|30    |    HWAccel_mul_32s_3bkb_U20         |HWAccel_mul_32s_3bkb_11          |   257|
|31    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_181 |   257|
|32    |    HWAccel_mul_32s_3bkb_U21         |HWAccel_mul_32s_3bkb_12          |   257|
|33    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_180 |   257|
|34    |    HWAccel_mul_32s_3bkb_U22         |HWAccel_mul_32s_3bkb_13          |   257|
|35    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_179 |   257|
|36    |    HWAccel_mul_32s_3bkb_U23         |HWAccel_mul_32s_3bkb_14          |   257|
|37    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_178 |   257|
|38    |    HWAccel_mul_32s_3bkb_U24         |HWAccel_mul_32s_3bkb_15          |   257|
|39    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_177 |   257|
|40    |    HWAccel_mul_32s_3bkb_U25         |HWAccel_mul_32s_3bkb_16          |   257|
|41    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_176 |   257|
|42    |    HWAccel_mul_32s_3bkb_U26         |HWAccel_mul_32s_3bkb_17          |   257|
|43    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_175 |   257|
|44    |    HWAccel_mul_32s_3bkb_U27         |HWAccel_mul_32s_3bkb_18          |   257|
|45    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_174 |   257|
|46    |    HWAccel_mul_32s_3bkb_U28         |HWAccel_mul_32s_3bkb_19          |   257|
|47    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_173 |   257|
|48    |    HWAccel_mul_32s_3bkb_U29         |HWAccel_mul_32s_3bkb_20          |   257|
|49    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_172 |   257|
|50    |    HWAccel_mul_32s_3bkb_U3          |HWAccel_mul_32s_3bkb_21          |   257|
|51    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_171 |   257|
|52    |    HWAccel_mul_32s_3bkb_U30         |HWAccel_mul_32s_3bkb_22          |   257|
|53    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_170 |   257|
|54    |    HWAccel_mul_32s_3bkb_U31         |HWAccel_mul_32s_3bkb_23          |   257|
|55    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_169 |   257|
|56    |    HWAccel_mul_32s_3bkb_U32         |HWAccel_mul_32s_3bkb_24          |   257|
|57    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_168 |   257|
|58    |    HWAccel_mul_32s_3bkb_U33         |HWAccel_mul_32s_3bkb_25          |   257|
|59    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_167 |   257|
|60    |    HWAccel_mul_32s_3bkb_U34         |HWAccel_mul_32s_3bkb_26          |   257|
|61    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_166 |   257|
|62    |    HWAccel_mul_32s_3bkb_U35         |HWAccel_mul_32s_3bkb_27          |   257|
|63    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_165 |   257|
|64    |    HWAccel_mul_32s_3bkb_U36         |HWAccel_mul_32s_3bkb_28          |   257|
|65    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_164 |   257|
|66    |    HWAccel_mul_32s_3bkb_U37         |HWAccel_mul_32s_3bkb_29          |   257|
|67    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_163 |   257|
|68    |    HWAccel_mul_32s_3bkb_U38         |HWAccel_mul_32s_3bkb_30          |   257|
|69    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_162 |   257|
|70    |    HWAccel_mul_32s_3bkb_U39         |HWAccel_mul_32s_3bkb_31          |   257|
|71    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_161 |   257|
|72    |    HWAccel_mul_32s_3bkb_U4          |HWAccel_mul_32s_3bkb_32          |   257|
|73    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_160 |   257|
|74    |    HWAccel_mul_32s_3bkb_U40         |HWAccel_mul_32s_3bkb_33          |   257|
|75    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_159 |   257|
|76    |    HWAccel_mul_32s_3bkb_U41         |HWAccel_mul_32s_3bkb_34          |   257|
|77    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_158 |   257|
|78    |    HWAccel_mul_32s_3bkb_U42         |HWAccel_mul_32s_3bkb_35          |   257|
|79    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_157 |   257|
|80    |    HWAccel_mul_32s_3bkb_U43         |HWAccel_mul_32s_3bkb_36          |   257|
|81    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_156 |   257|
|82    |    HWAccel_mul_32s_3bkb_U44         |HWAccel_mul_32s_3bkb_37          |   257|
|83    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_155 |   257|
|84    |    HWAccel_mul_32s_3bkb_U45         |HWAccel_mul_32s_3bkb_38          |   257|
|85    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_154 |   257|
|86    |    HWAccel_mul_32s_3bkb_U46         |HWAccel_mul_32s_3bkb_39          |   991|
|87    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_153 |   991|
|88    |    HWAccel_mul_32s_3bkb_U47         |HWAccel_mul_32s_3bkb_40          |   991|
|89    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_152 |   991|
|90    |    HWAccel_mul_32s_3bkb_U48         |HWAccel_mul_32s_3bkb_41          |   991|
|91    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_151 |   991|
|92    |    HWAccel_mul_32s_3bkb_U49         |HWAccel_mul_32s_3bkb_42          |   991|
|93    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_150 |   991|
|94    |    HWAccel_mul_32s_3bkb_U5          |HWAccel_mul_32s_3bkb_43          |   991|
|95    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_149 |   991|
|96    |    HWAccel_mul_32s_3bkb_U50         |HWAccel_mul_32s_3bkb_44          |   991|
|97    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_148 |   991|
|98    |    HWAccel_mul_32s_3bkb_U51         |HWAccel_mul_32s_3bkb_45          |   991|
|99    |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_147 |   991|
|100   |    HWAccel_mul_32s_3bkb_U52         |HWAccel_mul_32s_3bkb_46          |   991|
|101   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_146 |   991|
|102   |    HWAccel_mul_32s_3bkb_U53         |HWAccel_mul_32s_3bkb_47          |   991|
|103   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_145 |   991|
|104   |    HWAccel_mul_32s_3bkb_U54         |HWAccel_mul_32s_3bkb_48          |   991|
|105   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_144 |   991|
|106   |    HWAccel_mul_32s_3bkb_U55         |HWAccel_mul_32s_3bkb_49          |   991|
|107   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_143 |   991|
|108   |    HWAccel_mul_32s_3bkb_U56         |HWAccel_mul_32s_3bkb_50          |   991|
|109   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_142 |   991|
|110   |    HWAccel_mul_32s_3bkb_U57         |HWAccel_mul_32s_3bkb_51          |   991|
|111   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_141 |   991|
|112   |    HWAccel_mul_32s_3bkb_U58         |HWAccel_mul_32s_3bkb_52          |   991|
|113   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_140 |   991|
|114   |    HWAccel_mul_32s_3bkb_U59         |HWAccel_mul_32s_3bkb_53          |   991|
|115   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_139 |   991|
|116   |    HWAccel_mul_32s_3bkb_U6          |HWAccel_mul_32s_3bkb_54          |   991|
|117   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_138 |   991|
|118   |    HWAccel_mul_32s_3bkb_U60         |HWAccel_mul_32s_3bkb_55          |   991|
|119   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_137 |   991|
|120   |    HWAccel_mul_32s_3bkb_U61         |HWAccel_mul_32s_3bkb_56          |   991|
|121   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_136 |   991|
|122   |    HWAccel_mul_32s_3bkb_U62         |HWAccel_mul_32s_3bkb_57          |   991|
|123   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_135 |   991|
|124   |    HWAccel_mul_32s_3bkb_U63         |HWAccel_mul_32s_3bkb_58          |   991|
|125   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_134 |   991|
|126   |    HWAccel_mul_32s_3bkb_U64         |HWAccel_mul_32s_3bkb_59          |   991|
|127   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_133 |   991|
|128   |    HWAccel_mul_32s_3bkb_U65         |HWAccel_mul_32s_3bkb_60          |   991|
|129   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_132 |   991|
|130   |    HWAccel_mul_32s_3bkb_U66         |HWAccel_mul_32s_3bkb_61          |   991|
|131   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_131 |   991|
|132   |    HWAccel_mul_32s_3bkb_U67         |HWAccel_mul_32s_3bkb_62          |   991|
|133   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_130 |   991|
|134   |    HWAccel_mul_32s_3bkb_U68         |HWAccel_mul_32s_3bkb_63          |   991|
|135   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_129 |   991|
|136   |    HWAccel_mul_32s_3bkb_U69         |HWAccel_mul_32s_3bkb_64          |   991|
|137   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_128 |   991|
|138   |    HWAccel_mul_32s_3bkb_U7          |HWAccel_mul_32s_3bkb_65          |   991|
|139   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_127 |   991|
|140   |    HWAccel_mul_32s_3bkb_U70         |HWAccel_mul_32s_3bkb_66          |   991|
|141   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_126 |   991|
|142   |    HWAccel_mul_32s_3bkb_U71         |HWAccel_mul_32s_3bkb_67          |   991|
|143   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_125 |   991|
|144   |    HWAccel_mul_32s_3bkb_U72         |HWAccel_mul_32s_3bkb_68          |   991|
|145   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_124 |   991|
|146   |    HWAccel_mul_32s_3bkb_U73         |HWAccel_mul_32s_3bkb_69          |   991|
|147   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_123 |   991|
|148   |    HWAccel_mul_32s_3bkb_U74         |HWAccel_mul_32s_3bkb_70          |   991|
|149   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_122 |   991|
|150   |    HWAccel_mul_32s_3bkb_U75         |HWAccel_mul_32s_3bkb_71          |   991|
|151   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_121 |   991|
|152   |    HWAccel_mul_32s_3bkb_U76         |HWAccel_mul_32s_3bkb_72          |   991|
|153   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_120 |   991|
|154   |    HWAccel_mul_32s_3bkb_U77         |HWAccel_mul_32s_3bkb_73          |   991|
|155   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_119 |   991|
|156   |    HWAccel_mul_32s_3bkb_U78         |HWAccel_mul_32s_3bkb_74          |   991|
|157   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_118 |   991|
|158   |    HWAccel_mul_32s_3bkb_U79         |HWAccel_mul_32s_3bkb_75          |   991|
|159   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_117 |   991|
|160   |    HWAccel_mul_32s_3bkb_U8          |HWAccel_mul_32s_3bkb_76          |   991|
|161   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_116 |   991|
|162   |    HWAccel_mul_32s_3bkb_U80         |HWAccel_mul_32s_3bkb_77          |   991|
|163   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_115 |   991|
|164   |    HWAccel_mul_32s_3bkb_U81         |HWAccel_mul_32s_3bkb_78          |   991|
|165   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_114 |   991|
|166   |    HWAccel_mul_32s_3bkb_U82         |HWAccel_mul_32s_3bkb_79          |   991|
|167   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_113 |   991|
|168   |    HWAccel_mul_32s_3bkb_U83         |HWAccel_mul_32s_3bkb_80          |   991|
|169   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_112 |   991|
|170   |    HWAccel_mul_32s_3bkb_U84         |HWAccel_mul_32s_3bkb_81          |   991|
|171   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_111 |   991|
|172   |    HWAccel_mul_32s_3bkb_U85         |HWAccel_mul_32s_3bkb_82          |   991|
|173   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_110 |   991|
|174   |    HWAccel_mul_32s_3bkb_U86         |HWAccel_mul_32s_3bkb_83          |   991|
|175   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_109 |   991|
|176   |    HWAccel_mul_32s_3bkb_U87         |HWAccel_mul_32s_3bkb_84          |   991|
|177   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_108 |   991|
|178   |    HWAccel_mul_32s_3bkb_U88         |HWAccel_mul_32s_3bkb_85          |   991|
|179   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_107 |   991|
|180   |    HWAccel_mul_32s_3bkb_U89         |HWAccel_mul_32s_3bkb_86          |   991|
|181   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_106 |   991|
|182   |    HWAccel_mul_32s_3bkb_U9          |HWAccel_mul_32s_3bkb_87          |   991|
|183   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_105 |   991|
|184   |    HWAccel_mul_32s_3bkb_U90         |HWAccel_mul_32s_3bkb_88          |   991|
|185   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_104 |   991|
|186   |    HWAccel_mul_32s_3bkb_U91         |HWAccel_mul_32s_3bkb_89          |   991|
|187   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_103 |   991|
|188   |    HWAccel_mul_32s_3bkb_U92         |HWAccel_mul_32s_3bkb_90          |   991|
|189   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_102 |   991|
|190   |    HWAccel_mul_32s_3bkb_U93         |HWAccel_mul_32s_3bkb_91          |   991|
|191   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_101 |   991|
|192   |    HWAccel_mul_32s_3bkb_U94         |HWAccel_mul_32s_3bkb_92          |   991|
|193   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_100 |   991|
|194   |    HWAccel_mul_32s_3bkb_U95         |HWAccel_mul_32s_3bkb_93          |   991|
|195   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_99  |   991|
|196   |    HWAccel_mul_32s_3bkb_U96         |HWAccel_mul_32s_3bkb_94          |   991|
|197   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_98  |   991|
|198   |    HWAccel_mul_32s_3bkb_U97         |HWAccel_mul_32s_3bkb_95          |   991|
|199   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0_97  |   991|
|200   |    HWAccel_mul_32s_3bkb_U98         |HWAccel_mul_32s_3bkb_96          |   991|
|201   |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0     |   991|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:33 ; elapsed = 00:04:50 . Memory (MB): peak = 2909.516 ; gain = 2560.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6469 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:13 ; elapsed = 00:04:37 . Memory (MB): peak = 2909.516 ; gain = 2179.723
Synthesis Optimization Complete : Time (s): cpu = 00:04:33 ; elapsed = 00:04:50 . Memory (MB): peak = 2909.516 ; gain = 2560.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
349 Infos, 298 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:51 ; elapsed = 00:05:16 . Memory (MB): peak = 2909.516 ; gain = 2572.301
INFO: [Common 17-1381] The checkpoint 'D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/design_1_HWAccel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2909.516 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2909.516 ; gain = 0.000
