Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0d77de164ee546e6b29b5935b7debcbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_APB_behav xil_defaultlib.tb_APB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'PADDR' [D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sim_1/new/tb_APB.sv:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_APB_Manager_sv
Compiling module xil_defaultlib.apb_master_if
Compiling module xil_defaultlib.APB_Decoder
Compiling module xil_defaultlib.APB_Mux
Compiling module xil_defaultlib.APB_Manager
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.tb_APB
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_APB_behav
