
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 362.855 ; gain = 94.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'ceju' [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/ceju.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd_17bit' [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/zhuan_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd_17bit' (1#1) [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/zhuan_bcd.v:1]
WARNING: [Synth 8-5788] Register sum_reg in module ceju is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/ceju.v:70]
INFO: [Synth 8-6155] done synthesizing module 'ceju' (2#1) [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/ceju.v:1]
INFO: [Synth 8-6157] synthesizing module 'xianshi' [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/xianshi.v:2]
INFO: [Synth 8-6157] synthesizing module 'shumaguan_qudong' [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/shumaguan_qudong.v:23]
INFO: [Synth 8-226] default block is never used [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/shumaguan_qudong.v:75]
WARNING: [Synth 8-6090] variable 'a_to_g' is written by both blocking and non-blocking assignments, entire logic could be removed [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/shumaguan_qudong.v:106]
WARNING: [Synth 8-6090] variable 'a_to_g' is written by both blocking and non-blocking assignments, entire logic could be removed [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/shumaguan_qudong.v:108]
WARNING: [Synth 8-5788] Register a_to_g_reg in module shumaguan_qudong is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/shumaguan_qudong.v:88]
INFO: [Synth 8-6155] done synthesizing module 'shumaguan_qudong' (3#1) [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/shumaguan_qudong.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xianshi' (4#1) [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/xianshi.v:2]
INFO: [Synth 8-6157] synthesizing module 'fengmingqi' [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/fengmingqi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fengmingqi' (5#1) [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/fengmingqi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (6#1) [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 418.918 ; gain = 151.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 418.918 ; gain = 151.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 418.918 ; gain = 151.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/constrs_1/new/yueshu.xdc]
Finished Parsing XDC File [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/constrs_1/new/yueshu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/constrs_1/new/yueshu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 750.484 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 750.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 750.484 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 750.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 750.484 ; gain = 482.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 750.484 ; gain = 482.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 750.484 ; gain = 482.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 750.484 ; gain = 482.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     24 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 50    
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     28 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 40    
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bin_to_bcd_17bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 50    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 40    
Module ceju 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     24 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module shumaguan_qudong 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
Module fengmingqi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP u_ceju/huancun, operation Mode is: A*(B:0x46dd).
DSP Report: operator u_ceju/huancun is absorbed into DSP u_ceju/huancun.
INFO: [Synth 8-3886] merging instance 'xianshi/zuobian/an_reg[0]' (FDC) to 'xianshi/youbian/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'xianshi/zuobian/an_reg[1]' (FDC) to 'xianshi/youbian/an_reg[1]'
INFO: [Synth 8-3886] merging instance 'xianshi/zuobian/an_reg[2]' (FDC) to 'xianshi/youbian/an_reg[2]'
INFO: [Synth 8-3886] merging instance 'xianshi/zuobian/an_reg[3]' (FDC) to 'xianshi/youbian/an_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 750.484 ; gain = 482.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ceju        | A*(B:0x46dd) | 22     | 15     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/ceju.v:83]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 791.688 ; gain = 523.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 792.223 ; gain = 524.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/zuobian/a_to_g_reg[1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/zuobian/a_to_g_reg[2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/zuobian/a_to_g_reg[3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/zuobian/a_to_g_reg[4]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/zuobian/a_to_g_reg[5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/zuobian/a_to_g_reg[6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/zuobian/a_to_g_reg[7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/youbian/a_to_g_reg[1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/youbian/a_to_g_reg[2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/youbian/a_to_g_reg[3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/youbian/a_to_g_reg[4]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/youbian/a_to_g_reg[5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/youbian/a_to_g_reg[6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xianshi/youbian/a_to_g_reg[7]_LDC )
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[7]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[6]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[5]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[4]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[3]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[2]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[1]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[7]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[6]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[5]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[4]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[3]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[2]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[1]_LDC) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[7]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[6]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[5]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[4]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[3]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[2]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/zuobian/a_to_g_reg[1]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[7]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[6]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[5]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[4]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[3]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[2]_C) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (xianshi/youbian/a_to_g_reg[1]_C) is unused and will be removed from module top_module.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.srcs/sources_1/new/ceju.v:83]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 834.492 ; gain = 566.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 834.492 ; gain = 566.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 834.492 ; gain = 566.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 834.492 ; gain = 566.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 834.492 ; gain = 566.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 834.492 ; gain = 566.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 834.492 ; gain = 566.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    43|
|3     |DSP48E1 |     1|
|4     |LUT1    |     6|
|5     |LUT2    |    76|
|6     |LUT3    |    28|
|7     |LUT4    |    83|
|8     |LUT5    |    67|
|9     |LUT6    |   137|
|10    |FDCE    |   235|
|11    |FDPE    |    16|
|12    |FDRE    |    22|
|13    |IBUF    |     5|
|14    |OBUF    |    26|
+------+--------+------+

Report Instance Areas: 
+------+-------------+-------------------+------+
|      |Instance     |Module             |Cells |
+------+-------------+-------------------+------+
|1     |top          |                   |   746|
|2     |  fengmingqi |fengmingqi         |    54|
|3     |  u_ceju     |ceju               |   582|
|4     |  xianshi    |xianshi            |    77|
|5     |    youbian  |shumaguan_qudong   |    57|
|6     |    zuobian  |shumaguan_qudong_0 |    20|
+------+-------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 834.492 ; gain = 566.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 834.492 ; gain = 235.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 834.492 ; gain = 566.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 834.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 834.492 ; gain = 566.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 834.492 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/xiaozu/chaoshengboceju/chaoshengboceju.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 25 16:32:18 2025...
