
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101091                       # Number of seconds simulated
sim_ticks                                101091299500                       # Number of ticks simulated
final_tick                               101091299500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160380                       # Simulator instruction rate (inst/s)
host_op_rate                                   160380                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              176228245                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185100                       # Number of bytes of host memory used
host_seconds                                   573.64                       # Real time elapsed on the host
sim_insts                                    92000008                       # Number of instructions simulated
sim_ops                                      92000008                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 101091299500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5035200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         118592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5153792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5035200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5035200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           78675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               80528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          158                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                158                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          49808441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1173118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50981559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     49808441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49808441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         100028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               100028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         100028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         49808441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1173118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             51081587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      8749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.128693650750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          493                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          493                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               92333                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8475                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       80528                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78357                       # Number of write requests accepted
system.mem_ctrls.readBursts                     80528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78357                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 379136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4774656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  558464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5153792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5014848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  74604                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 69608                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  101091290000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 80528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78357                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.185625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.526361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.178650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1452     41.09%     41.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          790     22.35%     63.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          321      9.08%     72.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          226      6.40%     78.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          198      5.60%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          233      6.59%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          180      5.09%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           93      2.63%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           41      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3534                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             12                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.189452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.011839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            418     84.79%     84.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            52     10.55%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            11      2.23%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             6      1.22%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.20%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      0.41%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.20%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           493                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.699797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.652169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.306309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              146     29.61%     29.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.42%     31.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              238     48.28%     79.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65     13.18%     92.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      6.29%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.61%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.20%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           493                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       260544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       118592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       558464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2577313.787523326930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1173117.771623857785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5524352.765887632035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        78675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78357                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    293302750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    402399750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2888255313500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      3728.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    217161.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36860207.94                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    584627500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               695702500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29620000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     98687.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               117437.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         3.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3450                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7653                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     636254.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 21569940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 11441925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                36428280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               44813700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1309797840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            652336500                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             87761280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3800328510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2600848800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20578754880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            29144669565                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            288.300474                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          99430807000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    179340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     554060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  84323769250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   6772991750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     927057750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   8334080750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3755640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1969605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5869080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 736020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         467741040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            173754810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             44650080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1121627760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1179442080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      23010567060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            26010113175                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            257.293291                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         100593663500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    100241000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     197860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  95062796250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3071441500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     199273750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2459687000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 101091299500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                13808469                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9948794                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            717815                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11727895                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6745581                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.517406                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1404014                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          423387                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             400168                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            23219                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13761704                       # DTB read hits
system.cpu.dtb.read_misses                         32                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 13761736                       # DTB read accesses
system.cpu.dtb.write_hits                     7877798                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 7877804                       # DTB write accesses
system.cpu.dtb.data_hits                     21639502                       # DTB hits
system.cpu.dtb.data_misses                         38                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 21639540                       # DTB accesses
system.cpu.itb.fetch_hits                    56261640                       # ITB hits
system.cpu.itb.fetch_misses                        45                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                56261685                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99164                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    101091299500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        202182665                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           58950911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      102611659                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13808469                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8549763                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     141198043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1435820                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           654                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  56261640                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                243602                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          200867561                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.510842                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.736109                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                127579982     63.51%     63.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 43963499     21.89%     85.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 29324080     14.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            200867561                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.068297                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.507520                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10963725                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             140145153                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3013532                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              46187156                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 557995                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              6674730                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                163512                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               97386036                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 27923                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 557995                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11667113                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               107572090                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       10199594                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7638066                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              63232703                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               96772583                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              21646987                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     19                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   5674                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            73685859                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             134778181                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        131138362                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3279808                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              72660070                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1025789                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1204123                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         819175                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  88516534                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13763246                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7877818                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            720025                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   91020437                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             1539189                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  92495088                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             32507                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          559617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        94544                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     200867561                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.460478                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.550025                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           113804869     56.66%     56.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            81630296     40.64%     97.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5432396      2.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       200867561                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 9762529     99.69%     99.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 14388      0.15%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  2946      0.03%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 12899      0.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  263      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                47      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67898704     73.41%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               384355      0.42%     73.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     73.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1184000      1.28%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              408137      0.44%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               83017      0.09%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             158321      0.17%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               13093      0.01%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4365      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14206573     15.36%     91.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7779580      8.41%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          276659      0.30%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          98237      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               92495088                       # Type of FU issued
system.cpu.iq.rate                           0.457483                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9793025                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.105876                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          391201115                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          90864611                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     90121552                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4482154                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2254634                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2212577                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              100031741                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2256325                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16795                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           95                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 557995                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  345446                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   160                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            96012986                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            308019                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13763246                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7877818                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             819176                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   155                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         257204                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       305549                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               562753                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              92337434                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13761736                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            157654                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       3453360                       # number of nop insts executed
system.cpu.iew.exec_refs                     21639540                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12829957                       # Number of branches executed
system.cpu.iew.exec_stores                    7877804                       # Number of stores executed
system.cpu.iew.exec_rate                     0.456703                       # Inst execution rate
system.cpu.iew.wb_sent                       92334208                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      92334129                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  21103233                       # num instructions producing a value
system.cpu.iew.wb_consumers                  21574776                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.456687                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.978144                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          573787                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1539189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            557937                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    200293593                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.476496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.568750                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    112268184     56.05%     56.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     80611668     40.25%     96.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7413741      3.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    200293593                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             95439150                       # Number of instructions committed
system.cpu.commit.committedOps               95439150                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       21624174                       # Number of memory references committed
system.cpu.commit.loads                      13746451                       # Number of loads committed
system.cpu.commit.membars                      720012                       # Number of memory barriers committed
system.cpu.commit.branches                   12742290                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2198534                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  88268608                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1379257                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      3439148      3.60%      3.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         67442166     70.67%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          384355      0.40%     74.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     74.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1168807      1.22%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         403955      0.42%     76.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          81645      0.09%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        157433      0.16%     76.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          13093      0.01%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        14195394     14.87%     91.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7779553      8.15%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       271069      0.28%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        98171      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          95439150                       # Class of committed instruction
system.cpu.commit.bw_lim_events               7413741                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    288892074                       # The number of ROB reads
system.cpu.rob.rob_writes                   192599842                       # The number of ROB writes
system.cpu.timesIdled                           47845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1315104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    92000008                       # Number of Instructions Simulated
system.cpu.committedOps                      92000008                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.197637                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.197637                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.455034                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.455034                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                130573062                       # number of integer regfile reads
system.cpu.int_regfile_writes                71448285                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3256263                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1660684                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2203132                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1440028                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 101091299500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           952.635164                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              130418                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            153.432941                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   952.635164                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.930308                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.930308                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          985                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          43280707                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         43280707                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 101091299500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     13039657                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13039657                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7156993                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7156993                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       720009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       720009                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       720012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       720012                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     20196650                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20196650                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     20196650                       # number of overall hits
system.cpu.dcache.overall_hits::total        20196650                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2035                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2035                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          718                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          718                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2753                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2753                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2753                       # number of overall misses
system.cpu.dcache.overall_misses::total          2753                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    545614000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    545614000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     63080000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     63080000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       207000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       207000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    608694000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    608694000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    608694000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    608694000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13041692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13041692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7157711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7157711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     20199403                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20199403                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20199403                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20199403                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000136                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000136                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 268114.987715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 268114.987715                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87855.153203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87855.153203                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        69000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        69000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 221102.070469                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 221102.070469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 221102.070469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 221102.070469                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          158                       # number of writebacks
system.cpu.dcache.writebacks::total               158                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          462                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          440                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          902                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          902                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          902                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          902                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1573                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          278                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1851                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1851                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    423564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    423564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     37520000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37520000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    461084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    461084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    461084000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    461084000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 269271.455817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 269271.455817                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 134964.028777                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 134964.028777                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        66000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        66000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 249099.945975                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 249099.945975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 249099.945975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 249099.945975                       # average overall mshr miss latency
system.cpu.dcache.replacements                    850                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 101091299500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           466.256163                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5910978                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             78199                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.588921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   466.256163                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.910657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.910657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         112601955                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        112601955                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 101091299500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     56178847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        56178847                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     56178847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         56178847                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     56178847                       # number of overall hits
system.cpu.icache.overall_hits::total        56178847                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        82793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         82793                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        82793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          82793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        82793                       # number of overall misses
system.cpu.icache.overall_misses::total         82793                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2174383000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2174383000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   2174383000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2174383000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2174383000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2174383000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     56261640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     56261640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     56261640                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     56261640                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     56261640                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     56261640                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001472                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001472                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001472                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001472                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001472                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001472                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26262.884543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26262.884543                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26262.884543                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26262.884543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26262.884543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26262.884543                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          465                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        78199                       # number of writebacks
system.cpu.icache.writebacks::total             78199                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4118                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         4118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4118                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        78675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        78675                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        78675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        78675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        78675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        78675                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2010191500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2010191500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2010191500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2010191500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2010191500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2010191500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001398                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001398                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001398                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001398                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25550.575151                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25550.575151                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25550.575151                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25550.575151                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25550.575151                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25550.575151                       # average overall mshr miss latency
system.cpu.icache.replacements                  78199                       # number of replacements
system.membus.snoop_filter.tot_requests        159577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        79050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 101091299500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              80250                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          158                       # Transaction distribution
system.membus.trans_dist::WritebackClean        78199                       # Transaction distribution
system.membus.trans_dist::CleanEvict              692                       # Transaction distribution
system.membus.trans_dist::ReadExReq               278                       # Transaction distribution
system.membus.trans_dist::ReadExResp              278                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          78675                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1575                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       235549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 240105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     10039936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       128704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10168640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             80528                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000012                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003524                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   80527    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               80528                       # Request fanout histogram
system.membus.reqLayer0.occupancy           486029500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          394647250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9918500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------