
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b404  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000133a4  0800b5e8  0800b5e8  0000c5e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e98c  0801e98c  00020268  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801e98c  0801e98c  0001f98c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e994  0801e994  00020268  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e994  0801e994  0001f994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801e998  0801e998  0001f998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000268  20000000  0801e99c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d50  20000268  0801ec04  00020268  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001fb8  0801ec04  00020fb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024ccc  00000000  00000000  00020298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004791  00000000  00000000  00044f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a78  00000000  00000000  000496f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001393  00000000  00000000  0004b170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024498  00000000  00000000  0004c503  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000202aa  00000000  00000000  0007099b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef95f  00000000  00000000  00090c45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001805a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000080a4  00000000  00000000  0018065c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00188700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000038a2  00000000  00000000  0018875e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000198  00000000  00000000  0018c000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000268 	.word	0x20000268
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b5cc 	.word	0x0800b5cc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000026c 	.word	0x2000026c
 800021c:	0800b5cc 	.word	0x0800b5cc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <uart_init>:
//#include "stm32g4xx_hal_uart.h"

UART_HandleTypeDef huart2;

void uart_init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b088      	sub	sp, #32
 8000f28:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_Init_Struct={0};
 8000f2a:	f107 030c 	add.w	r3, r7, #12
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	605a      	str	r2, [r3, #4]
 8000f34:	609a      	str	r2, [r3, #8]
 8000f36:	60da      	str	r2, [r3, #12]
 8000f38:	611a      	str	r2, [r3, #16]


	//Enable clock access for GPIO A (PA2 & PA3)
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3a:	4b24      	ldr	r3, [pc, #144]	@ (8000fcc <uart_init+0xa8>)
 8000f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3e:	4a23      	ldr	r2, [pc, #140]	@ (8000fcc <uart_init+0xa8>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f46:	4b21      	ldr	r3, [pc, #132]	@ (8000fcc <uart_init+0xa8>)
 8000f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	60bb      	str	r3, [r7, #8]
 8000f50:	68bb      	ldr	r3, [r7, #8]
	//Enable UART module clock access
	__HAL_RCC_USART2_CLK_ENABLE();
 8000f52:	4b1e      	ldr	r3, [pc, #120]	@ (8000fcc <uart_init+0xa8>)
 8000f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f56:	4a1d      	ldr	r2, [pc, #116]	@ (8000fcc <uart_init+0xa8>)
 8000f58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fcc <uart_init+0xa8>)
 8000f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]
	//Configure pins to act as alternate funcs pins (UART)
	GPIO_Init_Struct.Pin=GPIO_PIN_2|GPIO_PIN_3;
 8000f6a:	230c      	movs	r3, #12
 8000f6c:	60fb      	str	r3, [r7, #12]
	GPIO_Init_Struct.Mode=GPIO_MODE_AF_PP;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	613b      	str	r3, [r7, #16]
	GPIO_Init_Struct.Alternate=GPIO_AF7_USART2;
 8000f72:	2307      	movs	r3, #7
 8000f74:	61fb      	str	r3, [r7, #28]
	GPIO_Init_Struct.Pull=GPIO_NOPULL; //No Pull-up or Pull-down activation
 8000f76:	2300      	movs	r3, #0
 8000f78:	617b      	str	r3, [r7, #20]
	GPIO_Init_Struct.Speed=GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(GPIOA,&GPIO_Init_Struct);
 8000f7e:	f107 030c 	add.w	r3, r7, #12
 8000f82:	4619      	mov	r1, r3
 8000f84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f88:	f003 fda4 	bl	8004ad4 <HAL_GPIO_Init>

	//configure UART

	huart2.Instance=USART2;
 8000f8c:	4b10      	ldr	r3, [pc, #64]	@ (8000fd0 <uart_init+0xac>)
 8000f8e:	4a11      	ldr	r2, [pc, #68]	@ (8000fd4 <uart_init+0xb0>)
 8000f90:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate=250000;
 8000f92:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd0 <uart_init+0xac>)
 8000f94:	4a10      	ldr	r2, [pc, #64]	@ (8000fd8 <uart_init+0xb4>)
 8000f96:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength=UART_WORDLENGTH_8B;
 8000f98:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd0 <uart_init+0xac>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits=UART_STOPBITS_1;
 8000f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd0 <uart_init+0xac>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity=UART_PARITY_NONE;
 8000fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd0 <uart_init+0xac>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode=UART_MODE_TX;
 8000faa:	4b09      	ldr	r3, [pc, #36]	@ (8000fd0 <uart_init+0xac>)
 8000fac:	2208      	movs	r2, #8
 8000fae:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl=UART_HWCONTROL_NONE;
 8000fb0:	4b07      	ldr	r3, [pc, #28]	@ (8000fd0 <uart_init+0xac>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling=UART_OVERSAMPLING_16;
 8000fb6:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <uart_init+0xac>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	61da      	str	r2, [r3, #28]

	HAL_UART_Init(&huart2);
 8000fbc:	4804      	ldr	r0, [pc, #16]	@ (8000fd0 <uart_init+0xac>)
 8000fbe:	f005 fe4d 	bl	8006c5c <HAL_UART_Init>

}
 8000fc2:	bf00      	nop
 8000fc4:	3720      	adds	r7, #32
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40021000 	.word	0x40021000
 8000fd0:	20000284 	.word	0x20000284
 8000fd4:	40004400 	.word	0x40004400
 8000fd8:	0003d090 	.word	0x0003d090

08000fdc <__io_putchar>:
/**
 * Re-targets printf
 * !!!DO NOT TOUCH!!!
 */
int __io_putchar(int ch)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10);
 8000fe4:	1d39      	adds	r1, r7, #4
 8000fe6:	230a      	movs	r3, #10
 8000fe8:	2201      	movs	r2, #1
 8000fea:	4804      	ldr	r0, [pc, #16]	@ (8000ffc <__io_putchar+0x20>)
 8000fec:	f005 fe90 	bl	8006d10 <HAL_UART_Transmit>
	return ch;
 8000ff0:	687b      	ldr	r3, [r7, #4]

}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000284 	.word	0x20000284

08001000 <init_fft>:
	arm_rfft_q15(&T, psrc,pdst);
}

// Initialize FFT
void init_fft(uint16_t fft_length)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	80fb      	strh	r3, [r7, #6]
	arm_status status;
	status = arm_rfft_fast_init_f32(&S, fft_length);
 800100a:	88fb      	ldrh	r3, [r7, #6]
 800100c:	4619      	mov	r1, r3
 800100e:	4808      	ldr	r0, [pc, #32]	@ (8001030 <init_fft+0x30>)
 8001010:	f006 fcf0 	bl	80079f4 <arm_rfft_fast_init_f32>
 8001014:	4603      	mov	r3, r0
 8001016:	73fb      	strb	r3, [r7, #15]


	  if ( status != ARM_MATH_SUCCESS)
 8001018:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d002      	beq.n	8001026 <init_fft+0x26>
	  {
		printf("Error in FFT Init\r\n");
 8001020:	4804      	ldr	r0, [pc, #16]	@ (8001034 <init_fft+0x34>)
 8001022:	f008 fafb 	bl	800961c <puts>
	  }
}
 8001026:	bf00      	nop
 8001028:	3710      	adds	r7, #16
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20000318 	.word	0x20000318
 8001034:	0800b5e8 	.word	0x0800b5e8

08001038 <perform_fft>:

// Perform FFT
void perform_fft(float32_t* psrc, float32_t* pdst)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]


	arm_rfft_fast_f32(&S, psrc, pdst, 0);
 8001042:	2300      	movs	r3, #0
 8001044:	683a      	ldr	r2, [r7, #0]
 8001046:	6879      	ldr	r1, [r7, #4]
 8001048:	4803      	ldr	r0, [pc, #12]	@ (8001058 <perform_fft+0x20>)
 800104a:	f006 fdb7 	bl	8007bbc <arm_rfft_fast_f32>
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000318 	.word	0x20000318

0800105c <lowpass_IIR_filter>:
#include "iir.h"
#include <stdint.h>
#include <math.h>
int lowpass_IIR_filter(int input, long* filter_reg)
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	6039      	str	r1, [r7, #0]
	long filter_reg_store = *filter_reg;
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	60fb      	str	r3, [r7, #12]

	// Update register with current input
	*filter_reg = *filter_reg - (*filter_reg >> FILTER_SHIFT) + input;
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	111b      	asrs	r3, r3, #4
 8001076:	1ad2      	subs	r2, r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	441a      	add	r2, r3
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	601a      	str	r2, [r3, #0]

	// Return the filtered result
	return (int)((*filter_reg + filter_reg_store) >> (FILTER_SHIFT + 1));
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	4413      	add	r3, r2
 8001088:	115b      	asrs	r3, r3, #5
}
 800108a:	4618      	mov	r0, r3
 800108c:	3714      	adds	r7, #20
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <SPI_init>:
   0xAA00
 };
uint16_t DMA_MIN_SIZE = 32;
uint16_t disp_buf[320 * 5];

void SPI_init(void) {
 8001096:	b580      	push	{r7, lr}
 8001098:	af00      	add	r7, sp, #0
  // Use the LCD_CS_Pin macro instead of a literal pin number.
  HAL_GPIO_WritePin(GPIOA, LCD_CS_Pin, GPIO_PIN_SET);
 800109a:	2201      	movs	r2, #1
 800109c:	2110      	movs	r1, #16
 800109e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a2:	f003 fe99 	bl	8004dd8 <HAL_GPIO_WritePin>
}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}

080010aa <LCD_reset>:

void LCD_reset(void) {
 80010aa:	b580      	push	{r7, lr}
 80010ac:	af00      	add	r7, sp, #0
  // Use LCD_RST_Pin macro.
  HAL_GPIO_WritePin(GPIOA, LCD_RST_Pin, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2102      	movs	r1, #2
 80010b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010b6:	f003 fe8f 	bl	8004dd8 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 80010ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010be:	f001 fb09 	bl	80026d4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, LCD_RST_Pin, GPIO_PIN_SET);
 80010c2:	2201      	movs	r2, #1
 80010c4:	2102      	movs	r1, #2
 80010c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010ca:	f003 fe85 	bl	8004dd8 <HAL_GPIO_WritePin>
}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <transferComm>:

void transferComm(uint8_t send_data) {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
  // Set RS low (command mode) and use LCD_CS_Pin for chip select.
  HAL_GPIO_WritePin(GPIOA, LCD_RS_Pin, GPIO_PIN_RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	2101      	movs	r1, #1
 80010e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010e6:	f003 fe77 	bl	8004dd8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LCD_CS_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2110      	movs	r1, #16
 80010ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010f2:	f003 fe71 	bl	8004dd8 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &send_data, 1, HAL_MAX_DELAY);
 80010f6:	1df9      	adds	r1, r7, #7
 80010f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010fc:	2201      	movs	r2, #1
 80010fe:	4806      	ldr	r0, [pc, #24]	@ (8001118 <transferComm+0x44>)
 8001100:	f004 ff4b 	bl	8005f9a <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOA, LCD_CS_Pin, GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	2110      	movs	r1, #16
 8001108:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800110c:	f003 fe64 	bl	8004dd8 <HAL_GPIO_WritePin>
}
 8001110:	bf00      	nop
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000330 	.word	0x20000330

0800111c <transferData>:

void transferData(uint8_t send_data) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
  // Set RS high (data mode).
  HAL_GPIO_WritePin(GPIOA, LCD_RS_Pin, GPIO_PIN_SET);
 8001126:	2201      	movs	r2, #1
 8001128:	2101      	movs	r1, #1
 800112a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800112e:	f003 fe53 	bl	8004dd8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LCD_CS_Pin, GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	2110      	movs	r1, #16
 8001136:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800113a:	f003 fe4d 	bl	8004dd8 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &send_data, 1, HAL_MAX_DELAY);
 800113e:	1df9      	adds	r1, r7, #7
 8001140:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001144:	2201      	movs	r2, #1
 8001146:	4806      	ldr	r0, [pc, #24]	@ (8001160 <transferData+0x44>)
 8001148:	f004 ff27 	bl	8005f9a <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOA, LCD_CS_Pin, GPIO_PIN_SET);
 800114c:	2201      	movs	r2, #1
 800114e:	2110      	movs	r1, #16
 8001150:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001154:	f003 fe40 	bl	8004dd8 <HAL_GPIO_WritePin>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000330 	.word	0x20000330

08001164 <LCD_init>:

void LCD_init(void) {
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  transferComm(0xF0); // Command set control
 8001168:	20f0      	movs	r0, #240	@ 0xf0
 800116a:	f7ff ffb3 	bl	80010d4 <transferComm>
  transferData(0xC3); // Enable command 2 part I
 800116e:	20c3      	movs	r0, #195	@ 0xc3
 8001170:	f7ff ffd4 	bl	800111c <transferData>

  transferComm(0xF0);
 8001174:	20f0      	movs	r0, #240	@ 0xf0
 8001176:	f7ff ffad 	bl	80010d4 <transferComm>
  transferData(0x96); // Enable command 2 part II
 800117a:	2096      	movs	r0, #150	@ 0x96
 800117c:	f7ff ffce 	bl	800111c <transferData>

  transferComm(0x36); // Memory data access control
 8001180:	2036      	movs	r0, #54	@ 0x36
 8001182:	f7ff ffa7 	bl	80010d4 <transferComm>
  transferData(0x48);
 8001186:	2048      	movs	r0, #72	@ 0x48
 8001188:	f7ff ffc8 	bl	800111c <transferData>
  // Set row address order, column order, exchange, refresh direction, etc.

  transferComm(0x3A); // Interface pixel format
 800118c:	203a      	movs	r0, #58	@ 0x3a
 800118e:	f7ff ffa1 	bl	80010d4 <transferComm>
  transferData(0x05); // 16 bits per pixel
 8001192:	2005      	movs	r0, #5
 8001194:	f7ff ffc2 	bl	800111c <transferData>

  transferComm(0xB0); // Interface mode control
 8001198:	20b0      	movs	r0, #176	@ 0xb0
 800119a:	f7ff ff9b 	bl	80010d4 <transferComm>
  transferData(0x80);
 800119e:	2080      	movs	r0, #128	@ 0x80
 80011a0:	f7ff ffbc 	bl	800111c <transferData>

  transferComm(0xB6); // Display function control
 80011a4:	20b6      	movs	r0, #182	@ 0xb6
 80011a6:	f7ff ff95 	bl	80010d4 <transferComm>
  transferData(0x00);
 80011aa:	2000      	movs	r0, #0
 80011ac:	f7ff ffb6 	bl	800111c <transferData>
  transferData(0x02);
 80011b0:	2002      	movs	r0, #2
 80011b2:	f7ff ffb3 	bl	800111c <transferData>

  transferComm(0xB5); // Blanking porch control
 80011b6:	20b5      	movs	r0, #181	@ 0xb5
 80011b8:	f7ff ff8c 	bl	80010d4 <transferComm>
  transferData(0x02);
 80011bc:	2002      	movs	r0, #2
 80011be:	f7ff ffad 	bl	800111c <transferData>
  transferData(0x03);
 80011c2:	2003      	movs	r0, #3
 80011c4:	f7ff ffaa 	bl	800111c <transferData>
  transferData(0x00);
 80011c8:	2000      	movs	r0, #0
 80011ca:	f7ff ffa7 	bl	800111c <transferData>
  transferData(0x04);
 80011ce:	2004      	movs	r0, #4
 80011d0:	f7ff ffa4 	bl	800111c <transferData>

  transferComm(0xB1); // Frame rate control
 80011d4:	20b1      	movs	r0, #177	@ 0xb1
 80011d6:	f7ff ff7d 	bl	80010d4 <transferComm>
  transferData(0x80);
 80011da:	2080      	movs	r0, #128	@ 0x80
 80011dc:	f7ff ff9e 	bl	800111c <transferData>
  transferData(0x10);
 80011e0:	2010      	movs	r0, #16
 80011e2:	f7ff ff9b 	bl	800111c <transferData>

  transferComm(0xB4); // Display inversion control
 80011e6:	20b4      	movs	r0, #180	@ 0xb4
 80011e8:	f7ff ff74 	bl	80010d4 <transferComm>
  transferData(0x00);
 80011ec:	2000      	movs	r0, #0
 80011ee:	f7ff ff95 	bl	800111c <transferData>

  transferComm(0xB7); // Entry mode set
 80011f2:	20b7      	movs	r0, #183	@ 0xb7
 80011f4:	f7ff ff6e 	bl	80010d4 <transferComm>
  transferData(0xC6);
 80011f8:	20c6      	movs	r0, #198	@ 0xc6
 80011fa:	f7ff ff8f 	bl	800111c <transferData>

  transferComm(0xC5); // VCOM control
 80011fe:	20c5      	movs	r0, #197	@ 0xc5
 8001200:	f7ff ff68 	bl	80010d4 <transferComm>
  transferData(0x1C);
 8001204:	201c      	movs	r0, #28
 8001206:	f7ff ff89 	bl	800111c <transferData>

  transferComm(0xE4);
 800120a:	20e4      	movs	r0, #228	@ 0xe4
 800120c:	f7ff ff62 	bl	80010d4 <transferComm>
  transferData(0x31);
 8001210:	2031      	movs	r0, #49	@ 0x31
 8001212:	f7ff ff83 	bl	800111c <transferData>

  transferComm(0xE8); // Display output control adjust
 8001216:	20e8      	movs	r0, #232	@ 0xe8
 8001218:	f7ff ff5c 	bl	80010d4 <transferComm>
  transferData(0x40);
 800121c:	2040      	movs	r0, #64	@ 0x40
 800121e:	f7ff ff7d 	bl	800111c <transferData>
  transferData(0x8A);
 8001222:	208a      	movs	r0, #138	@ 0x8a
 8001224:	f7ff ff7a 	bl	800111c <transferData>
  transferData(0x00);
 8001228:	2000      	movs	r0, #0
 800122a:	f7ff ff77 	bl	800111c <transferData>
  transferData(0x00);
 800122e:	2000      	movs	r0, #0
 8001230:	f7ff ff74 	bl	800111c <transferData>
  transferData(0x29);
 8001234:	2029      	movs	r0, #41	@ 0x29
 8001236:	f7ff ff71 	bl	800111c <transferData>
  transferData(0x19);
 800123a:	2019      	movs	r0, #25
 800123c:	f7ff ff6e 	bl	800111c <transferData>
  transferData(0xA5);
 8001240:	20a5      	movs	r0, #165	@ 0xa5
 8001242:	f7ff ff6b 	bl	800111c <transferData>
  transferData(0x33);
 8001246:	2033      	movs	r0, #51	@ 0x33
 8001248:	f7ff ff68 	bl	800111c <transferData>

  transferComm(0xC2); // Power control 3
 800124c:	20c2      	movs	r0, #194	@ 0xc2
 800124e:	f7ff ff41 	bl	80010d4 <transferComm>
  transferComm(0xA7);
 8001252:	20a7      	movs	r0, #167	@ 0xa7
 8001254:	f7ff ff3e 	bl	80010d4 <transferComm>

  transferComm(0xE0); // Positive gamma control
 8001258:	20e0      	movs	r0, #224	@ 0xe0
 800125a:	f7ff ff3b 	bl	80010d4 <transferComm>
  transferData(0xF0);
 800125e:	20f0      	movs	r0, #240	@ 0xf0
 8001260:	f7ff ff5c 	bl	800111c <transferData>
  transferData(0x09);
 8001264:	2009      	movs	r0, #9
 8001266:	f7ff ff59 	bl	800111c <transferData>
  transferData(0x13);
 800126a:	2013      	movs	r0, #19
 800126c:	f7ff ff56 	bl	800111c <transferData>
  transferData(0x12);
 8001270:	2012      	movs	r0, #18
 8001272:	f7ff ff53 	bl	800111c <transferData>
  transferData(0x12);
 8001276:	2012      	movs	r0, #18
 8001278:	f7ff ff50 	bl	800111c <transferData>
  transferData(0x2B);
 800127c:	202b      	movs	r0, #43	@ 0x2b
 800127e:	f7ff ff4d 	bl	800111c <transferData>
  transferData(0x3C);
 8001282:	203c      	movs	r0, #60	@ 0x3c
 8001284:	f7ff ff4a 	bl	800111c <transferData>
  transferData(0x44);
 8001288:	2044      	movs	r0, #68	@ 0x44
 800128a:	f7ff ff47 	bl	800111c <transferData>
  transferData(0x4B);
 800128e:	204b      	movs	r0, #75	@ 0x4b
 8001290:	f7ff ff44 	bl	800111c <transferData>
  transferData(0x1B);
 8001294:	201b      	movs	r0, #27
 8001296:	f7ff ff41 	bl	800111c <transferData>
  transferData(0x18);
 800129a:	2018      	movs	r0, #24
 800129c:	f7ff ff3e 	bl	800111c <transferData>
  transferData(0x17);
 80012a0:	2017      	movs	r0, #23
 80012a2:	f7ff ff3b 	bl	800111c <transferData>
  transferData(0x1D);
 80012a6:	201d      	movs	r0, #29
 80012a8:	f7ff ff38 	bl	800111c <transferData>
  transferData(0x21);
 80012ac:	2021      	movs	r0, #33	@ 0x21
 80012ae:	f7ff ff35 	bl	800111c <transferData>

  transferComm(0xE1); // Negative gamma control
 80012b2:	20e1      	movs	r0, #225	@ 0xe1
 80012b4:	f7ff ff0e 	bl	80010d4 <transferComm>
  transferData(0xF0);
 80012b8:	20f0      	movs	r0, #240	@ 0xf0
 80012ba:	f7ff ff2f 	bl	800111c <transferData>
  transferData(0x09);
 80012be:	2009      	movs	r0, #9
 80012c0:	f7ff ff2c 	bl	800111c <transferData>
  transferData(0x13);
 80012c4:	2013      	movs	r0, #19
 80012c6:	f7ff ff29 	bl	800111c <transferData>
  transferData(0x0C);
 80012ca:	200c      	movs	r0, #12
 80012cc:	f7ff ff26 	bl	800111c <transferData>
  transferData(0x0D);
 80012d0:	200d      	movs	r0, #13
 80012d2:	f7ff ff23 	bl	800111c <transferData>
  transferData(0x27);
 80012d6:	2027      	movs	r0, #39	@ 0x27
 80012d8:	f7ff ff20 	bl	800111c <transferData>
  transferData(0x3B);
 80012dc:	203b      	movs	r0, #59	@ 0x3b
 80012de:	f7ff ff1d 	bl	800111c <transferData>
  transferData(0x44);
 80012e2:	2044      	movs	r0, #68	@ 0x44
 80012e4:	f7ff ff1a 	bl	800111c <transferData>
  transferData(0x4D);
 80012e8:	204d      	movs	r0, #77	@ 0x4d
 80012ea:	f7ff ff17 	bl	800111c <transferData>
  transferData(0x0B);
 80012ee:	200b      	movs	r0, #11
 80012f0:	f7ff ff14 	bl	800111c <transferData>
  transferData(0x17);
 80012f4:	2017      	movs	r0, #23
 80012f6:	f7ff ff11 	bl	800111c <transferData>
  transferData(0x17);
 80012fa:	2017      	movs	r0, #23
 80012fc:	f7ff ff0e 	bl	800111c <transferData>
  transferData(0x1D);
 8001300:	201d      	movs	r0, #29
 8001302:	f7ff ff0b 	bl	800111c <transferData>
  transferData(0x21);
 8001306:	2021      	movs	r0, #33	@ 0x21
 8001308:	f7ff ff08 	bl	800111c <transferData>

  transferComm(0xF0);
 800130c:	20f0      	movs	r0, #240	@ 0xf0
 800130e:	f7ff fee1 	bl	80010d4 <transferComm>
  transferData(0x3C);
 8001312:	203c      	movs	r0, #60	@ 0x3c
 8001314:	f7ff ff02 	bl	800111c <transferData>

  transferComm(0xF0);
 8001318:	20f0      	movs	r0, #240	@ 0xf0
 800131a:	f7ff fedb 	bl	80010d4 <transferComm>
  transferData(0x69);
 800131e:	2069      	movs	r0, #105	@ 0x69
 8001320:	f7ff fefc 	bl	800111c <transferData>

  transferComm(0x13); // Normal display mode ON
 8001324:	2013      	movs	r0, #19
 8001326:	f7ff fed5 	bl	80010d4 <transferComm>

  transferComm(0x11); // Exit sleep mode
 800132a:	2011      	movs	r0, #17
 800132c:	f7ff fed2 	bl	80010d4 <transferComm>

  transferComm(0x29); // Display ON
 8001330:	2029      	movs	r0, #41	@ 0x29
 8001332:	f7ff fecf 	bl	80010d4 <transferComm>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
	...

0800133c <LCD_Fill_Color>:
}

void eraseBar(uint16_t bar_x, uint16_t bar_y) {
  drawRectangle(bar_x, bar_x , bar_y, MAX_SCREEN_HEIGHT, 0x00, 0x00);
}
void LCD_Fill_Color(uint16_t color) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	80fb      	strh	r3, [r7, #6]
    // Set the address window for the entire screen.
    // Columns: 0 to 319 (0x0000 to 0x013F)
    transferComm(0x2A);
 8001346:	202a      	movs	r0, #42	@ 0x2a
 8001348:	f7ff fec4 	bl	80010d4 <transferComm>
    transferData(0x00);   // Column start high byte
 800134c:	2000      	movs	r0, #0
 800134e:	f7ff fee5 	bl	800111c <transferData>
    transferData(0x00);   // Column start low byte
 8001352:	2000      	movs	r0, #0
 8001354:	f7ff fee2 	bl	800111c <transferData>
    transferData(0x01);   // Column end high byte (0x01)
 8001358:	2001      	movs	r0, #1
 800135a:	f7ff fedf 	bl	800111c <transferData>
    transferData(0x3F);   // Column end low byte (0x3F = 63, so 0x013F = 319)
 800135e:	203f      	movs	r0, #63	@ 0x3f
 8001360:	f7ff fedc 	bl	800111c <transferData>

    // Rows: 0 to 479 (0x0000 to 0x01DF)
    transferComm(0x2B);
 8001364:	202b      	movs	r0, #43	@ 0x2b
 8001366:	f7ff feb5 	bl	80010d4 <transferComm>
    transferData(0x00);   // Row start high byte
 800136a:	2000      	movs	r0, #0
 800136c:	f7ff fed6 	bl	800111c <transferData>
    transferData(0x00);   // Row start low byte
 8001370:	2000      	movs	r0, #0
 8001372:	f7ff fed3 	bl	800111c <transferData>
    transferData(0x01);   // Row end high byte (0x01)
 8001376:	2001      	movs	r0, #1
 8001378:	f7ff fed0 	bl	800111c <transferData>
    transferData(0xDF);   // Row end low byte (0xDF = 223, so 0x01DF = 479)
 800137c:	20df      	movs	r0, #223	@ 0xdf
 800137e:	f7ff fecd 	bl	800111c <transferData>

    // Begin writing pixel data.
    transferComm(0x2C);
 8001382:	202c      	movs	r0, #44	@ 0x2c
 8001384:	f7ff fea6 	bl	80010d4 <transferComm>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);	// Set LCD_CS pin low to use LCD
 8001388:	2200      	movs	r2, #0
 800138a:	2110      	movs	r1, #16
 800138c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001390:	f003 fd22 	bl	8004dd8 <HAL_GPIO_WritePin>

    // Pre-fill the DMA buffer.
    // disp_buf is declared as: uint16_t disp_buf[320 * HOR_LEN];
    // HOR_LEN defines the number of rows processed per DMA transfer.
    uint32_t totalPixelsPerChunk = 320UL * 5;
 8001394:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8001398:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < totalPixelsPerChunk; i++) {
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
 800139e:	e007      	b.n	80013b0 <LCD_Fill_Color+0x74>
        disp_buf[i] = color;
 80013a0:	4913      	ldr	r1, [pc, #76]	@ (80013f0 <LCD_Fill_Color+0xb4>)
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	88fa      	ldrh	r2, [r7, #6]
 80013a6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (uint32_t i = 0; i < totalPixelsPerChunk; i++) {
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	3301      	adds	r3, #1
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	697a      	ldr	r2, [r7, #20]
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d3f3      	bcc.n	80013a0 <LCD_Fill_Color+0x64>
    }

    // Calculate how many chunks (each of HOR_LEN rows) are needed.
    uint32_t numChunks = 480UL / 5;
 80013b8:	2360      	movs	r3, #96	@ 0x60
 80013ba:	60bb      	str	r3, [r7, #8]
    for (uint32_t i = 0; i < numChunks; i++) {
 80013bc:	2300      	movs	r3, #0
 80013be:	613b      	str	r3, [r7, #16]
 80013c0:	e007      	b.n	80013d2 <LCD_Fill_Color+0x96>
        dma_write_data((uint8_t*)disp_buf, sizeof(disp_buf));
 80013c2:	f44f 6148 	mov.w	r1, #3200	@ 0xc80
 80013c6:	480a      	ldr	r0, [pc, #40]	@ (80013f0 <LCD_Fill_Color+0xb4>)
 80013c8:	f000 f814 	bl	80013f4 <dma_write_data>
    for (uint32_t i = 0; i < numChunks; i++) {
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	3301      	adds	r3, #1
 80013d0:	613b      	str	r3, [r7, #16]
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d3f3      	bcc.n	80013c2 <LCD_Fill_Color+0x86>
    }
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80013da:	2201      	movs	r2, #1
 80013dc:	2110      	movs	r1, #16
 80013de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013e2:	f003 fcf9 	bl	8004dd8 <HAL_GPIO_WritePin>

}
 80013e6:	bf00      	nop
 80013e8:	3718      	adds	r7, #24
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000454 	.word	0x20000454

080013f4 <dma_write_data>:
void dma_write_data(uint8_t *buff, size_t buff_size)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);	// Set LCD_RS pin low to set as COMMAND
 80013fe:	2201      	movs	r2, #1
 8001400:	2101      	movs	r1, #1
 8001402:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001406:	f003 fce7 	bl	8004dd8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);	// Set LCD_CS pin low to use LCD
 800140a:	2200      	movs	r2, #0
 800140c:	2110      	movs	r1, #16
 800140e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001412:	f003 fce1 	bl	8004dd8 <HAL_GPIO_WritePin>
	while(buff_size>0)
 8001416:	e02a      	b.n	800146e <dma_write_data+0x7a>

	{
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800141e:	4293      	cmp	r3, r2
 8001420:	bf28      	it	cs
 8001422:	4613      	movcs	r3, r2
 8001424:	81fb      	strh	r3, [r7, #14]
		if (DMA_MIN_SIZE <= buff_size)
 8001426:	4b18      	ldr	r3, [pc, #96]	@ (8001488 <dma_write_data+0x94>)
 8001428:	881b      	ldrh	r3, [r3, #0]
 800142a:	461a      	mov	r2, r3
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	4293      	cmp	r3, r2
 8001430:	d30e      	bcc.n	8001450 <dma_write_data+0x5c>
					{
						if(HAL_SPI_Transmit_DMA(&hspi1, buff, chunk_size))
 8001432:	89fb      	ldrh	r3, [r7, #14]
 8001434:	461a      	mov	r2, r3
 8001436:	6879      	ldr	r1, [r7, #4]
 8001438:	4814      	ldr	r0, [pc, #80]	@ (800148c <dma_write_data+0x98>)
 800143a:	f004 ff25 	bl	8006288 <HAL_SPI_Transmit_DMA>
						{

						}
						while (hspi1.hdmatx->State != HAL_DMA_STATE_READY)
 800143e:	bf00      	nop
 8001440:	4b12      	ldr	r3, [pc, #72]	@ (800148c <dma_write_data+0x98>)
 8001442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001444:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001448:	b2db      	uxtb	r3, r3
 800144a:	2b01      	cmp	r3, #1
 800144c:	d1f8      	bne.n	8001440 <dma_write_data+0x4c>
 800144e:	e006      	b.n	800145e <dma_write_data+0x6a>
						{}
					}
					else{
						HAL_SPI_Transmit(&hspi1, buff, chunk_size, HAL_MAX_DELAY);
 8001450:	89fa      	ldrh	r2, [r7, #14]
 8001452:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001456:	6879      	ldr	r1, [r7, #4]
 8001458:	480c      	ldr	r0, [pc, #48]	@ (800148c <dma_write_data+0x98>)
 800145a:	f004 fd9e 	bl	8005f9a <HAL_SPI_Transmit>
					}
		buff += chunk_size;
 800145e:	89fb      	ldrh	r3, [r7, #14]
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	4413      	add	r3, r2
 8001464:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 8001466:	89fb      	ldrh	r3, [r7, #14]
 8001468:	683a      	ldr	r2, [r7, #0]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	603b      	str	r3, [r7, #0]
	while(buff_size>0)
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d1d1      	bne.n	8001418 <dma_write_data+0x24>
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001474:	2201      	movs	r2, #1
 8001476:	2110      	movs	r1, #16
 8001478:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800147c:	f003 fcac 	bl	8004dd8 <HAL_GPIO_WritePin>
}
 8001480:	bf00      	nop
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000090 	.word	0x20000090
 800148c:	20000330 	.word	0x20000330

08001490 <LCD_SetAddressWindow>:
void LCD_SetAddressWindow(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 8001490:	b590      	push	{r4, r7, lr}
 8001492:	b089      	sub	sp, #36	@ 0x24
 8001494:	af00      	add	r7, sp, #0
 8001496:	4604      	mov	r4, r0
 8001498:	4608      	mov	r0, r1
 800149a:	4611      	mov	r1, r2
 800149c:	461a      	mov	r2, r3
 800149e:	4623      	mov	r3, r4
 80014a0:	80fb      	strh	r3, [r7, #6]
 80014a2:	4603      	mov	r3, r0
 80014a4:	80bb      	strh	r3, [r7, #4]
 80014a6:	460b      	mov	r3, r1
 80014a8:	807b      	strh	r3, [r7, #2]
 80014aa:	4613      	mov	r3, r2
 80014ac:	803b      	strh	r3, [r7, #0]
	  uint32_t H_width = xEnd - xStart;
 80014ae:	887a      	ldrh	r2, [r7, #2]
 80014b0:	88fb      	ldrh	r3, [r7, #6]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	61fb      	str	r3, [r7, #28]
	  uint32_t V_width = yEnd - yStart;
 80014b6:	883a      	ldrh	r2, [r7, #0]
 80014b8:	88bb      	ldrh	r3, [r7, #4]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	61bb      	str	r3, [r7, #24]

	  uint16_t H_start_fixed = xStart;
 80014be:	88fb      	ldrh	r3, [r7, #6]
 80014c0:	82fb      	strh	r3, [r7, #22]
	  uint16_t V_start_fixed = yStart;
 80014c2:	88bb      	ldrh	r3, [r7, #4]
 80014c4:	82bb      	strh	r3, [r7, #20]
	  uint16_t H_end_fixed = H_start_fixed + H_width - 1;
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	8afb      	ldrh	r3, [r7, #22]
 80014cc:	4413      	add	r3, r2
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	3b01      	subs	r3, #1
 80014d2:	827b      	strh	r3, [r7, #18]
	  uint16_t V_end_fixed = V_start_fixed + V_width - 1;
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	b29a      	uxth	r2, r3
 80014d8:	8abb      	ldrh	r3, [r7, #20]
 80014da:	4413      	add	r3, r2
 80014dc:	b29b      	uxth	r3, r3
 80014de:	3b01      	subs	r3, #1
 80014e0:	823b      	strh	r3, [r7, #16]

	  uint8_t H_start_1 = H_start_fixed >> 8;
 80014e2:	8afb      	ldrh	r3, [r7, #22]
 80014e4:	0a1b      	lsrs	r3, r3, #8
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	73fb      	strb	r3, [r7, #15]
	  uint8_t H_start_2 = H_start_fixed & 0xFF;
 80014ea:	8afb      	ldrh	r3, [r7, #22]
 80014ec:	73bb      	strb	r3, [r7, #14]
	  uint8_t H_end_1   = H_end_fixed >> 8;
 80014ee:	8a7b      	ldrh	r3, [r7, #18]
 80014f0:	0a1b      	lsrs	r3, r3, #8
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	737b      	strb	r3, [r7, #13]
	  uint8_t H_end_2   = H_end_fixed & 0xFF;
 80014f6:	8a7b      	ldrh	r3, [r7, #18]
 80014f8:	733b      	strb	r3, [r7, #12]

	  uint8_t V_start_1 = V_start_fixed >> 8;
 80014fa:	8abb      	ldrh	r3, [r7, #20]
 80014fc:	0a1b      	lsrs	r3, r3, #8
 80014fe:	b29b      	uxth	r3, r3
 8001500:	72fb      	strb	r3, [r7, #11]
	  uint8_t V_start_2 = V_start_fixed & 0xFF;
 8001502:	8abb      	ldrh	r3, [r7, #20]
 8001504:	72bb      	strb	r3, [r7, #10]
	  uint8_t V_end_1   = V_end_fixed >> 8;
 8001506:	8a3b      	ldrh	r3, [r7, #16]
 8001508:	0a1b      	lsrs	r3, r3, #8
 800150a:	b29b      	uxth	r3, r3
 800150c:	727b      	strb	r3, [r7, #9]
	  uint8_t V_end_2   = V_end_fixed & 0xFF;
 800150e:	8a3b      	ldrh	r3, [r7, #16]
 8001510:	723b      	strb	r3, [r7, #8]
		transferComm(0x2A); // Column address set
 8001512:	202a      	movs	r0, #42	@ 0x2a
 8001514:	f7ff fdde 	bl	80010d4 <transferComm>
		transferData(V_start_1);
 8001518:	7afb      	ldrb	r3, [r7, #11]
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fdfe 	bl	800111c <transferData>
		transferData(V_start_2);
 8001520:	7abb      	ldrb	r3, [r7, #10]
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff fdfa 	bl	800111c <transferData>
		transferData(V_end_1);
 8001528:	7a7b      	ldrb	r3, [r7, #9]
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fdf6 	bl	800111c <transferData>
		transferData(V_end_2);
 8001530:	7a3b      	ldrb	r3, [r7, #8]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff fdf2 	bl	800111c <transferData>

		transferComm(0x2B); // Row address set
 8001538:	202b      	movs	r0, #43	@ 0x2b
 800153a:	f7ff fdcb 	bl	80010d4 <transferComm>
		transferData(H_start_1);
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff fdeb 	bl	800111c <transferData>
		transferData(H_start_2);
 8001546:	7bbb      	ldrb	r3, [r7, #14]
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fde7 	bl	800111c <transferData>
		transferData(H_end_1);
 800154e:	7b7b      	ldrb	r3, [r7, #13]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff fde3 	bl	800111c <transferData>
		transferData(H_end_2);
 8001556:	7b3b      	ldrb	r3, [r7, #12]
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fddf 	bl	800111c <transferData>

    // Write memory
    transferComm(0x2C);
 800155e:	202c      	movs	r0, #44	@ 0x2c
 8001560:	f7ff fdb8 	bl	80010d4 <transferComm>
}
 8001564:	bf00      	nop
 8001566:	3724      	adds	r7, #36	@ 0x24
 8001568:	46bd      	mov	sp, r7
 800156a:	bd90      	pop	{r4, r7, pc}

0800156c <drawRectangleDMA>:
void drawRectangleDMA(uint16_t xStart, uint16_t xEnd, uint16_t yStart, uint16_t yEnd, uint16_t color)
{
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b0bd      	sub	sp, #244	@ 0xf4
 8001570:	af00      	add	r7, sp, #0
 8001572:	4604      	mov	r4, r0
 8001574:	4608      	mov	r0, r1
 8001576:	4611      	mov	r1, r2
 8001578:	461a      	mov	r2, r3
 800157a:	4623      	mov	r3, r4
 800157c:	80fb      	strh	r3, [r7, #6]
 800157e:	4603      	mov	r3, r0
 8001580:	80bb      	strh	r3, [r7, #4]
 8001582:	460b      	mov	r3, r1
 8001584:	807b      	strh	r3, [r7, #2]
 8001586:	4613      	mov	r3, r2
 8001588:	803b      	strh	r3, [r7, #0]
    // Calculate width and height (inclusive of both endpoints)
    uint32_t width  = xEnd - xStart + 1;
 800158a:	88ba      	ldrh	r2, [r7, #4]
 800158c:	88fb      	ldrh	r3, [r7, #6]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	3301      	adds	r3, #1
 8001592:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    uint32_t height = yEnd - yStart + 1;
 8001596:	883a      	ldrh	r2, [r7, #0]
 8001598:	887b      	ldrh	r3, [r7, #2]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	3301      	adds	r3, #1
 800159e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    uint32_t totalPixels = width * height;
 80015a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80015a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80015aa:	fb02 f303 	mul.w	r3, r2, r3
 80015ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

    // Set the LCD's address window for the rectangle.
    LCD_SetAddressWindow(xStart, yStart, xEnd, yEnd);
 80015b2:	883b      	ldrh	r3, [r7, #0]
 80015b4:	88ba      	ldrh	r2, [r7, #4]
 80015b6:	8879      	ldrh	r1, [r7, #2]
 80015b8:	88f8      	ldrh	r0, [r7, #6]
 80015ba:	f7ff ff69 	bl	8001490 <LCD_SetAddressWindow>
    // You can adjust CHUNK_SIZE based on available memory and performance.
    #define CHUNK_SIZE 100
    uint16_t chunkBuffer[CHUNK_SIZE];

    // Fill the chunk buffer with the specified color.
    for (uint16_t i = 0; i < CHUNK_SIZE; i++) {
 80015be:	2300      	movs	r3, #0
 80015c0:	f8a7 30ee 	strh.w	r3, [r7, #238]	@ 0xee
 80015c4:	e00d      	b.n	80015e2 <drawRectangleDMA+0x76>
        chunkBuffer[i] = color;
 80015c6:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	@ 0xee
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	33f0      	adds	r3, #240	@ 0xf0
 80015ce:	443b      	add	r3, r7
 80015d0:	f8b7 2100 	ldrh.w	r2, [r7, #256]	@ 0x100
 80015d4:	f823 2ce4 	strh.w	r2, [r3, #-228]
    for (uint16_t i = 0; i < CHUNK_SIZE; i++) {
 80015d8:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	@ 0xee
 80015dc:	3301      	adds	r3, #1
 80015de:	f8a7 30ee 	strh.w	r3, [r7, #238]	@ 0xee
 80015e2:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	@ 0xee
 80015e6:	2b63      	cmp	r3, #99	@ 0x63
 80015e8:	d9ed      	bls.n	80015c6 <drawRectangleDMA+0x5a>
    }

    // Calculate how many full chunks and remaining pixels need to be sent.
    uint32_t fullChunks = totalPixels / CHUNK_SIZE;
 80015ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80015ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001660 <drawRectangleDMA+0xf4>)
 80015f0:	fba2 2303 	umull	r2, r3, r2, r3
 80015f4:	095b      	lsrs	r3, r3, #5
 80015f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    uint32_t remainder  = totalPixels % CHUNK_SIZE;
 80015fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80015fe:	4a18      	ldr	r2, [pc, #96]	@ (8001660 <drawRectangleDMA+0xf4>)
 8001600:	fba2 1203 	umull	r1, r2, r2, r3
 8001604:	0952      	lsrs	r2, r2, #5
 8001606:	2164      	movs	r1, #100	@ 0x64
 8001608:	fb01 f202 	mul.w	r2, r1, r2
 800160c:	1a9b      	subs	r3, r3, r2
 800160e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

    // Send full chunks using DMA.
    for (uint32_t i = 0; i < fullChunks; i++) {
 8001612:	2300      	movs	r3, #0
 8001614:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001618:	e00a      	b.n	8001630 <drawRectangleDMA+0xc4>
        dma_write_data((uint8_t*)chunkBuffer, CHUNK_SIZE * sizeof(uint16_t));
 800161a:	f107 030c 	add.w	r3, r7, #12
 800161e:	21c8      	movs	r1, #200	@ 0xc8
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fee7 	bl	80013f4 <dma_write_data>
    for (uint32_t i = 0; i < fullChunks; i++) {
 8001626:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800162a:	3301      	adds	r3, #1
 800162c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001630:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8001634:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001638:	429a      	cmp	r2, r3
 800163a:	d3ee      	bcc.n	800161a <drawRectangleDMA+0xae>
    }

    // Send any remaining pixels.
    if (remainder > 0) {
 800163c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001640:	2b00      	cmp	r3, #0
 8001642:	d008      	beq.n	8001656 <drawRectangleDMA+0xea>
        dma_write_data((uint8_t*)chunkBuffer, remainder * sizeof(uint16_t));
 8001644:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001648:	005a      	lsls	r2, r3, #1
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	4611      	mov	r1, r2
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff fecf 	bl	80013f4 <dma_write_data>
    }
}
 8001656:	bf00      	nop
 8001658:	37f4      	adds	r7, #244	@ 0xf4
 800165a:	46bd      	mov	sp, r7
 800165c:	bd90      	pop	{r4, r7, pc}
 800165e:	bf00      	nop
 8001660:	51eb851f 	.word	0x51eb851f

08001664 <updateBarGraph>:

void updateBarGraph(int32_t *barHeights)
{
 8001664:	b590      	push	{r4, r7, lr}
 8001666:	b08b      	sub	sp, #44	@ 0x2c
 8001668:	af02      	add	r7, sp, #8
 800166a:	6078      	str	r0, [r7, #4]
    static int32_t prevHeights[NUM_BARS] = {0};

    for (uint8_t i = 0; i < NUM_BARS; i++)
 800166c:	2300      	movs	r3, #0
 800166e:	77fb      	strb	r3, [r7, #31]
 8001670:	e074      	b.n	800175c <updateBarGraph+0xf8>
    {
        uint16_t xStart = bars_x[2*i];
 8001672:	7ffb      	ldrb	r3, [r7, #31]
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4a3d      	ldr	r2, [pc, #244]	@ (800176c <updateBarGraph+0x108>)
 8001678:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800167c:	827b      	strh	r3, [r7, #18]
        uint16_t xEnd   = bars_x[2*i+1];
 800167e:	7ffb      	ldrb	r3, [r7, #31]
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	3301      	adds	r3, #1
 8001684:	4a39      	ldr	r2, [pc, #228]	@ (800176c <updateBarGraph+0x108>)
 8001686:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800168a:	823b      	strh	r3, [r7, #16]

        int32_t oldH = prevHeights[i];
 800168c:	7ffb      	ldrb	r3, [r7, #31]
 800168e:	4a38      	ldr	r2, [pc, #224]	@ (8001770 <updateBarGraph+0x10c>)
 8001690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001694:	61bb      	str	r3, [r7, #24]
        int32_t newH = barHeights[i];
 8001696:	7ffb      	ldrb	r3, [r7, #31]
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	617b      	str	r3, [r7, #20]

        // clamp heights
        if (newH < 0) newH = 0;
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	da01      	bge.n	80016ac <updateBarGraph+0x48>
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
        if (newH > MAX_SCREEN_HEIGHT) newH = MAX_SCREEN_HEIGHT;
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80016b2:	dd02      	ble.n	80016ba <updateBarGraph+0x56>
 80016b4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80016b8:	617b      	str	r3, [r7, #20]
        if (oldH < 0) oldH = 0;
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	da01      	bge.n	80016c4 <updateBarGraph+0x60>
 80016c0:	2300      	movs	r3, #0
 80016c2:	61bb      	str	r3, [r7, #24]
        if (oldH > MAX_SCREEN_HEIGHT) oldH = MAX_SCREEN_HEIGHT;
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80016ca:	dd02      	ble.n	80016d2 <updateBarGraph+0x6e>
 80016cc:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80016d0:	61bb      	str	r3, [r7, #24]

        uint16_t yOldTop = (oldH == 0)
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d005      	beq.n	80016e4 <updateBarGraph+0x80>
                          ? (MAX_SCREEN_HEIGHT - 1)
                          : (MAX_SCREEN_HEIGHT - oldH);
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	b29b      	uxth	r3, r3
        uint16_t yOldTop = (oldH == 0)
 80016dc:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	e001      	b.n	80016e8 <updateBarGraph+0x84>
 80016e4:	f240 133f 	movw	r3, #319	@ 0x13f
 80016e8:	81fb      	strh	r3, [r7, #14]
        uint16_t yNewTop = (newH == 0)
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d005      	beq.n	80016fc <updateBarGraph+0x98>
                          ? (MAX_SCREEN_HEIGHT - 1)
                          : (MAX_SCREEN_HEIGHT - newH);
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	b29b      	uxth	r3, r3
        uint16_t yNewTop = (newH == 0)
 80016f4:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	e001      	b.n	8001700 <updateBarGraph+0x9c>
 80016fc:	f240 133f 	movw	r3, #319	@ 0x13f
 8001700:	81bb      	strh	r3, [r7, #12]

        // pick which color‐slot based on bar index
        // each color covers 4 bars
        uint8_t colorSlot = (i / 4) % (sizeof(colors)/sizeof(colors[0]));
 8001702:	7ffb      	ldrb	r3, [r7, #31]
 8001704:	089b      	lsrs	r3, r3, #2
 8001706:	b2db      	uxtb	r3, r3
 8001708:	f003 0307 	and.w	r3, r3, #7
 800170c:	72fb      	strb	r3, [r7, #11]
        uint16_t drawColor = colors[colorSlot];
 800170e:	7afb      	ldrb	r3, [r7, #11]
 8001710:	4a18      	ldr	r2, [pc, #96]	@ (8001774 <updateBarGraph+0x110>)
 8001712:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001716:	813b      	strh	r3, [r7, #8]

        if (newH < oldH)
 8001718:	697a      	ldr	r2, [r7, #20]
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	429a      	cmp	r2, r3
 800171e:	da08      	bge.n	8001732 <updateBarGraph+0xce>
        {
            // erase the gap in BLACK
            drawRectangleDMA(
 8001720:	89bb      	ldrh	r3, [r7, #12]
 8001722:	89fa      	ldrh	r2, [r7, #14]
 8001724:	8a39      	ldrh	r1, [r7, #16]
 8001726:	8a78      	ldrh	r0, [r7, #18]
 8001728:	2400      	movs	r4, #0
 800172a:	9400      	str	r4, [sp, #0]
 800172c:	f7ff ff1e 	bl	800156c <drawRectangleDMA>
 8001730:	e00c      	b.n	800174c <updateBarGraph+0xe8>
              yOldTop,
              yNewTop,
              BLACK
            );
        }
        else if (newH > oldH)
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	429a      	cmp	r2, r3
 8001738:	dd08      	ble.n	800174c <updateBarGraph+0xe8>
        {
            // draw the extension in the selected color
            drawRectangleDMA(
 800173a:	89fc      	ldrh	r4, [r7, #14]
 800173c:	89ba      	ldrh	r2, [r7, #12]
 800173e:	8a39      	ldrh	r1, [r7, #16]
 8001740:	8a78      	ldrh	r0, [r7, #18]
 8001742:	893b      	ldrh	r3, [r7, #8]
 8001744:	9300      	str	r3, [sp, #0]
 8001746:	4623      	mov	r3, r4
 8001748:	f7ff ff10 	bl	800156c <drawRectangleDMA>
              yOldTop,
              drawColor
            );
        }

        prevHeights[i] = newH;
 800174c:	7ffb      	ldrb	r3, [r7, #31]
 800174e:	4908      	ldr	r1, [pc, #32]	@ (8001770 <updateBarGraph+0x10c>)
 8001750:	697a      	ldr	r2, [r7, #20]
 8001752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t i = 0; i < NUM_BARS; i++)
 8001756:	7ffb      	ldrb	r3, [r7, #31]
 8001758:	3301      	adds	r3, #1
 800175a:	77fb      	strb	r3, [r7, #31]
 800175c:	7ffb      	ldrb	r3, [r7, #31]
 800175e:	2b1f      	cmp	r3, #31
 8001760:	d987      	bls.n	8001672 <updateBarGraph+0xe>
    }
}
 8001762:	bf00      	nop
 8001764:	bf00      	nop
 8001766:	3724      	adds	r7, #36	@ 0x24
 8001768:	46bd      	mov	sp, r7
 800176a:	bd90      	pop	{r4, r7, pc}
 800176c:	20000000 	.word	0x20000000
 8001770:	200010d4 	.word	0x200010d4
 8001774:	20000080 	.word	0x20000080

08001778 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b088      	sub	sp, #32
 800177c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800177e:	f000 ff38 	bl	80025f2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001782:	f000 f907 	bl	8001994 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001786:	f000 fabb 	bl	8001d00 <MX_GPIO_Init>
  MX_DMA_Init();
 800178a:	f000 fa6b 	bl	8001c64 <MX_DMA_Init>
  MX_SPI1_Init();
 800178e:	f000 f9f5 	bl	8001b7c <MX_SPI1_Init>
  MX_ADC1_Init();
 8001792:	f000 f93f 	bl	8001a14 <MX_ADC1_Init>
  MX_DAC1_Init();
 8001796:	f000 f9b7 	bl	8001b08 <MX_DAC1_Init>
  MX_TIM7_Init();
 800179a:	f000 fa2d 	bl	8001bf8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1,adc_buffer,BUFFER_SIZE);
 800179e:	2280      	movs	r2, #128	@ 0x80
 80017a0:	496a      	ldr	r1, [pc, #424]	@ (800194c <main+0x1d4>)
 80017a2:	486b      	ldr	r0, [pc, #428]	@ (8001950 <main+0x1d8>)
 80017a4:	f001 fb84 	bl	8002eb0 <HAL_ADC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac1,DAC_CHANNEL_2,dac_buffer,BUFFER_SIZE,DAC_ALIGN_12B_R);
 80017a8:	2300      	movs	r3, #0
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	2380      	movs	r3, #128	@ 0x80
 80017ae:	4a69      	ldr	r2, [pc, #420]	@ (8001954 <main+0x1dc>)
 80017b0:	2110      	movs	r1, #16
 80017b2:	4869      	ldr	r0, [pc, #420]	@ (8001958 <main+0x1e0>)
 80017b4:	f002 fbe6 	bl	8003f84 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim7);
 80017b8:	4868      	ldr	r0, [pc, #416]	@ (800195c <main+0x1e4>)
 80017ba:	f005 f8af 	bl	800691c <HAL_TIM_Base_Start>
  uart_init();
 80017be:	f7ff fbb1 	bl	8000f24 <uart_init>
  SPI_init();
 80017c2:	f7ff fc68 	bl	8001096 <SPI_init>
  LCD_reset();
 80017c6:	f7ff fc70 	bl	80010aa <LCD_reset>
  HAL_Delay(100);
 80017ca:	2064      	movs	r0, #100	@ 0x64
 80017cc:	f000 ff82 	bl	80026d4 <HAL_Delay>
  LCD_init();
 80017d0:	f7ff fcc8 	bl	8001164 <LCD_init>
  init_fft(FFT_BUFFER_SIZE);
 80017d4:	2040      	movs	r0, #64	@ 0x40
 80017d6:	f7ff fc13 	bl	8001000 <init_fft>

  LCD_Fill_Color(BLACK);
 80017da:	2000      	movs	r0, #0
 80017dc:	f7ff fdae 	bl	800133c <LCD_Fill_Color>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(HALF_BUFFER_FULL_FLAG)
 80017e0:	4b5f      	ldr	r3, [pc, #380]	@ (8001960 <main+0x1e8>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d054      	beq.n	8001894 <main+0x11c>
	  	{


	  		//Once converted to floating point the FFT is performed on the first half of buffer
//	  		perform_fft(fft_buffer_in_1, fft_buffer_out_1);
	  		perform_fft(fft_buffer_in_1, fft_buffer_out_1);
 80017ea:	495e      	ldr	r1, [pc, #376]	@ (8001964 <main+0x1ec>)
 80017ec:	485e      	ldr	r0, [pc, #376]	@ (8001968 <main+0x1f0>)
 80017ee:	f7ff fc23 	bl	8001038 <perform_fft>

	  		//Take absolute magnitude of FFT output
	  		arm_cmplx_mag_f32(fft_buffer_out_1,iir_buffer_in_1,(uint32_t)(FFT_BUFFER_SIZE/2));
 80017f2:	2220      	movs	r2, #32
 80017f4:	495d      	ldr	r1, [pc, #372]	@ (800196c <main+0x1f4>)
 80017f6:	485b      	ldr	r0, [pc, #364]	@ (8001964 <main+0x1ec>)
 80017f8:	f006 fdbe 	bl	8008378 <arm_cmplx_mag_f32>

	  		//Do IIR filtering for each FFT value
	  		for(int i=0;i<FFT_BUFFER_SIZE/2;i++)
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
 8001800:	e024      	b.n	800184c <main+0xd4>
	  				{
	  					iir_buffer_out_1[i]=lowpass_IIR_filter((int)(round(iir_buffer_in_1[i])),&filter_registers[i]);
 8001802:	4a5a      	ldr	r2, [pc, #360]	@ (800196c <main+0x1f4>)
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	4413      	add	r3, r2
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f7fe fec3 	bl	8000598 <__aeabi_f2d>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	ec43 2b10 	vmov	d0, r2, r3
 800181a:	f009 fe91 	bl	800b540 <round>
 800181e:	ec53 2b10 	vmov	r2, r3, d0
 8001822:	4610      	mov	r0, r2
 8001824:	4619      	mov	r1, r3
 8001826:	f7ff f9bf 	bl	8000ba8 <__aeabi_d2iz>
 800182a:	4602      	mov	r2, r0
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	494f      	ldr	r1, [pc, #316]	@ (8001970 <main+0x1f8>)
 8001832:	440b      	add	r3, r1
 8001834:	4619      	mov	r1, r3
 8001836:	4610      	mov	r0, r2
 8001838:	f7ff fc10 	bl	800105c <lowpass_IIR_filter>
 800183c:	4602      	mov	r2, r0
 800183e:	494d      	ldr	r1, [pc, #308]	@ (8001974 <main+0x1fc>)
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  		for(int i=0;i<FFT_BUFFER_SIZE/2;i++)
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	3301      	adds	r3, #1
 800184a:	617b      	str	r3, [r7, #20]
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	2b1f      	cmp	r3, #31
 8001850:	ddd7      	ble.n	8001802 <main+0x8a>
	  				}
	  		//Lastly store in a LCD screen buffer
	  		int temp=31;
 8001852:	231f      	movs	r3, #31
 8001854:	613b      	str	r3, [r7, #16]
	  		for(int i=0; i<FFT_BUFFER_SIZE/2;i++)
 8001856:	2300      	movs	r3, #0
 8001858:	60fb      	str	r3, [r7, #12]
 800185a:	e012      	b.n	8001882 <main+0x10a>
	  		{
	  			//Values inside update bar graph function should be reversed (dont touch)
	  			lcd_buffer_1[temp]=(int32_t)(iir_buffer_out_1[i]*(LCD_SCALE_FACTOR));
 800185c:	4a45      	ldr	r2, [pc, #276]	@ (8001974 <main+0x1fc>)
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001864:	4613      	mov	r3, r2
 8001866:	011b      	lsls	r3, r3, #4
 8001868:	1a9b      	subs	r3, r3, r2
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	4619      	mov	r1, r3
 800186e:	4a42      	ldr	r2, [pc, #264]	@ (8001978 <main+0x200>)
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				temp--;
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	3b01      	subs	r3, #1
 800187a:	613b      	str	r3, [r7, #16]
	  		for(int i=0; i<FFT_BUFFER_SIZE/2;i++)
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	3301      	adds	r3, #1
 8001880:	60fb      	str	r3, [r7, #12]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	2b1f      	cmp	r3, #31
 8001886:	dde9      	ble.n	800185c <main+0xe4>

	  		}

  			updateBarGraph(lcd_buffer_1);
 8001888:	483b      	ldr	r0, [pc, #236]	@ (8001978 <main+0x200>)
 800188a:	f7ff feeb 	bl	8001664 <updateBarGraph>
	  		HALF_BUFFER_FULL_FLAG=0;		//Reset the flag letting know ISR it can fill this half of the buffer now
 800188e:	4b34      	ldr	r3, [pc, #208]	@ (8001960 <main+0x1e8>)
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]


	  	}

	  	if(FULL_BUFFER_FULL_FLAG)
 8001894:	4b39      	ldr	r3, [pc, #228]	@ (800197c <main+0x204>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	2b00      	cmp	r3, #0
 800189c:	d0a0      	beq.n	80017e0 <main+0x68>
	  	{

		  	//Once converted to floating point the FFT is performed on the second half of buffer
//	  		perform_fft(fft_buffer_in_2, fft_buffer_out_2);
	  		perform_fft(fft_buffer_in_2, fft_buffer_out_2);
 800189e:	4938      	ldr	r1, [pc, #224]	@ (8001980 <main+0x208>)
 80018a0:	4838      	ldr	r0, [pc, #224]	@ (8001984 <main+0x20c>)
 80018a2:	f7ff fbc9 	bl	8001038 <perform_fft>

	  		//Take absolute magnitude of FFT output
	  		arm_cmplx_mag_f32(fft_buffer_out_2,iir_buffer_in_2,(uint32_t)(FFT_BUFFER_SIZE/2));
 80018a6:	2220      	movs	r2, #32
 80018a8:	4937      	ldr	r1, [pc, #220]	@ (8001988 <main+0x210>)
 80018aa:	4835      	ldr	r0, [pc, #212]	@ (8001980 <main+0x208>)
 80018ac:	f006 fd64 	bl	8008378 <arm_cmplx_mag_f32>



	  		//Do IIR filtering for each FFT value
	  		for(int i=0;i<FFT_BUFFER_SIZE/2;i++)
 80018b0:	2300      	movs	r3, #0
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	e024      	b.n	8001900 <main+0x188>
	  		{
  					iir_buffer_out_2[i]=lowpass_IIR_filter((int)(round(iir_buffer_in_2[i])),&filter_registers[i]);
 80018b6:	4a34      	ldr	r2, [pc, #208]	@ (8001988 <main+0x210>)
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fe69 	bl	8000598 <__aeabi_f2d>
 80018c6:	4602      	mov	r2, r0
 80018c8:	460b      	mov	r3, r1
 80018ca:	ec43 2b10 	vmov	d0, r2, r3
 80018ce:	f009 fe37 	bl	800b540 <round>
 80018d2:	ec53 2b10 	vmov	r2, r3, d0
 80018d6:	4610      	mov	r0, r2
 80018d8:	4619      	mov	r1, r3
 80018da:	f7ff f965 	bl	8000ba8 <__aeabi_d2iz>
 80018de:	4602      	mov	r2, r0
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	4922      	ldr	r1, [pc, #136]	@ (8001970 <main+0x1f8>)
 80018e6:	440b      	add	r3, r1
 80018e8:	4619      	mov	r1, r3
 80018ea:	4610      	mov	r0, r2
 80018ec:	f7ff fbb6 	bl	800105c <lowpass_IIR_filter>
 80018f0:	4602      	mov	r2, r0
 80018f2:	4926      	ldr	r1, [pc, #152]	@ (800198c <main+0x214>)
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  		for(int i=0;i<FFT_BUFFER_SIZE/2;i++)
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	3301      	adds	r3, #1
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	2b1f      	cmp	r3, #31
 8001904:	ddd7      	ble.n	80018b6 <main+0x13e>

	  		}

	  		//Lastly store in a LCD screen buffer
	  		int temp=31;
 8001906:	231f      	movs	r3, #31
 8001908:	607b      	str	r3, [r7, #4]
	  		for(int i=0; i<FFT_BUFFER_SIZE/2;i++)
 800190a:	2300      	movs	r3, #0
 800190c:	603b      	str	r3, [r7, #0]
 800190e:	e012      	b.n	8001936 <main+0x1be>
	  		{
				lcd_buffer_2[temp]=(int32_t)(iir_buffer_out_2[i]*(LCD_SCALE_FACTOR));
 8001910:	4a1e      	ldr	r2, [pc, #120]	@ (800198c <main+0x214>)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001918:	4613      	mov	r3, r2
 800191a:	011b      	lsls	r3, r3, #4
 800191c:	1a9b      	subs	r3, r3, r2
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	4619      	mov	r1, r3
 8001922:	4a1b      	ldr	r2, [pc, #108]	@ (8001990 <main+0x218>)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				temp--;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	3b01      	subs	r3, #1
 800192e:	607b      	str	r3, [r7, #4]
	  		for(int i=0; i<FFT_BUFFER_SIZE/2;i++)
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	3301      	adds	r3, #1
 8001934:	603b      	str	r3, [r7, #0]
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	2b1f      	cmp	r3, #31
 800193a:	dde9      	ble.n	8001910 <main+0x198>
	  		}
  			updateBarGraph(lcd_buffer_2);
 800193c:	4814      	ldr	r0, [pc, #80]	@ (8001990 <main+0x218>)
 800193e:	f7ff fe91 	bl	8001664 <updateBarGraph>
	  		FULL_BUFFER_FULL_FLAG=0;
 8001942:	4b0e      	ldr	r3, [pc, #56]	@ (800197c <main+0x204>)
 8001944:	2200      	movs	r2, #0
 8001946:	701a      	strb	r2, [r3, #0]
	  if(HALF_BUFFER_FULL_FLAG)
 8001948:	e74a      	b.n	80017e0 <main+0x68>
 800194a:	bf00      	nop
 800194c:	20001360 	.word	0x20001360
 8001950:	20001154 	.word	0x20001154
 8001954:	20001560 	.word	0x20001560
 8001958:	20001220 	.word	0x20001220
 800195c:	20001294 	.word	0x20001294
 8001960:	20001e60 	.word	0x20001e60
 8001964:	20001860 	.word	0x20001860
 8001968:	20001760 	.word	0x20001760
 800196c:	20001b60 	.word	0x20001b60
 8001970:	200012e0 	.word	0x200012e0
 8001974:	20001c60 	.word	0x20001c60
 8001978:	20001d60 	.word	0x20001d60
 800197c:	20001e61 	.word	0x20001e61
 8001980:	20001960 	.word	0x20001960
 8001984:	20001a60 	.word	0x20001a60
 8001988:	20001be0 	.word	0x20001be0
 800198c:	20001ce0 	.word	0x20001ce0
 8001990:	20001de0 	.word	0x20001de0

08001994 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b094      	sub	sp, #80	@ 0x50
 8001998:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800199a:	f107 0318 	add.w	r3, r7, #24
 800199e:	2238      	movs	r2, #56	@ 0x38
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f007 fe42 	bl	800962c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019a8:	1d3b      	adds	r3, r7, #4
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
 80019b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80019ba:	f003 fa25 	bl	8004e08 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019be:	2302      	movs	r3, #2
 80019c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019c6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019c8:	2340      	movs	r3, #64	@ 0x40
 80019ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019cc:	2300      	movs	r3, #0
 80019ce:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019d0:	f107 0318 	add.w	r3, r7, #24
 80019d4:	4618      	mov	r0, r3
 80019d6:	f003 facb 	bl	8004f70 <HAL_RCC_OscConfig>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80019e0:	f000 fab6 	bl	8001f50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019e4:	230f      	movs	r3, #15
 80019e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80019e8:	2301      	movs	r3, #1
 80019ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019ec:	2300      	movs	r3, #0
 80019ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019f8:	1d3b      	adds	r3, r7, #4
 80019fa:	2100      	movs	r1, #0
 80019fc:	4618      	mov	r0, r3
 80019fe:	f003 fdc9 	bl	8005594 <HAL_RCC_ClockConfig>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001a08:	f000 faa2 	bl	8001f50 <Error_Handler>
  }
}
 8001a0c:	bf00      	nop
 8001a0e:	3750      	adds	r7, #80	@ 0x50
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08c      	sub	sp, #48	@ 0x30
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001a1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001a26:	1d3b      	adds	r3, r7, #4
 8001a28:	2220      	movs	r2, #32
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f007 fdfd 	bl	800962c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a32:	4b33      	ldr	r3, [pc, #204]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a34:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001a38:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a3a:	4b31      	ldr	r3, [pc, #196]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a3c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001a40:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a42:	4b2f      	ldr	r3, [pc, #188]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a48:	4b2d      	ldr	r3, [pc, #180]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001a4e:	4b2c      	ldr	r3, [pc, #176]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a54:	4b2a      	ldr	r3, [pc, #168]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a5a:	4b29      	ldr	r3, [pc, #164]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a5c:	2204      	movs	r2, #4
 8001a5e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001a60:	4b27      	ldr	r3, [pc, #156]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a66:	4b26      	ldr	r3, [pc, #152]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001a6c:	4b24      	ldr	r3, [pc, #144]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a6e:	2201      	movs	r2, #1
 8001a70:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a72:	4b23      	ldr	r3, [pc, #140]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T7_TRGO;
 8001a7a:	4b21      	ldr	r3, [pc, #132]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a7c:	f44f 62f8 	mov.w	r2, #1984	@ 0x7c0
 8001a80:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001a82:	4b1f      	ldr	r3, [pc, #124]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a88:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a92:	4b1b      	ldr	r3, [pc, #108]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001a98:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001aa0:	4817      	ldr	r0, [pc, #92]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001aa2:	f001 f857 	bl	8002b54 <HAL_ADC_Init>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001aac:	f000 fa50 	bl	8001f50 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001ab4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4811      	ldr	r0, [pc, #68]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001abc:	f002 f848 	bl	8003b50 <HAL_ADCEx_MultiModeConfigChannel>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001ac6:	f000 fa43 	bl	8001f50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001aca:	4b0e      	ldr	r3, [pc, #56]	@ (8001b04 <MX_ADC1_Init+0xf0>)
 8001acc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ace:	2306      	movs	r3, #6
 8001ad0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001ad6:	237f      	movs	r3, #127	@ 0x7f
 8001ad8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001ada:	2304      	movs	r3, #4
 8001adc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ae2:	1d3b      	adds	r3, r7, #4
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4806      	ldr	r0, [pc, #24]	@ (8001b00 <MX_ADC1_Init+0xec>)
 8001ae8:	f001 fab6 	bl	8003058 <HAL_ADC_ConfigChannel>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001af2:	f000 fa2d 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3730      	adds	r7, #48	@ 0x30
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20001154 	.word	0x20001154
 8001b04:	25b00200 	.word	0x25b00200

08001b08 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08c      	sub	sp, #48	@ 0x30
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001b0e:	463b      	mov	r3, r7
 8001b10:	2230      	movs	r2, #48	@ 0x30
 8001b12:	2100      	movs	r1, #0
 8001b14:	4618      	mov	r0, r3
 8001b16:	f007 fd89 	bl	800962c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001b1a:	4b16      	ldr	r3, [pc, #88]	@ (8001b74 <MX_DAC1_Init+0x6c>)
 8001b1c:	4a16      	ldr	r2, [pc, #88]	@ (8001b78 <MX_DAC1_Init+0x70>)
 8001b1e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001b20:	4814      	ldr	r0, [pc, #80]	@ (8001b74 <MX_DAC1_Init+0x6c>)
 8001b22:	f002 fa0c 	bl	8003f3e <HAL_DAC_Init>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001b2c:	f000 fa10 	bl	8001f50 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001b30:	2302      	movs	r3, #2
 8001b32:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8001b40:	230a      	movs	r3, #10
 8001b42:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001b44:	2300      	movs	r3, #0
 8001b46:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001b50:	2300      	movs	r3, #0
 8001b52:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001b54:	463b      	mov	r3, r7
 8001b56:	2210      	movs	r2, #16
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4806      	ldr	r0, [pc, #24]	@ (8001b74 <MX_DAC1_Init+0x6c>)
 8001b5c:	f002 fb04 	bl	8004168 <HAL_DAC_ConfigChannel>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001b66:	f000 f9f3 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001b6a:	bf00      	nop
 8001b6c:	3730      	adds	r7, #48	@ 0x30
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20001220 	.word	0x20001220
 8001b78:	50000800 	.word	0x50000800

08001b7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b80:	4b1b      	ldr	r3, [pc, #108]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001b82:	4a1c      	ldr	r2, [pc, #112]	@ (8001bf4 <MX_SPI1_Init+0x78>)
 8001b84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b86:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001b88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b8e:	4b18      	ldr	r3, [pc, #96]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b94:	4b16      	ldr	r3, [pc, #88]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001b96:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001b9a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b9c:	4b14      	ldr	r3, [pc, #80]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ba2:	4b13      	ldr	r3, [pc, #76]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ba8:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001baa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bc8:	4b09      	ldr	r3, [pc, #36]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001bca:	2207      	movs	r2, #7
 8001bcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bce:	4b08      	ldr	r3, [pc, #32]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001bd4:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001bd6:	2208      	movs	r2, #8
 8001bd8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bda:	4805      	ldr	r0, [pc, #20]	@ (8001bf0 <MX_SPI1_Init+0x74>)
 8001bdc:	f004 f932 	bl	8005e44 <HAL_SPI_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001be6:	f000 f9b3 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000330 	.word	0x20000330
 8001bf4:	40013000 	.word	0x40013000

08001bf8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfe:	1d3b      	adds	r3, r7, #4
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001c08:	4b14      	ldr	r3, [pc, #80]	@ (8001c5c <MX_TIM7_Init+0x64>)
 8001c0a:	4a15      	ldr	r2, [pc, #84]	@ (8001c60 <MX_TIM7_Init+0x68>)
 8001c0c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 160-1;
 8001c0e:	4b13      	ldr	r3, [pc, #76]	@ (8001c5c <MX_TIM7_Init+0x64>)
 8001c10:	229f      	movs	r2, #159	@ 0x9f
 8001c12:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c14:	4b11      	ldr	r3, [pc, #68]	@ (8001c5c <MX_TIM7_Init+0x64>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10-1;
 8001c1a:	4b10      	ldr	r3, [pc, #64]	@ (8001c5c <MX_TIM7_Init+0x64>)
 8001c1c:	2209      	movs	r2, #9
 8001c1e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c20:	4b0e      	ldr	r3, [pc, #56]	@ (8001c5c <MX_TIM7_Init+0x64>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001c26:	480d      	ldr	r0, [pc, #52]	@ (8001c5c <MX_TIM7_Init+0x64>)
 8001c28:	f004 fe20 	bl	800686c <HAL_TIM_Base_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001c32:	f000 f98d 	bl	8001f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c36:	2320      	movs	r3, #32
 8001c38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001c3e:	1d3b      	adds	r3, r7, #4
 8001c40:	4619      	mov	r1, r3
 8001c42:	4806      	ldr	r0, [pc, #24]	@ (8001c5c <MX_TIM7_Init+0x64>)
 8001c44:	f004 ff7c 	bl	8006b40 <HAL_TIMEx_MasterConfigSynchronization>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001c4e:	f000 f97f 	bl	8001f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001c52:	bf00      	nop
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20001294 	.word	0x20001294
 8001c60:	40001400 	.word	0x40001400

08001c64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001c6a:	4b24      	ldr	r3, [pc, #144]	@ (8001cfc <MX_DMA_Init+0x98>)
 8001c6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c6e:	4a23      	ldr	r2, [pc, #140]	@ (8001cfc <MX_DMA_Init+0x98>)
 8001c70:	f043 0304 	orr.w	r3, r3, #4
 8001c74:	6493      	str	r3, [r2, #72]	@ 0x48
 8001c76:	4b21      	ldr	r3, [pc, #132]	@ (8001cfc <MX_DMA_Init+0x98>)
 8001c78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c7a:	f003 0304 	and.w	r3, r3, #4
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001c82:	4b1e      	ldr	r3, [pc, #120]	@ (8001cfc <MX_DMA_Init+0x98>)
 8001c84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c86:	4a1d      	ldr	r2, [pc, #116]	@ (8001cfc <MX_DMA_Init+0x98>)
 8001c88:	f043 0302 	orr.w	r3, r3, #2
 8001c8c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001cfc <MX_DMA_Init+0x98>)
 8001c90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	60bb      	str	r3, [r7, #8]
 8001c98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c9a:	4b18      	ldr	r3, [pc, #96]	@ (8001cfc <MX_DMA_Init+0x98>)
 8001c9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c9e:	4a17      	ldr	r2, [pc, #92]	@ (8001cfc <MX_DMA_Init+0x98>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ca6:	4b15      	ldr	r3, [pc, #84]	@ (8001cfc <MX_DMA_Init+0x98>)
 8001ca8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	607b      	str	r3, [r7, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	200b      	movs	r0, #11
 8001cb8:	f002 f90d 	bl	8003ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001cbc:	200b      	movs	r0, #11
 8001cbe:	f002 f924 	bl	8003f0a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	200c      	movs	r0, #12
 8001cc8:	f002 f905 	bl	8003ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001ccc:	200c      	movs	r0, #12
 8001cce:	f002 f91c 	bl	8003f0a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	2039      	movs	r0, #57	@ 0x39
 8001cd8:	f002 f8fd 	bl	8003ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8001cdc:	2039      	movs	r0, #57	@ 0x39
 8001cde:	f002 f914 	bl	8003f0a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	203a      	movs	r0, #58	@ 0x3a
 8001ce8:	f002 f8f5 	bl	8003ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8001cec:	203a      	movs	r0, #58	@ 0x3a
 8001cee:	f002 f90c 	bl	8003f0a <HAL_NVIC_EnableIRQ>

}
 8001cf2:	bf00      	nop
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40021000 	.word	0x40021000

08001d00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d06:	f107 030c 	add.w	r3, r7, #12
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	605a      	str	r2, [r3, #4]
 8001d10:	609a      	str	r2, [r3, #8]
 8001d12:	60da      	str	r2, [r3, #12]
 8001d14:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d16:	4b1e      	ldr	r3, [pc, #120]	@ (8001d90 <MX_GPIO_Init+0x90>)
 8001d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d1a:	4a1d      	ldr	r2, [pc, #116]	@ (8001d90 <MX_GPIO_Init+0x90>)
 8001d1c:	f043 0304 	orr.w	r3, r3, #4
 8001d20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d22:	4b1b      	ldr	r3, [pc, #108]	@ (8001d90 <MX_GPIO_Init+0x90>)
 8001d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d26:	f003 0304 	and.w	r3, r3, #4
 8001d2a:	60bb      	str	r3, [r7, #8]
 8001d2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2e:	4b18      	ldr	r3, [pc, #96]	@ (8001d90 <MX_GPIO_Init+0x90>)
 8001d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d32:	4a17      	ldr	r2, [pc, #92]	@ (8001d90 <MX_GPIO_Init+0x90>)
 8001d34:	f043 0301 	orr.w	r3, r3, #1
 8001d38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d3a:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <MX_GPIO_Init+0x90>)
 8001d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	607b      	str	r3, [r7, #4]
 8001d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d46:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <MX_GPIO_Init+0x90>)
 8001d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4a:	4a11      	ldr	r2, [pc, #68]	@ (8001d90 <MX_GPIO_Init+0x90>)
 8001d4c:	f043 0302 	orr.w	r3, r3, #2
 8001d50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d52:	4b0f      	ldr	r3, [pc, #60]	@ (8001d90 <MX_GPIO_Init+0x90>)
 8001d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	603b      	str	r3, [r7, #0]
 8001d5c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RS_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2113      	movs	r1, #19
 8001d62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d66:	f003 f837 	bl	8004dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_RS_Pin LCD_RST_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RST_Pin|LCD_CS_Pin;
 8001d6a:	2313      	movs	r3, #19
 8001d6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7a:	f107 030c 	add.w	r3, r7, #12
 8001d7e:	4619      	mov	r1, r3
 8001d80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d84:	f002 fea6 	bl	8004ad4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d88:	bf00      	nop
 8001d8a:	3720      	adds	r7, #32
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40021000 	.word	0x40021000

08001d94 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b087      	sub	sp, #28
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
	if(!HALF_BUFFER_FULL_FLAG)
 8001d9c:	4b2e      	ldr	r3, [pc, #184]	@ (8001e58 <HAL_ADC_ConvHalfCpltCallback+0xc4>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d151      	bne.n	8001e4a <HAL_ADC_ConvHalfCpltCallback+0xb6>
	{
		float sum = 0.0f;
 8001da6:	f04f 0300 	mov.w	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]

		for(int i = 0; i < HALF_BUFFER_SIZE; i++)
 8001dac:	2300      	movs	r3, #0
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	e024      	b.n	8001dfc <HAL_ADC_ConvHalfCpltCallback+0x68>
		{
			fft_buffer_in_1[i] = ((float)adc_buffer[i] / 4095.0f) * 3.3f;
 8001db2:	4a2a      	ldr	r2, [pc, #168]	@ (8001e5c <HAL_ADC_ConvHalfCpltCallback+0xc8>)
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dba:	ee07 3a90 	vmov	s15, r3
 8001dbe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001dc2:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8001e60 <HAL_ADC_ConvHalfCpltCallback+0xcc>
 8001dc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dca:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001e64 <HAL_ADC_ConvHalfCpltCallback+0xd0>
 8001dce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dd2:	4a25      	ldr	r2, [pc, #148]	@ (8001e68 <HAL_ADC_ConvHalfCpltCallback+0xd4>)
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	4413      	add	r3, r2
 8001dda:	edc3 7a00 	vstr	s15, [r3]
			sum += fft_buffer_in_1[i];
 8001dde:	4a22      	ldr	r2, [pc, #136]	@ (8001e68 <HAL_ADC_ConvHalfCpltCallback+0xd4>)
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	4413      	add	r3, r2
 8001de6:	edd3 7a00 	vldr	s15, [r3]
 8001dea:	ed97 7a05 	vldr	s14, [r7, #20]
 8001dee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df2:	edc7 7a05 	vstr	s15, [r7, #20]
		for(int i = 0; i < HALF_BUFFER_SIZE; i++)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	613b      	str	r3, [r7, #16]
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e00:	ddd7      	ble.n	8001db2 <HAL_ADC_ConvHalfCpltCallback+0x1e>
		}

		float mean = sum / HALF_BUFFER_SIZE;
 8001e02:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e06:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001e6c <HAL_ADC_ConvHalfCpltCallback+0xd8>
 8001e0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e0e:	edc7 7a02 	vstr	s15, [r7, #8]

		// Subtract mean to remove DC offset
		for(int i = 0; i < HALF_BUFFER_SIZE; i++)
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	e012      	b.n	8001e3e <HAL_ADC_ConvHalfCpltCallback+0xaa>
		{
			fft_buffer_in_1[i] -= mean;
 8001e18:	4a13      	ldr	r2, [pc, #76]	@ (8001e68 <HAL_ADC_ConvHalfCpltCallback+0xd4>)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	4413      	add	r3, r2
 8001e20:	ed93 7a00 	vldr	s14, [r3]
 8001e24:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e2c:	4a0e      	ldr	r2, [pc, #56]	@ (8001e68 <HAL_ADC_ConvHalfCpltCallback+0xd4>)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	4413      	add	r3, r2
 8001e34:	edc3 7a00 	vstr	s15, [r3]
		for(int i = 0; i < HALF_BUFFER_SIZE; i++)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e42:	dde9      	ble.n	8001e18 <HAL_ADC_ConvHalfCpltCallback+0x84>
		}

		HALF_BUFFER_FULL_FLAG = 1;
 8001e44:	4b04      	ldr	r3, [pc, #16]	@ (8001e58 <HAL_ADC_ConvHalfCpltCallback+0xc4>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	701a      	strb	r2, [r3, #0]
	}
}
 8001e4a:	bf00      	nop
 8001e4c:	371c      	adds	r7, #28
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	20001e60 	.word	0x20001e60
 8001e5c:	20001360 	.word	0x20001360
 8001e60:	457ff000 	.word	0x457ff000
 8001e64:	40533333 	.word	0x40533333
 8001e68:	20001760 	.word	0x20001760
 8001e6c:	42800000 	.word	0x42800000

08001e70 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b087      	sub	sp, #28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	if(!FULL_BUFFER_FULL_FLAG)
 8001e78:	4b2f      	ldr	r3, [pc, #188]	@ (8001f38 <HAL_ADC_ConvCpltCallback+0xc8>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d153      	bne.n	8001f2a <HAL_ADC_ConvCpltCallback+0xba>
	{
		float sum = 0.0f;
 8001e82:	f04f 0300 	mov.w	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]

		for(int i = HALF_BUFFER_SIZE; i < BUFFER_SIZE; i++)
 8001e88:	2340      	movs	r3, #64	@ 0x40
 8001e8a:	613b      	str	r3, [r7, #16]
 8001e8c:	e026      	b.n	8001edc <HAL_ADC_ConvCpltCallback+0x6c>
		{
			fft_buffer_in_2[i - HALF_BUFFER_SIZE] = ((float)adc_buffer[i] / 4095.0f) * 3.3f;
 8001e8e:	4a2b      	ldr	r2, [pc, #172]	@ (8001f3c <HAL_ADC_ConvCpltCallback+0xcc>)
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e96:	ee07 3a90 	vmov	s15, r3
 8001e9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e9e:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8001f40 <HAL_ADC_ConvCpltCallback+0xd0>
 8001ea2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	3b40      	subs	r3, #64	@ 0x40
 8001eaa:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001f44 <HAL_ADC_ConvCpltCallback+0xd4>
 8001eae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eb2:	4a25      	ldr	r2, [pc, #148]	@ (8001f48 <HAL_ADC_ConvCpltCallback+0xd8>)
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	edc3 7a00 	vstr	s15, [r3]
			sum += fft_buffer_in_2[i - HALF_BUFFER_SIZE];
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	3b40      	subs	r3, #64	@ 0x40
 8001ec0:	4a21      	ldr	r2, [pc, #132]	@ (8001f48 <HAL_ADC_ConvCpltCallback+0xd8>)
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	4413      	add	r3, r2
 8001ec6:	edd3 7a00 	vldr	s15, [r3]
 8001eca:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ece:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ed2:	edc7 7a05 	vstr	s15, [r7, #20]
		for(int i = HALF_BUFFER_SIZE; i < BUFFER_SIZE; i++)
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ee0:	ddd5      	ble.n	8001e8e <HAL_ADC_ConvCpltCallback+0x1e>
		}

		float mean = sum / HALF_BUFFER_SIZE;
 8001ee2:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ee6:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001f4c <HAL_ADC_ConvCpltCallback+0xdc>
 8001eea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eee:	edc7 7a02 	vstr	s15, [r7, #8]

		for(int i = 0; i < HALF_BUFFER_SIZE; i++)
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	e012      	b.n	8001f1e <HAL_ADC_ConvCpltCallback+0xae>
		{
			fft_buffer_in_2[i] -= mean;
 8001ef8:	4a13      	ldr	r2, [pc, #76]	@ (8001f48 <HAL_ADC_ConvCpltCallback+0xd8>)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	4413      	add	r3, r2
 8001f00:	ed93 7a00 	vldr	s14, [r3]
 8001f04:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f0c:	4a0e      	ldr	r2, [pc, #56]	@ (8001f48 <HAL_ADC_ConvCpltCallback+0xd8>)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	edc3 7a00 	vstr	s15, [r3]
		for(int i = 0; i < HALF_BUFFER_SIZE; i++)
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f22:	dde9      	ble.n	8001ef8 <HAL_ADC_ConvCpltCallback+0x88>
		}

		FULL_BUFFER_FULL_FLAG = 1;
 8001f24:	4b04      	ldr	r3, [pc, #16]	@ (8001f38 <HAL_ADC_ConvCpltCallback+0xc8>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	701a      	strb	r2, [r3, #0]
	}
}
 8001f2a:	bf00      	nop
 8001f2c:	371c      	adds	r7, #28
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	20001e61 	.word	0x20001e61
 8001f3c:	20001360 	.word	0x20001360
 8001f40:	457ff000 	.word	0x457ff000
 8001f44:	40533333 	.word	0x40533333
 8001f48:	20001a60 	.word	0x20001a60
 8001f4c:	42800000 	.word	0x42800000

08001f50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f54:	b672      	cpsid	i
}
 8001f56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f58:	bf00      	nop
 8001f5a:	e7fd      	b.n	8001f58 <Error_Handler+0x8>

08001f5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f62:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f66:	4a0e      	ldr	r2, [pc, #56]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	4b09      	ldr	r3, [pc, #36]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7e:	4a08      	ldr	r2, [pc, #32]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f84:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f86:	4b06      	ldr	r3, [pc, #24]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f8e:	603b      	str	r3, [r7, #0]
 8001f90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001f92:	f002 ffdd 	bl	8004f50 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f96:	bf00      	nop
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40021000 	.word	0x40021000

08001fa4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b09e      	sub	sp, #120	@ 0x78
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fbc:	f107 0314 	add.w	r3, r7, #20
 8001fc0:	2250      	movs	r2, #80	@ 0x50
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f007 fb31 	bl	800962c <memset>
  if(hadc->Instance==ADC1)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fd2:	d15e      	bne.n	8002092 <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001fd4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001fd8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001fda:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001fde:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fe0:	f107 0314 	add.w	r3, r7, #20
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f003 fcf1 	bl	80059cc <HAL_RCCEx_PeriphCLKConfig>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001ff0:	f7ff ffae 	bl	8001f50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001ff4:	4b29      	ldr	r3, [pc, #164]	@ (800209c <HAL_ADC_MspInit+0xf8>)
 8001ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff8:	4a28      	ldr	r2, [pc, #160]	@ (800209c <HAL_ADC_MspInit+0xf8>)
 8001ffa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ffe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002000:	4b26      	ldr	r3, [pc, #152]	@ (800209c <HAL_ADC_MspInit+0xf8>)
 8002002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002004:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800200c:	4b23      	ldr	r3, [pc, #140]	@ (800209c <HAL_ADC_MspInit+0xf8>)
 800200e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002010:	4a22      	ldr	r2, [pc, #136]	@ (800209c <HAL_ADC_MspInit+0xf8>)
 8002012:	f043 0304 	orr.w	r3, r3, #4
 8002016:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002018:	4b20      	ldr	r3, [pc, #128]	@ (800209c <HAL_ADC_MspInit+0xf8>)
 800201a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800201c:	f003 0304 	and.w	r3, r3, #4
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002024:	2308      	movs	r3, #8
 8002026:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002028:	2303      	movs	r3, #3
 800202a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	2300      	movs	r3, #0
 800202e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002030:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002034:	4619      	mov	r1, r3
 8002036:	481a      	ldr	r0, [pc, #104]	@ (80020a0 <HAL_ADC_MspInit+0xfc>)
 8002038:	f002 fd4c 	bl	8004ad4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800203c:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 800203e:	4a1a      	ldr	r2, [pc, #104]	@ (80020a8 <HAL_ADC_MspInit+0x104>)
 8002040:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002042:	4b18      	ldr	r3, [pc, #96]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 8002044:	2205      	movs	r2, #5
 8002046:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002048:	4b16      	ldr	r3, [pc, #88]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 800204a:	2200      	movs	r2, #0
 800204c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800204e:	4b15      	ldr	r3, [pc, #84]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 8002050:	2200      	movs	r2, #0
 8002052:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002054:	4b13      	ldr	r3, [pc, #76]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 8002056:	2280      	movs	r2, #128	@ 0x80
 8002058:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800205a:	4b12      	ldr	r3, [pc, #72]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 800205c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002060:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002062:	4b10      	ldr	r3, [pc, #64]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 8002064:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002068:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800206a:	4b0e      	ldr	r3, [pc, #56]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 800206c:	2220      	movs	r2, #32
 800206e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002070:	4b0c      	ldr	r3, [pc, #48]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 8002072:	2200      	movs	r2, #0
 8002074:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002076:	480b      	ldr	r0, [pc, #44]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 8002078:	f002 faba 	bl	80045f0 <HAL_DMA_Init>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 8002082:	f7ff ff65 	bl	8001f50 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a06      	ldr	r2, [pc, #24]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 800208a:	655a      	str	r2, [r3, #84]	@ 0x54
 800208c:	4a05      	ldr	r2, [pc, #20]	@ (80020a4 <HAL_ADC_MspInit+0x100>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002092:	bf00      	nop
 8002094:	3778      	adds	r7, #120	@ 0x78
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40021000 	.word	0x40021000
 80020a0:	48000800 	.word	0x48000800
 80020a4:	200011c0 	.word	0x200011c0
 80020a8:	40020008 	.word	0x40020008

080020ac <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b08a      	sub	sp, #40	@ 0x28
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	605a      	str	r2, [r3, #4]
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	60da      	str	r2, [r3, #12]
 80020c2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a2b      	ldr	r2, [pc, #172]	@ (8002178 <HAL_DAC_MspInit+0xcc>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d14f      	bne.n	800216e <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80020ce:	4b2b      	ldr	r3, [pc, #172]	@ (800217c <HAL_DAC_MspInit+0xd0>)
 80020d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d2:	4a2a      	ldr	r2, [pc, #168]	@ (800217c <HAL_DAC_MspInit+0xd0>)
 80020d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020da:	4b28      	ldr	r3, [pc, #160]	@ (800217c <HAL_DAC_MspInit+0xd0>)
 80020dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020e2:	613b      	str	r3, [r7, #16]
 80020e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e6:	4b25      	ldr	r3, [pc, #148]	@ (800217c <HAL_DAC_MspInit+0xd0>)
 80020e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ea:	4a24      	ldr	r2, [pc, #144]	@ (800217c <HAL_DAC_MspInit+0xd0>)
 80020ec:	f043 0301 	orr.w	r3, r3, #1
 80020f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020f2:	4b22      	ldr	r3, [pc, #136]	@ (800217c <HAL_DAC_MspInit+0xd0>)
 80020f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80020fe:	2320      	movs	r3, #32
 8002100:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002102:	2303      	movs	r3, #3
 8002104:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210a:	f107 0314 	add.w	r3, r7, #20
 800210e:	4619      	mov	r1, r3
 8002110:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002114:	f002 fcde 	bl	8004ad4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH2 Init */
    hdma_dac1_ch2.Instance = DMA1_Channel2;
 8002118:	4b19      	ldr	r3, [pc, #100]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 800211a:	4a1a      	ldr	r2, [pc, #104]	@ (8002184 <HAL_DAC_MspInit+0xd8>)
 800211c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC1_CHANNEL2;
 800211e:	4b18      	ldr	r3, [pc, #96]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 8002120:	2207      	movs	r2, #7
 8002122:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002124:	4b16      	ldr	r3, [pc, #88]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 8002126:	2210      	movs	r2, #16
 8002128:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800212a:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 800212c:	2200      	movs	r2, #0
 800212e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002130:	4b13      	ldr	r3, [pc, #76]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 8002132:	2280      	movs	r2, #128	@ 0x80
 8002134:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002136:	4b12      	ldr	r3, [pc, #72]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 8002138:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800213c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800213e:	4b10      	ldr	r3, [pc, #64]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 8002140:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002144:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 8002146:	4b0e      	ldr	r3, [pc, #56]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 8002148:	2220      	movs	r2, #32
 800214a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800214c:	4b0c      	ldr	r3, [pc, #48]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 800214e:	2200      	movs	r2, #0
 8002150:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 8002152:	480b      	ldr	r0, [pc, #44]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 8002154:	f002 fa4c 	bl	80045f0 <HAL_DMA_Init>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800215e:	f7ff fef7 	bl	8001f50 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a06      	ldr	r2, [pc, #24]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 8002166:	60da      	str	r2, [r3, #12]
 8002168:	4a05      	ldr	r2, [pc, #20]	@ (8002180 <HAL_DAC_MspInit+0xd4>)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 800216e:	bf00      	nop
 8002170:	3728      	adds	r7, #40	@ 0x28
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	50000800 	.word	0x50000800
 800217c:	40021000 	.word	0x40021000
 8002180:	20001234 	.word	0x20001234
 8002184:	4002001c 	.word	0x4002001c

08002188 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08a      	sub	sp, #40	@ 0x28
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002190:	f107 0314 	add.w	r3, r7, #20
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	605a      	str	r2, [r3, #4]
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	60da      	str	r2, [r3, #12]
 800219e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a4f      	ldr	r2, [pc, #316]	@ (80022e4 <HAL_SPI_MspInit+0x15c>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	f040 8098 	bne.w	80022dc <HAL_SPI_MspInit+0x154>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */
//
  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021ac:	4b4e      	ldr	r3, [pc, #312]	@ (80022e8 <HAL_SPI_MspInit+0x160>)
 80021ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021b0:	4a4d      	ldr	r2, [pc, #308]	@ (80022e8 <HAL_SPI_MspInit+0x160>)
 80021b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80021b8:	4b4b      	ldr	r3, [pc, #300]	@ (80022e8 <HAL_SPI_MspInit+0x160>)
 80021ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021c0:	613b      	str	r3, [r7, #16]
 80021c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c4:	4b48      	ldr	r3, [pc, #288]	@ (80022e8 <HAL_SPI_MspInit+0x160>)
 80021c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c8:	4a47      	ldr	r2, [pc, #284]	@ (80022e8 <HAL_SPI_MspInit+0x160>)
 80021ca:	f043 0301 	orr.w	r3, r3, #1
 80021ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021d0:	4b45      	ldr	r3, [pc, #276]	@ (80022e8 <HAL_SPI_MspInit+0x160>)
 80021d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021d4:	f003 0301 	and.w	r3, r3, #1
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021dc:	4b42      	ldr	r3, [pc, #264]	@ (80022e8 <HAL_SPI_MspInit+0x160>)
 80021de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e0:	4a41      	ldr	r2, [pc, #260]	@ (80022e8 <HAL_SPI_MspInit+0x160>)
 80021e2:	f043 0302 	orr.w	r3, r3, #2
 80021e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021e8:	4b3f      	ldr	r3, [pc, #252]	@ (80022e8 <HAL_SPI_MspInit+0x160>)
 80021ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ec:	f003 0302 	and.w	r3, r3, #2
 80021f0:	60bb      	str	r3, [r7, #8]
 80021f2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021f4:	23c0      	movs	r3, #192	@ 0xc0
 80021f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f8:	2302      	movs	r3, #2
 80021fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002200:	2300      	movs	r3, #0
 8002202:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002204:	2305      	movs	r3, #5
 8002206:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002208:	f107 0314 	add.w	r3, r7, #20
 800220c:	4619      	mov	r1, r3
 800220e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002212:	f002 fc5f 	bl	8004ad4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002216:	2308      	movs	r3, #8
 8002218:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221a:	2302      	movs	r3, #2
 800221c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221e:	2300      	movs	r3, #0
 8002220:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002222:	2300      	movs	r3, #0
 8002224:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002226:	2305      	movs	r3, #5
 8002228:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800222a:	f107 0314 	add.w	r3, r7, #20
 800222e:	4619      	mov	r1, r3
 8002230:	482e      	ldr	r0, [pc, #184]	@ (80022ec <HAL_SPI_MspInit+0x164>)
 8002232:	f002 fc4f 	bl	8004ad4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Channel3;
 8002236:	4b2e      	ldr	r3, [pc, #184]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 8002238:	4a2e      	ldr	r2, [pc, #184]	@ (80022f4 <HAL_SPI_MspInit+0x16c>)
 800223a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800223c:	4b2c      	ldr	r3, [pc, #176]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 800223e:	220b      	movs	r2, #11
 8002240:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002242:	4b2b      	ldr	r3, [pc, #172]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 8002244:	2210      	movs	r2, #16
 8002246:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002248:	4b29      	ldr	r3, [pc, #164]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 800224a:	2200      	movs	r2, #0
 800224c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800224e:	4b28      	ldr	r3, [pc, #160]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 8002250:	2280      	movs	r2, #128	@ 0x80
 8002252:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002254:	4b26      	ldr	r3, [pc, #152]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 8002256:	2200      	movs	r2, #0
 8002258:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800225a:	4b25      	ldr	r3, [pc, #148]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 800225c:	2200      	movs	r2, #0
 800225e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002260:	4b23      	ldr	r3, [pc, #140]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 8002262:	2200      	movs	r2, #0
 8002264:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002266:	4b22      	ldr	r3, [pc, #136]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 8002268:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800226c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800226e:	4820      	ldr	r0, [pc, #128]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 8002270:	f002 f9be 	bl	80045f0 <HAL_DMA_Init>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <HAL_SPI_MspInit+0xf6>
    {
      Error_Handler();
 800227a:	f7ff fe69 	bl	8001f50 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a1b      	ldr	r2, [pc, #108]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 8002282:	655a      	str	r2, [r3, #84]	@ 0x54
 8002284:	4a1a      	ldr	r2, [pc, #104]	@ (80022f0 <HAL_SPI_MspInit+0x168>)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Channel2;
 800228a:	4b1b      	ldr	r3, [pc, #108]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 800228c:	4a1b      	ldr	r2, [pc, #108]	@ (80022fc <HAL_SPI_MspInit+0x174>)
 800228e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8002290:	4b19      	ldr	r3, [pc, #100]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 8002292:	220a      	movs	r2, #10
 8002294:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002296:	4b18      	ldr	r3, [pc, #96]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800229c:	4b16      	ldr	r3, [pc, #88]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 800229e:	2200      	movs	r2, #0
 80022a0:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022a2:	4b15      	ldr	r3, [pc, #84]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 80022a4:	2280      	movs	r2, #128	@ 0x80
 80022a6:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022a8:	4b13      	ldr	r3, [pc, #76]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022ae:	4b12      	ldr	r3, [pc, #72]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80022b4:	4b10      	ldr	r3, [pc, #64]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022ba:	4b0f      	ldr	r3, [pc, #60]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 80022bc:	2200      	movs	r2, #0
 80022be:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80022c0:	480d      	ldr	r0, [pc, #52]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 80022c2:	f002 f995 	bl	80045f0 <HAL_DMA_Init>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 80022cc:	f7ff fe40 	bl	8001f50 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4a09      	ldr	r2, [pc, #36]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 80022d4:	659a      	str	r2, [r3, #88]	@ 0x58
 80022d6:	4a08      	ldr	r2, [pc, #32]	@ (80022f8 <HAL_SPI_MspInit+0x170>)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6293      	str	r3, [r2, #40]	@ 0x28
//
  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80022dc:	bf00      	nop
 80022de:	3728      	adds	r7, #40	@ 0x28
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	40013000 	.word	0x40013000
 80022e8:	40021000 	.word	0x40021000
 80022ec:	48000400 	.word	0x48000400
 80022f0:	20000394 	.word	0x20000394
 80022f4:	40020430 	.word	0x40020430
 80022f8:	200003f4 	.word	0x200003f4
 80022fc:	4002041c 	.word	0x4002041c

08002300 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a0a      	ldr	r2, [pc, #40]	@ (8002338 <HAL_TIM_Base_MspInit+0x38>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d10b      	bne.n	800232a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002312:	4b0a      	ldr	r3, [pc, #40]	@ (800233c <HAL_TIM_Base_MspInit+0x3c>)
 8002314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002316:	4a09      	ldr	r2, [pc, #36]	@ (800233c <HAL_TIM_Base_MspInit+0x3c>)
 8002318:	f043 0320 	orr.w	r3, r3, #32
 800231c:	6593      	str	r3, [r2, #88]	@ 0x58
 800231e:	4b07      	ldr	r3, [pc, #28]	@ (800233c <HAL_TIM_Base_MspInit+0x3c>)
 8002320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002322:	f003 0320 	and.w	r3, r3, #32
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM7_MspInit 1 */

  }

}
 800232a:	bf00      	nop
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40001400 	.word	0x40001400
 800233c:	40021000 	.word	0x40021000

08002340 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002344:	bf00      	nop
 8002346:	e7fd      	b.n	8002344 <NMI_Handler+0x4>

08002348 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800234c:	bf00      	nop
 800234e:	e7fd      	b.n	800234c <HardFault_Handler+0x4>

08002350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002354:	bf00      	nop
 8002356:	e7fd      	b.n	8002354 <MemManage_Handler+0x4>

08002358 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800235c:	bf00      	nop
 800235e:	e7fd      	b.n	800235c <BusFault_Handler+0x4>

08002360 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002364:	bf00      	nop
 8002366:	e7fd      	b.n	8002364 <UsageFault_Handler+0x4>

08002368 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr

08002376 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002376:	b480      	push	{r7}
 8002378:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002388:	bf00      	nop
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr

08002392 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002396:	f000 f97f 	bl	8002698 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
	...

080023a0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023a4:	4802      	ldr	r0, [pc, #8]	@ (80023b0 <DMA1_Channel1_IRQHandler+0x10>)
 80023a6:	f002 fa46 	bl	8004836 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	200011c0 	.word	0x200011c0

080023b4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch2);
 80023b8:	4802      	ldr	r0, [pc, #8]	@ (80023c4 <DMA1_Channel2_IRQHandler+0x10>)
 80023ba:	f002 fa3c 	bl	8004836 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80023be:	bf00      	nop
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	20001234 	.word	0x20001234

080023c8 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80023cc:	4802      	ldr	r0, [pc, #8]	@ (80023d8 <DMA2_Channel2_IRQHandler+0x10>)
 80023ce:	f002 fa32 	bl	8004836 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	200003f4 	.word	0x200003f4

080023dc <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80023e0:	4802      	ldr	r0, [pc, #8]	@ (80023ec <DMA2_Channel3_IRQHandler+0x10>)
 80023e2:	f002 fa28 	bl	8004836 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 80023e6:	bf00      	nop
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	20000394 	.word	0x20000394

080023f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  return 1;
 80023f4:	2301      	movs	r3, #1
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <_kill>:

int _kill(int pid, int sig)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800240a:	f007 f917 	bl	800963c <__errno>
 800240e:	4603      	mov	r3, r0
 8002410:	2216      	movs	r2, #22
 8002412:	601a      	str	r2, [r3, #0]
  return -1;
 8002414:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002418:	4618      	mov	r0, r3
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <_exit>:

void _exit (int status)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002428:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f7ff ffe7 	bl	8002400 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002432:	bf00      	nop
 8002434:	e7fd      	b.n	8002432 <_exit+0x12>

08002436 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b086      	sub	sp, #24
 800243a:	af00      	add	r7, sp, #0
 800243c:	60f8      	str	r0, [r7, #12]
 800243e:	60b9      	str	r1, [r7, #8]
 8002440:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002442:	2300      	movs	r3, #0
 8002444:	617b      	str	r3, [r7, #20]
 8002446:	e00a      	b.n	800245e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002448:	f3af 8000 	nop.w
 800244c:	4601      	mov	r1, r0
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	1c5a      	adds	r2, r3, #1
 8002452:	60ba      	str	r2, [r7, #8]
 8002454:	b2ca      	uxtb	r2, r1
 8002456:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	3301      	adds	r3, #1
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	429a      	cmp	r2, r3
 8002464:	dbf0      	blt.n	8002448 <_read+0x12>
  }

  return len;
 8002466:	687b      	ldr	r3, [r7, #4]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3718      	adds	r7, #24
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800247c:	2300      	movs	r3, #0
 800247e:	617b      	str	r3, [r7, #20]
 8002480:	e009      	b.n	8002496 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	1c5a      	adds	r2, r3, #1
 8002486:	60ba      	str	r2, [r7, #8]
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	4618      	mov	r0, r3
 800248c:	f7fe fda6 	bl	8000fdc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	3301      	adds	r3, #1
 8002494:	617b      	str	r3, [r7, #20]
 8002496:	697a      	ldr	r2, [r7, #20]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	429a      	cmp	r2, r3
 800249c:	dbf1      	blt.n	8002482 <_write+0x12>
  }
  return len;
 800249e:	687b      	ldr	r3, [r7, #4]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3718      	adds	r7, #24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <_close>:

int _close(int file)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024d0:	605a      	str	r2, [r3, #4]
  return 0;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <_isatty>:

int _isatty(int file)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024e8:	2301      	movs	r3, #1
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024f6:	b480      	push	{r7}
 80024f8:	b085      	sub	sp, #20
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002518:	4a14      	ldr	r2, [pc, #80]	@ (800256c <_sbrk+0x5c>)
 800251a:	4b15      	ldr	r3, [pc, #84]	@ (8002570 <_sbrk+0x60>)
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002524:	4b13      	ldr	r3, [pc, #76]	@ (8002574 <_sbrk+0x64>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d102      	bne.n	8002532 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800252c:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <_sbrk+0x64>)
 800252e:	4a12      	ldr	r2, [pc, #72]	@ (8002578 <_sbrk+0x68>)
 8002530:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002532:	4b10      	ldr	r3, [pc, #64]	@ (8002574 <_sbrk+0x64>)
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4413      	add	r3, r2
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	429a      	cmp	r2, r3
 800253e:	d207      	bcs.n	8002550 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002540:	f007 f87c 	bl	800963c <__errno>
 8002544:	4603      	mov	r3, r0
 8002546:	220c      	movs	r2, #12
 8002548:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800254a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800254e:	e009      	b.n	8002564 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002550:	4b08      	ldr	r3, [pc, #32]	@ (8002574 <_sbrk+0x64>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002556:	4b07      	ldr	r3, [pc, #28]	@ (8002574 <_sbrk+0x64>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4413      	add	r3, r2
 800255e:	4a05      	ldr	r2, [pc, #20]	@ (8002574 <_sbrk+0x64>)
 8002560:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002562:	68fb      	ldr	r3, [r7, #12]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	2001c000 	.word	0x2001c000
 8002570:	00000400 	.word	0x00000400
 8002574:	20001e64 	.word	0x20001e64
 8002578:	20001fb8 	.word	0x20001fb8

0800257c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002580:	4b06      	ldr	r3, [pc, #24]	@ (800259c <SystemInit+0x20>)
 8002582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002586:	4a05      	ldr	r2, [pc, #20]	@ (800259c <SystemInit+0x20>)
 8002588:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800258c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002590:	bf00      	nop
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	e000ed00 	.word	0xe000ed00

080025a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80025a0:	480d      	ldr	r0, [pc, #52]	@ (80025d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80025a2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80025a4:	f7ff ffea 	bl	800257c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025a8:	480c      	ldr	r0, [pc, #48]	@ (80025dc <LoopForever+0x6>)
  ldr r1, =_edata
 80025aa:	490d      	ldr	r1, [pc, #52]	@ (80025e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80025ac:	4a0d      	ldr	r2, [pc, #52]	@ (80025e4 <LoopForever+0xe>)
  movs r3, #0
 80025ae:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80025b0:	e002      	b.n	80025b8 <LoopCopyDataInit>

080025b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025b6:	3304      	adds	r3, #4

080025b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025bc:	d3f9      	bcc.n	80025b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025be:	4a0a      	ldr	r2, [pc, #40]	@ (80025e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80025c0:	4c0a      	ldr	r4, [pc, #40]	@ (80025ec <LoopForever+0x16>)
  movs r3, #0
 80025c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025c4:	e001      	b.n	80025ca <LoopFillZerobss>

080025c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025c8:	3204      	adds	r2, #4

080025ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025cc:	d3fb      	bcc.n	80025c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025ce:	f007 f83b 	bl	8009648 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025d2:	f7ff f8d1 	bl	8001778 <main>

080025d6 <LoopForever>:

LoopForever:
    b LoopForever
 80025d6:	e7fe      	b.n	80025d6 <LoopForever>
  ldr   r0, =_estack
 80025d8:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 80025dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025e0:	20000268 	.word	0x20000268
  ldr r2, =_sidata
 80025e4:	0801e99c 	.word	0x0801e99c
  ldr r2, =_sbss
 80025e8:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 80025ec:	20001fb8 	.word	0x20001fb8

080025f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025f0:	e7fe      	b.n	80025f0 <ADC1_2_IRQHandler>

080025f2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80025f8:	2300      	movs	r3, #0
 80025fa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025fc:	2003      	movs	r0, #3
 80025fe:	f001 fc5f 	bl	8003ec0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002602:	200f      	movs	r0, #15
 8002604:	f000 f80e 	bl	8002624 <HAL_InitTick>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d002      	beq.n	8002614 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	71fb      	strb	r3, [r7, #7]
 8002612:	e001      	b.n	8002618 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002614:	f7ff fca2 	bl	8001f5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002618:	79fb      	ldrb	r3, [r7, #7]

}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
	...

08002624 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800262c:	2300      	movs	r3, #0
 800262e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002630:	4b16      	ldr	r3, [pc, #88]	@ (800268c <HAL_InitTick+0x68>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d022      	beq.n	800267e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002638:	4b15      	ldr	r3, [pc, #84]	@ (8002690 <HAL_InitTick+0x6c>)
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	4b13      	ldr	r3, [pc, #76]	@ (800268c <HAL_InitTick+0x68>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002644:	fbb1 f3f3 	udiv	r3, r1, r3
 8002648:	fbb2 f3f3 	udiv	r3, r2, r3
 800264c:	4618      	mov	r0, r3
 800264e:	f001 fc6a 	bl	8003f26 <HAL_SYSTICK_Config>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d10f      	bne.n	8002678 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b0f      	cmp	r3, #15
 800265c:	d809      	bhi.n	8002672 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800265e:	2200      	movs	r2, #0
 8002660:	6879      	ldr	r1, [r7, #4]
 8002662:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002666:	f001 fc36 	bl	8003ed6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800266a:	4a0a      	ldr	r2, [pc, #40]	@ (8002694 <HAL_InitTick+0x70>)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6013      	str	r3, [r2, #0]
 8002670:	e007      	b.n	8002682 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	73fb      	strb	r3, [r7, #15]
 8002676:	e004      	b.n	8002682 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	73fb      	strb	r3, [r7, #15]
 800267c:	e001      	b.n	8002682 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002682:	7bfb      	ldrb	r3, [r7, #15]
}
 8002684:	4618      	mov	r0, r3
 8002686:	3710      	adds	r7, #16
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	2000009c 	.word	0x2000009c
 8002690:	20000094 	.word	0x20000094
 8002694:	20000098 	.word	0x20000098

08002698 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800269c:	4b05      	ldr	r3, [pc, #20]	@ (80026b4 <HAL_IncTick+0x1c>)
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	4b05      	ldr	r3, [pc, #20]	@ (80026b8 <HAL_IncTick+0x20>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4413      	add	r3, r2
 80026a6:	4a03      	ldr	r2, [pc, #12]	@ (80026b4 <HAL_IncTick+0x1c>)
 80026a8:	6013      	str	r3, [r2, #0]
}
 80026aa:	bf00      	nop
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	20001e68 	.word	0x20001e68
 80026b8:	2000009c 	.word	0x2000009c

080026bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  return uwTick;
 80026c0:	4b03      	ldr	r3, [pc, #12]	@ (80026d0 <HAL_GetTick+0x14>)
 80026c2:	681b      	ldr	r3, [r3, #0]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	20001e68 	.word	0x20001e68

080026d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026dc:	f7ff ffee 	bl	80026bc <HAL_GetTick>
 80026e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026ec:	d004      	beq.n	80026f8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ee:	4b09      	ldr	r3, [pc, #36]	@ (8002714 <HAL_Delay+0x40>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	4413      	add	r3, r2
 80026f6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026f8:	bf00      	nop
 80026fa:	f7ff ffdf 	bl	80026bc <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	429a      	cmp	r2, r3
 8002708:	d8f7      	bhi.n	80026fa <HAL_Delay+0x26>
  {
  }
}
 800270a:	bf00      	nop
 800270c:	bf00      	nop
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	2000009c 	.word	0x2000009c

08002718 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	431a      	orrs	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	609a      	str	r2, [r3, #8]
}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800273e:	b480      	push	{r7}
 8002740:	b083      	sub	sp, #12
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
 8002746:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	431a      	orrs	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	609a      	str	r2, [r3, #8]
}
 8002758:	bf00      	nop
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002774:	4618      	mov	r0, r3
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002780:	b480      	push	{r7}
 8002782:	b087      	sub	sp, #28
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
 800278c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	3360      	adds	r3, #96	@ 0x60
 8002792:	461a      	mov	r2, r3
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	4b08      	ldr	r3, [pc, #32]	@ (80027c4 <LL_ADC_SetOffset+0x44>)
 80027a2:	4013      	ands	r3, r2
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	4313      	orrs	r3, r2
 80027b0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80027b8:	bf00      	nop
 80027ba:	371c      	adds	r7, #28
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr
 80027c4:	03fff000 	.word	0x03fff000

080027c8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	3360      	adds	r3, #96	@ 0x60
 80027d6:	461a      	mov	r2, r3
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	4413      	add	r3, r2
 80027de:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b087      	sub	sp, #28
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	3360      	adds	r3, #96	@ 0x60
 8002804:	461a      	mov	r2, r3
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	4413      	add	r3, r2
 800280c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	431a      	orrs	r2, r3
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800281e:	bf00      	nop
 8002820:	371c      	adds	r7, #28
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr

0800282a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800282a:	b480      	push	{r7}
 800282c:	b087      	sub	sp, #28
 800282e:	af00      	add	r7, sp, #0
 8002830:	60f8      	str	r0, [r7, #12]
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	3360      	adds	r3, #96	@ 0x60
 800283a:	461a      	mov	r2, r3
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	4413      	add	r3, r2
 8002842:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	431a      	orrs	r2, r3
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002854:	bf00      	nop
 8002856:	371c      	adds	r7, #28
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002860:	b480      	push	{r7}
 8002862:	b087      	sub	sp, #28
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	3360      	adds	r3, #96	@ 0x60
 8002870:	461a      	mov	r2, r3
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	4413      	add	r3, r2
 8002878:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	431a      	orrs	r2, r3
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800288a:	bf00      	nop
 800288c:	371c      	adds	r7, #28
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002896:	b480      	push	{r7}
 8002898:	b083      	sub	sp, #12
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
 800289e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	431a      	orrs	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	615a      	str	r2, [r3, #20]
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80028d0:	2301      	movs	r3, #1
 80028d2:	e000      	b.n	80028d6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr

080028e2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80028e2:	b480      	push	{r7}
 80028e4:	b087      	sub	sp, #28
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	60f8      	str	r0, [r7, #12]
 80028ea:	60b9      	str	r1, [r7, #8]
 80028ec:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	3330      	adds	r3, #48	@ 0x30
 80028f2:	461a      	mov	r2, r3
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	0a1b      	lsrs	r3, r3, #8
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	f003 030c 	and.w	r3, r3, #12
 80028fe:	4413      	add	r3, r2
 8002900:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	f003 031f 	and.w	r3, r3, #31
 800290c:	211f      	movs	r1, #31
 800290e:	fa01 f303 	lsl.w	r3, r1, r3
 8002912:	43db      	mvns	r3, r3
 8002914:	401a      	ands	r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	0e9b      	lsrs	r3, r3, #26
 800291a:	f003 011f 	and.w	r1, r3, #31
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	f003 031f 	and.w	r3, r3, #31
 8002924:	fa01 f303 	lsl.w	r3, r1, r3
 8002928:	431a      	orrs	r2, r3
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800292e:	bf00      	nop
 8002930:	371c      	adds	r7, #28
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr

0800293a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800293a:	b480      	push	{r7}
 800293c:	b087      	sub	sp, #28
 800293e:	af00      	add	r7, sp, #0
 8002940:	60f8      	str	r0, [r7, #12]
 8002942:	60b9      	str	r1, [r7, #8]
 8002944:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	3314      	adds	r3, #20
 800294a:	461a      	mov	r2, r3
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	0e5b      	lsrs	r3, r3, #25
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	f003 0304 	and.w	r3, r3, #4
 8002956:	4413      	add	r3, r2
 8002958:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	0d1b      	lsrs	r3, r3, #20
 8002962:	f003 031f 	and.w	r3, r3, #31
 8002966:	2107      	movs	r1, #7
 8002968:	fa01 f303 	lsl.w	r3, r1, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	401a      	ands	r2, r3
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	0d1b      	lsrs	r3, r3, #20
 8002974:	f003 031f 	and.w	r3, r3, #31
 8002978:	6879      	ldr	r1, [r7, #4]
 800297a:	fa01 f303 	lsl.w	r3, r1, r3
 800297e:	431a      	orrs	r2, r3
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002984:	bf00      	nop
 8002986:	371c      	adds	r7, #28
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a8:	43db      	mvns	r3, r3
 80029aa:	401a      	ands	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f003 0318 	and.w	r3, r3, #24
 80029b2:	4908      	ldr	r1, [pc, #32]	@ (80029d4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80029b4:	40d9      	lsrs	r1, r3
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	400b      	ands	r3, r1
 80029ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029be:	431a      	orrs	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80029c6:	bf00      	nop
 80029c8:	3714      	adds	r7, #20
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	0007ffff 	.word	0x0007ffff

080029d8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 031f 	and.w	r3, r3, #31
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002a04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6093      	str	r3, [r2, #8]
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a2c:	d101      	bne.n	8002a32 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e000      	b.n	8002a34 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002a50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a54:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a7c:	d101      	bne.n	8002a82 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e000      	b.n	8002a84 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002aa0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aa4:	f043 0201 	orr.w	r2, r3, #1
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d101      	bne.n	8002ad0 <LL_ADC_IsEnabled+0x18>
 8002acc:	2301      	movs	r3, #1
 8002ace:	e000      	b.n	8002ad2 <LL_ADC_IsEnabled+0x1a>
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr

08002ade <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b083      	sub	sp, #12
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002aee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002af2:	f043 0204 	orr.w	r2, r3, #4
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr

08002b06 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b06:	b480      	push	{r7}
 8002b08:	b083      	sub	sp, #12
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f003 0304 	and.w	r3, r3, #4
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d101      	bne.n	8002b1e <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e000      	b.n	8002b20 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f003 0308 	and.w	r3, r3, #8
 8002b3c:	2b08      	cmp	r3, #8
 8002b3e:	d101      	bne.n	8002b44 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b40:	2301      	movs	r3, #1
 8002b42:	e000      	b.n	8002b46 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
	...

08002b54 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b54:	b590      	push	{r4, r7, lr}
 8002b56:	b089      	sub	sp, #36	@ 0x24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002b60:	2300      	movs	r3, #0
 8002b62:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e19b      	b.n	8002ea6 <HAL_ADC_Init+0x352>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d109      	bne.n	8002b90 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f7ff fa11 	bl	8001fa4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff ff3f 	bl	8002a18 <LL_ADC_IsDeepPowerDownEnabled>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d004      	beq.n	8002baa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7ff ff25 	bl	80029f4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7ff ff5a 	bl	8002a68 <LL_ADC_IsInternalRegulatorEnabled>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d115      	bne.n	8002be6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7ff ff3e 	bl	8002a40 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bc4:	4b97      	ldr	r3, [pc, #604]	@ (8002e24 <HAL_ADC_Init+0x2d0>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	099b      	lsrs	r3, r3, #6
 8002bca:	4a97      	ldr	r2, [pc, #604]	@ (8002e28 <HAL_ADC_Init+0x2d4>)
 8002bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd0:	099b      	lsrs	r3, r3, #6
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002bd8:	e002      	b.n	8002be0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f9      	bne.n	8002bda <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff ff3c 	bl	8002a68 <LL_ADC_IsInternalRegulatorEnabled>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10d      	bne.n	8002c12 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfa:	f043 0210 	orr.w	r2, r3, #16
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c06:	f043 0201 	orr.w	r2, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff ff75 	bl	8002b06 <LL_ADC_REG_IsConversionOngoing>
 8002c1c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c22:	f003 0310 	and.w	r3, r3, #16
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f040 8134 	bne.w	8002e94 <HAL_ADC_Init+0x340>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f040 8130 	bne.w	8002e94 <HAL_ADC_Init+0x340>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c38:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002c3c:	f043 0202 	orr.w	r2, r3, #2
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff ff35 	bl	8002ab8 <LL_ADC_IsEnabled>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d137      	bne.n	8002cc4 <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c5c:	d004      	beq.n	8002c68 <HAL_ADC_Init+0x114>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a72      	ldr	r2, [pc, #456]	@ (8002e2c <HAL_ADC_Init+0x2d8>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d10f      	bne.n	8002c88 <HAL_ADC_Init+0x134>
 8002c68:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002c6c:	f7ff ff24 	bl	8002ab8 <LL_ADC_IsEnabled>
 8002c70:	4604      	mov	r4, r0
 8002c72:	486e      	ldr	r0, [pc, #440]	@ (8002e2c <HAL_ADC_Init+0x2d8>)
 8002c74:	f7ff ff20 	bl	8002ab8 <LL_ADC_IsEnabled>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	4323      	orrs	r3, r4
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	bf0c      	ite	eq
 8002c80:	2301      	moveq	r3, #1
 8002c82:	2300      	movne	r3, #0
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	e008      	b.n	8002c9a <HAL_ADC_Init+0x146>
 8002c88:	4869      	ldr	r0, [pc, #420]	@ (8002e30 <HAL_ADC_Init+0x2dc>)
 8002c8a:	f7ff ff15 	bl	8002ab8 <LL_ADC_IsEnabled>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	bf0c      	ite	eq
 8002c94:	2301      	moveq	r3, #1
 8002c96:	2300      	movne	r3, #0
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d012      	beq.n	8002cc4 <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ca6:	d004      	beq.n	8002cb2 <HAL_ADC_Init+0x15e>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a5f      	ldr	r2, [pc, #380]	@ (8002e2c <HAL_ADC_Init+0x2d8>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d101      	bne.n	8002cb6 <HAL_ADC_Init+0x162>
 8002cb2:	4a60      	ldr	r2, [pc, #384]	@ (8002e34 <HAL_ADC_Init+0x2e0>)
 8002cb4:	e000      	b.n	8002cb8 <HAL_ADC_Init+0x164>
 8002cb6:	4a60      	ldr	r2, [pc, #384]	@ (8002e38 <HAL_ADC_Init+0x2e4>)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	4610      	mov	r0, r2
 8002cc0:	f7ff fd2a 	bl	8002718 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	7f5b      	ldrb	r3, [r3, #29]
 8002cc8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002cce:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002cd4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002cda:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ce2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d106      	bne.n	8002d00 <HAL_ADC_Init+0x1ac>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	045b      	lsls	r3, r3, #17
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d009      	beq.n	8002d1c <HAL_ADC_Init+0x1c8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d14:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68da      	ldr	r2, [r3, #12]
 8002d22:	4b46      	ldr	r3, [pc, #280]	@ (8002e3c <HAL_ADC_Init+0x2e8>)
 8002d24:	4013      	ands	r3, r2
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	6812      	ldr	r2, [r2, #0]
 8002d2a:	69b9      	ldr	r1, [r7, #24]
 8002d2c:	430b      	orrs	r3, r1
 8002d2e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7ff feee 	bl	8002b2c <LL_ADC_INJ_IsConversionOngoing>
 8002d50:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d17b      	bne.n	8002e50 <HAL_ADC_Init+0x2fc>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d178      	bne.n	8002e50 <HAL_ADC_Init+0x2fc>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d62:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d6a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d7a:	f023 0302 	bic.w	r3, r3, #2
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	6812      	ldr	r2, [r2, #0]
 8002d82:	69b9      	ldr	r1, [r7, #24]
 8002d84:	430b      	orrs	r3, r1
 8002d86:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	691b      	ldr	r3, [r3, #16]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d017      	beq.n	8002dc0 <HAL_ADC_Init+0x26c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	691a      	ldr	r2, [r3, #16]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002d9e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002da8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002dac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6911      	ldr	r1, [r2, #16]
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	6812      	ldr	r2, [r2, #0]
 8002db8:	430b      	orrs	r3, r1
 8002dba:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002dbe:	e013      	b.n	8002de8 <HAL_ADC_Init+0x294>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	691a      	ldr	r2, [r3, #16]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002dce:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	6812      	ldr	r2, [r2, #0]
 8002ddc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002de0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002de4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d126      	bne.n	8002e40 <HAL_ADC_Init+0x2ec>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002dfc:	f023 0304 	bic.w	r3, r3, #4
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e08:	4311      	orrs	r1, r2
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002e0e:	4311      	orrs	r1, r2
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e14:	430a      	orrs	r2, r1
 8002e16:	431a      	orrs	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f042 0201 	orr.w	r2, r2, #1
 8002e20:	611a      	str	r2, [r3, #16]
 8002e22:	e015      	b.n	8002e50 <HAL_ADC_Init+0x2fc>
 8002e24:	20000094 	.word	0x20000094
 8002e28:	053e2d63 	.word	0x053e2d63
 8002e2c:	50000100 	.word	0x50000100
 8002e30:	50000400 	.word	0x50000400
 8002e34:	50000300 	.word	0x50000300
 8002e38:	50000700 	.word	0x50000700
 8002e3c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	691a      	ldr	r2, [r3, #16]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f022 0201 	bic.w	r2, r2, #1
 8002e4e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d10c      	bne.n	8002e72 <HAL_ADC_Init+0x31e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5e:	f023 010f 	bic.w	r1, r3, #15
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a1b      	ldr	r3, [r3, #32]
 8002e66:	1e5a      	subs	r2, r3, #1
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e70:	e007      	b.n	8002e82 <HAL_ADC_Init+0x32e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f022 020f 	bic.w	r2, r2, #15
 8002e80:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e86:	f023 0303 	bic.w	r3, r3, #3
 8002e8a:	f043 0201 	orr.w	r2, r3, #1
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e92:	e007      	b.n	8002ea4 <HAL_ADC_Init+0x350>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e98:	f043 0210 	orr.w	r2, r3, #16
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ea4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3724      	adds	r7, #36	@ 0x24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd90      	pop	{r4, r7, pc}
 8002eae:	bf00      	nop

08002eb0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ec4:	d004      	beq.n	8002ed0 <HAL_ADC_Start_DMA+0x20>
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a57      	ldr	r2, [pc, #348]	@ (8003028 <HAL_ADC_Start_DMA+0x178>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d101      	bne.n	8002ed4 <HAL_ADC_Start_DMA+0x24>
 8002ed0:	4b56      	ldr	r3, [pc, #344]	@ (800302c <HAL_ADC_Start_DMA+0x17c>)
 8002ed2:	e000      	b.n	8002ed6 <HAL_ADC_Start_DMA+0x26>
 8002ed4:	4b56      	ldr	r3, [pc, #344]	@ (8003030 <HAL_ADC_Start_DMA+0x180>)
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff fd7e 	bl	80029d8 <LL_ADC_GetMultimode>
 8002edc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff fe0f 	bl	8002b06 <LL_ADC_REG_IsConversionOngoing>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f040 8094 	bne.w	8003018 <HAL_ADC_Start_DMA+0x168>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d101      	bne.n	8002efe <HAL_ADC_Start_DMA+0x4e>
 8002efa:	2302      	movs	r3, #2
 8002efc:	e08f      	b.n	800301e <HAL_ADC_Start_DMA+0x16e>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a4a      	ldr	r2, [pc, #296]	@ (8003034 <HAL_ADC_Start_DMA+0x184>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d008      	beq.n	8002f22 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d005      	beq.n	8002f22 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	2b05      	cmp	r3, #5
 8002f1a:	d002      	beq.n	8002f22 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	2b09      	cmp	r3, #9
 8002f20:	d173      	bne.n	800300a <HAL_ADC_Start_DMA+0x15a>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 fcc4 	bl	80038b0 <ADC_Enable>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002f2c:	7dfb      	ldrb	r3, [r7, #23]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d166      	bne.n	8003000 <HAL_ADC_Start_DMA+0x150>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f36:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f3a:	f023 0301 	bic.w	r3, r3, #1
 8002f3e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a37      	ldr	r2, [pc, #220]	@ (8003028 <HAL_ADC_Start_DMA+0x178>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d002      	beq.n	8002f56 <HAL_ADC_Start_DMA+0xa6>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	e001      	b.n	8002f5a <HAL_ADC_Start_DMA+0xaa>
 8002f56:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	6812      	ldr	r2, [r2, #0]
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d002      	beq.n	8002f68 <HAL_ADC_Start_DMA+0xb8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d105      	bne.n	8002f74 <HAL_ADC_Start_DMA+0xc4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f6c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d006      	beq.n	8002f8e <HAL_ADC_Start_DMA+0xde>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f84:	f023 0206 	bic.w	r2, r3, #6
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	661a      	str	r2, [r3, #96]	@ 0x60
 8002f8c:	e002      	b.n	8002f94 <HAL_ADC_Start_DMA+0xe4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f98:	4a27      	ldr	r2, [pc, #156]	@ (8003038 <HAL_ADC_Start_DMA+0x188>)
 8002f9a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa0:	4a26      	ldr	r2, [pc, #152]	@ (800303c <HAL_ADC_Start_DMA+0x18c>)
 8002fa2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa8:	4a25      	ldr	r2, [pc, #148]	@ (8003040 <HAL_ADC_Start_DMA+0x190>)
 8002faa:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	221c      	movs	r2, #28
 8002fb2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f042 0210 	orr.w	r2, r2, #16
 8002fca:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f042 0201 	orr.w	r2, r2, #1
 8002fda:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	3340      	adds	r3, #64	@ 0x40
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f001 fba8 	bl	8004740 <HAL_DMA_Start_IT>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff fd70 	bl	8002ade <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002ffe:	e00d      	b.n	800301c <HAL_ADC_Start_DMA+0x16c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003008:	e008      	b.n	800301c <HAL_ADC_Start_DMA+0x16c>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003016:	e001      	b.n	800301c <HAL_ADC_Start_DMA+0x16c>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003018:	2302      	movs	r3, #2
 800301a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800301c:	7dfb      	ldrb	r3, [r7, #23]
}
 800301e:	4618      	mov	r0, r3
 8003020:	3718      	adds	r7, #24
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	50000100 	.word	0x50000100
 800302c:	50000300 	.word	0x50000300
 8003030:	50000700 	.word	0x50000700
 8003034:	50000400 	.word	0x50000400
 8003038:	080039dd 	.word	0x080039dd
 800303c:	08003ab5 	.word	0x08003ab5
 8003040:	08003ad1 	.word	0x08003ad1

08003044 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b0b6      	sub	sp, #216	@ 0xd8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003062:	2300      	movs	r3, #0
 8003064:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003068:	2300      	movs	r3, #0
 800306a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003072:	2b01      	cmp	r3, #1
 8003074:	d102      	bne.n	800307c <HAL_ADC_ConfigChannel+0x24>
 8003076:	2302      	movs	r3, #2
 8003078:	f000 bc04 	b.w	8003884 <HAL_ADC_ConfigChannel+0x82c>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4618      	mov	r0, r3
 800308a:	f7ff fd3c 	bl	8002b06 <LL_ADC_REG_IsConversionOngoing>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	f040 83e8 	bne.w	8003866 <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6818      	ldr	r0, [r3, #0]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	6859      	ldr	r1, [r3, #4]
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	461a      	mov	r2, r3
 80030a4:	f7ff fc1d 	bl	80028e2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7ff fd2a 	bl	8002b06 <LL_ADC_REG_IsConversionOngoing>
 80030b2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff fd36 	bl	8002b2c <LL_ADC_INJ_IsConversionOngoing>
 80030c0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030c4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f040 81d9 	bne.w	8003480 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f040 81d4 	bne.w	8003480 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80030e0:	d10f      	bne.n	8003102 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6818      	ldr	r0, [r3, #0]
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2200      	movs	r2, #0
 80030ec:	4619      	mov	r1, r3
 80030ee:	f7ff fc24 	bl	800293a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7ff fbcb 	bl	8002896 <LL_ADC_SetSamplingTimeCommonConfig>
 8003100:	e00e      	b.n	8003120 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6818      	ldr	r0, [r3, #0]
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	6819      	ldr	r1, [r3, #0]
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	461a      	mov	r2, r3
 8003110:	f7ff fc13 	bl	800293a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2100      	movs	r1, #0
 800311a:	4618      	mov	r0, r3
 800311c:	f7ff fbbb 	bl	8002896 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	695a      	ldr	r2, [r3, #20]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	08db      	lsrs	r3, r3, #3
 800312c:	f003 0303 	and.w	r3, r3, #3
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	2b04      	cmp	r3, #4
 8003140:	d022      	beq.n	8003188 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6818      	ldr	r0, [r3, #0]
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	6919      	ldr	r1, [r3, #16]
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003152:	f7ff fb15 	bl	8002780 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6818      	ldr	r0, [r3, #0]
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	6919      	ldr	r1, [r3, #16]
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	461a      	mov	r2, r3
 8003164:	f7ff fb61 	bl	800282a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6818      	ldr	r0, [r3, #0]
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003174:	2b01      	cmp	r3, #1
 8003176:	d102      	bne.n	800317e <HAL_ADC_ConfigChannel+0x126>
 8003178:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800317c:	e000      	b.n	8003180 <HAL_ADC_ConfigChannel+0x128>
 800317e:	2300      	movs	r3, #0
 8003180:	461a      	mov	r2, r3
 8003182:	f7ff fb6d 	bl	8002860 <LL_ADC_SetOffsetSaturation>
 8003186:	e17b      	b.n	8003480 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2100      	movs	r1, #0
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff fb1a 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 8003194:	4603      	mov	r3, r0
 8003196:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10a      	bne.n	80031b4 <HAL_ADC_ConfigChannel+0x15c>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2100      	movs	r1, #0
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7ff fb0f 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 80031aa:	4603      	mov	r3, r0
 80031ac:	0e9b      	lsrs	r3, r3, #26
 80031ae:	f003 021f 	and.w	r2, r3, #31
 80031b2:	e01e      	b.n	80031f2 <HAL_ADC_ConfigChannel+0x19a>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2100      	movs	r1, #0
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7ff fb04 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 80031c0:	4603      	mov	r3, r0
 80031c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80031ca:	fa93 f3a3 	rbit	r3, r3
 80031ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80031d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80031da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d101      	bne.n	80031e6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80031e2:	2320      	movs	r3, #32
 80031e4:	e004      	b.n	80031f0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80031e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80031ea:	fab3 f383 	clz	r3, r3
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d105      	bne.n	800320a <HAL_ADC_ConfigChannel+0x1b2>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	0e9b      	lsrs	r3, r3, #26
 8003204:	f003 031f 	and.w	r3, r3, #31
 8003208:	e018      	b.n	800323c <HAL_ADC_ConfigChannel+0x1e4>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003212:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003216:	fa93 f3a3 	rbit	r3, r3
 800321a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800321e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003222:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003226:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800322e:	2320      	movs	r3, #32
 8003230:	e004      	b.n	800323c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003232:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003236:	fab3 f383 	clz	r3, r3
 800323a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800323c:	429a      	cmp	r2, r3
 800323e:	d106      	bne.n	800324e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2200      	movs	r2, #0
 8003246:	2100      	movs	r1, #0
 8003248:	4618      	mov	r0, r3
 800324a:	f7ff fad3 	bl	80027f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2101      	movs	r1, #1
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff fab7 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 800325a:	4603      	mov	r3, r0
 800325c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10a      	bne.n	800327a <HAL_ADC_ConfigChannel+0x222>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2101      	movs	r1, #1
 800326a:	4618      	mov	r0, r3
 800326c:	f7ff faac 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 8003270:	4603      	mov	r3, r0
 8003272:	0e9b      	lsrs	r3, r3, #26
 8003274:	f003 021f 	and.w	r2, r3, #31
 8003278:	e01e      	b.n	80032b8 <HAL_ADC_ConfigChannel+0x260>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2101      	movs	r1, #1
 8003280:	4618      	mov	r0, r3
 8003282:	f7ff faa1 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 8003286:	4603      	mov	r3, r0
 8003288:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003290:	fa93 f3a3 	rbit	r3, r3
 8003294:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003298:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800329c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80032a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d101      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80032a8:	2320      	movs	r3, #32
 80032aa:	e004      	b.n	80032b6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80032ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032b0:	fab3 f383 	clz	r3, r3
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d105      	bne.n	80032d0 <HAL_ADC_ConfigChannel+0x278>
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	0e9b      	lsrs	r3, r3, #26
 80032ca:	f003 031f 	and.w	r3, r3, #31
 80032ce:	e018      	b.n	8003302 <HAL_ADC_ConfigChannel+0x2aa>
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032dc:	fa93 f3a3 	rbit	r3, r3
 80032e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80032e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80032ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d101      	bne.n	80032f8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80032f4:	2320      	movs	r3, #32
 80032f6:	e004      	b.n	8003302 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80032f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80032fc:	fab3 f383 	clz	r3, r3
 8003300:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003302:	429a      	cmp	r2, r3
 8003304:	d106      	bne.n	8003314 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2200      	movs	r2, #0
 800330c:	2101      	movs	r1, #1
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff fa70 	bl	80027f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2102      	movs	r1, #2
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff fa54 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 8003320:	4603      	mov	r3, r0
 8003322:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10a      	bne.n	8003340 <HAL_ADC_ConfigChannel+0x2e8>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2102      	movs	r1, #2
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff fa49 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 8003336:	4603      	mov	r3, r0
 8003338:	0e9b      	lsrs	r3, r3, #26
 800333a:	f003 021f 	and.w	r2, r3, #31
 800333e:	e01e      	b.n	800337e <HAL_ADC_ConfigChannel+0x326>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2102      	movs	r1, #2
 8003346:	4618      	mov	r0, r3
 8003348:	f7ff fa3e 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 800334c:	4603      	mov	r3, r0
 800334e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003352:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003356:	fa93 f3a3 	rbit	r3, r3
 800335a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800335e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003362:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003366:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800336e:	2320      	movs	r3, #32
 8003370:	e004      	b.n	800337c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003372:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003376:	fab3 f383 	clz	r3, r3
 800337a:	b2db      	uxtb	r3, r3
 800337c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003386:	2b00      	cmp	r3, #0
 8003388:	d105      	bne.n	8003396 <HAL_ADC_ConfigChannel+0x33e>
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	0e9b      	lsrs	r3, r3, #26
 8003390:	f003 031f 	and.w	r3, r3, #31
 8003394:	e016      	b.n	80033c4 <HAL_ADC_ConfigChannel+0x36c>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033a2:	fa93 f3a3 	rbit	r3, r3
 80033a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80033a8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80033ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80033b6:	2320      	movs	r3, #32
 80033b8:	e004      	b.n	80033c4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80033ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033be:	fab3 f383 	clz	r3, r3
 80033c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d106      	bne.n	80033d6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2200      	movs	r2, #0
 80033ce:	2102      	movs	r1, #2
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7ff fa0f 	bl	80027f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2103      	movs	r1, #3
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff f9f3 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 80033e2:	4603      	mov	r3, r0
 80033e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d10a      	bne.n	8003402 <HAL_ADC_ConfigChannel+0x3aa>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2103      	movs	r1, #3
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff f9e8 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 80033f8:	4603      	mov	r3, r0
 80033fa:	0e9b      	lsrs	r3, r3, #26
 80033fc:	f003 021f 	and.w	r2, r3, #31
 8003400:	e017      	b.n	8003432 <HAL_ADC_ConfigChannel+0x3da>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2103      	movs	r1, #3
 8003408:	4618      	mov	r0, r3
 800340a:	f7ff f9dd 	bl	80027c8 <LL_ADC_GetOffsetChannel>
 800340e:	4603      	mov	r3, r0
 8003410:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003412:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003414:	fa93 f3a3 	rbit	r3, r3
 8003418:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800341a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800341c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800341e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003424:	2320      	movs	r3, #32
 8003426:	e003      	b.n	8003430 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003428:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800342a:	fab3 f383 	clz	r3, r3
 800342e:	b2db      	uxtb	r3, r3
 8003430:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800343a:	2b00      	cmp	r3, #0
 800343c:	d105      	bne.n	800344a <HAL_ADC_ConfigChannel+0x3f2>
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	0e9b      	lsrs	r3, r3, #26
 8003444:	f003 031f 	and.w	r3, r3, #31
 8003448:	e011      	b.n	800346e <HAL_ADC_ConfigChannel+0x416>
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003450:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003452:	fa93 f3a3 	rbit	r3, r3
 8003456:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003458:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800345a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800345c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003462:	2320      	movs	r3, #32
 8003464:	e003      	b.n	800346e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003466:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003468:	fab3 f383 	clz	r3, r3
 800346c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800346e:	429a      	cmp	r2, r3
 8003470:	d106      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2200      	movs	r2, #0
 8003478:	2103      	movs	r1, #3
 800347a:	4618      	mov	r0, r3
 800347c:	f7ff f9ba 	bl	80027f4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff fb17 	bl	8002ab8 <LL_ADC_IsEnabled>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	f040 813d 	bne.w	800370c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6818      	ldr	r0, [r3, #0]
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	6819      	ldr	r1, [r3, #0]
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	461a      	mov	r2, r3
 80034a0:	f7ff fa76 	bl	8002990 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	4aa2      	ldr	r2, [pc, #648]	@ (8003734 <HAL_ADC_ConfigChannel+0x6dc>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	f040 812e 	bne.w	800370c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d10b      	bne.n	80034d8 <HAL_ADC_ConfigChannel+0x480>
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	0e9b      	lsrs	r3, r3, #26
 80034c6:	3301      	adds	r3, #1
 80034c8:	f003 031f 	and.w	r3, r3, #31
 80034cc:	2b09      	cmp	r3, #9
 80034ce:	bf94      	ite	ls
 80034d0:	2301      	movls	r3, #1
 80034d2:	2300      	movhi	r3, #0
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	e019      	b.n	800350c <HAL_ADC_ConfigChannel+0x4b4>
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034e0:	fa93 f3a3 	rbit	r3, r3
 80034e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80034e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034e8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80034ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d101      	bne.n	80034f4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80034f0:	2320      	movs	r3, #32
 80034f2:	e003      	b.n	80034fc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80034f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034f6:	fab3 f383 	clz	r3, r3
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	3301      	adds	r3, #1
 80034fe:	f003 031f 	and.w	r3, r3, #31
 8003502:	2b09      	cmp	r3, #9
 8003504:	bf94      	ite	ls
 8003506:	2301      	movls	r3, #1
 8003508:	2300      	movhi	r3, #0
 800350a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800350c:	2b00      	cmp	r3, #0
 800350e:	d079      	beq.n	8003604 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003518:	2b00      	cmp	r3, #0
 800351a:	d107      	bne.n	800352c <HAL_ADC_ConfigChannel+0x4d4>
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	0e9b      	lsrs	r3, r3, #26
 8003522:	3301      	adds	r3, #1
 8003524:	069b      	lsls	r3, r3, #26
 8003526:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800352a:	e015      	b.n	8003558 <HAL_ADC_ConfigChannel+0x500>
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003532:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003534:	fa93 f3a3 	rbit	r3, r3
 8003538:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800353a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800353c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800353e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003540:	2b00      	cmp	r3, #0
 8003542:	d101      	bne.n	8003548 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003544:	2320      	movs	r3, #32
 8003546:	e003      	b.n	8003550 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003548:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800354a:	fab3 f383 	clz	r3, r3
 800354e:	b2db      	uxtb	r3, r3
 8003550:	3301      	adds	r3, #1
 8003552:	069b      	lsls	r3, r3, #26
 8003554:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003560:	2b00      	cmp	r3, #0
 8003562:	d109      	bne.n	8003578 <HAL_ADC_ConfigChannel+0x520>
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	0e9b      	lsrs	r3, r3, #26
 800356a:	3301      	adds	r3, #1
 800356c:	f003 031f 	and.w	r3, r3, #31
 8003570:	2101      	movs	r1, #1
 8003572:	fa01 f303 	lsl.w	r3, r1, r3
 8003576:	e017      	b.n	80035a8 <HAL_ADC_ConfigChannel+0x550>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003580:	fa93 f3a3 	rbit	r3, r3
 8003584:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003588:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800358a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003590:	2320      	movs	r3, #32
 8003592:	e003      	b.n	800359c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003594:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003596:	fab3 f383 	clz	r3, r3
 800359a:	b2db      	uxtb	r3, r3
 800359c:	3301      	adds	r3, #1
 800359e:	f003 031f 	and.w	r3, r3, #31
 80035a2:	2101      	movs	r1, #1
 80035a4:	fa01 f303 	lsl.w	r3, r1, r3
 80035a8:	ea42 0103 	orr.w	r1, r2, r3
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d10a      	bne.n	80035ce <HAL_ADC_ConfigChannel+0x576>
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	0e9b      	lsrs	r3, r3, #26
 80035be:	3301      	adds	r3, #1
 80035c0:	f003 021f 	and.w	r2, r3, #31
 80035c4:	4613      	mov	r3, r2
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	4413      	add	r3, r2
 80035ca:	051b      	lsls	r3, r3, #20
 80035cc:	e018      	b.n	8003600 <HAL_ADC_ConfigChannel+0x5a8>
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035d6:	fa93 f3a3 	rbit	r3, r3
 80035da:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80035dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80035e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80035e6:	2320      	movs	r3, #32
 80035e8:	e003      	b.n	80035f2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80035ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035ec:	fab3 f383 	clz	r3, r3
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	3301      	adds	r3, #1
 80035f4:	f003 021f 	and.w	r2, r3, #31
 80035f8:	4613      	mov	r3, r2
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	4413      	add	r3, r2
 80035fe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003600:	430b      	orrs	r3, r1
 8003602:	e07e      	b.n	8003702 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800360c:	2b00      	cmp	r3, #0
 800360e:	d107      	bne.n	8003620 <HAL_ADC_ConfigChannel+0x5c8>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	0e9b      	lsrs	r3, r3, #26
 8003616:	3301      	adds	r3, #1
 8003618:	069b      	lsls	r3, r3, #26
 800361a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800361e:	e015      	b.n	800364c <HAL_ADC_ConfigChannel+0x5f4>
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003628:	fa93 f3a3 	rbit	r3, r3
 800362c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800362e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003630:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003634:	2b00      	cmp	r3, #0
 8003636:	d101      	bne.n	800363c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003638:	2320      	movs	r3, #32
 800363a:	e003      	b.n	8003644 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800363c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363e:	fab3 f383 	clz	r3, r3
 8003642:	b2db      	uxtb	r3, r3
 8003644:	3301      	adds	r3, #1
 8003646:	069b      	lsls	r3, r3, #26
 8003648:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003654:	2b00      	cmp	r3, #0
 8003656:	d109      	bne.n	800366c <HAL_ADC_ConfigChannel+0x614>
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	0e9b      	lsrs	r3, r3, #26
 800365e:	3301      	adds	r3, #1
 8003660:	f003 031f 	and.w	r3, r3, #31
 8003664:	2101      	movs	r1, #1
 8003666:	fa01 f303 	lsl.w	r3, r1, r3
 800366a:	e017      	b.n	800369c <HAL_ADC_ConfigChannel+0x644>
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003672:	6a3b      	ldr	r3, [r7, #32]
 8003674:	fa93 f3a3 	rbit	r3, r3
 8003678:	61fb      	str	r3, [r7, #28]
  return result;
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800367e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003680:	2b00      	cmp	r3, #0
 8003682:	d101      	bne.n	8003688 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003684:	2320      	movs	r3, #32
 8003686:	e003      	b.n	8003690 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368a:	fab3 f383 	clz	r3, r3
 800368e:	b2db      	uxtb	r3, r3
 8003690:	3301      	adds	r3, #1
 8003692:	f003 031f 	and.w	r3, r3, #31
 8003696:	2101      	movs	r1, #1
 8003698:	fa01 f303 	lsl.w	r3, r1, r3
 800369c:	ea42 0103 	orr.w	r1, r2, r3
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d10d      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x670>
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	0e9b      	lsrs	r3, r3, #26
 80036b2:	3301      	adds	r3, #1
 80036b4:	f003 021f 	and.w	r2, r3, #31
 80036b8:	4613      	mov	r3, r2
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	4413      	add	r3, r2
 80036be:	3b1e      	subs	r3, #30
 80036c0:	051b      	lsls	r3, r3, #20
 80036c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80036c6:	e01b      	b.n	8003700 <HAL_ADC_ConfigChannel+0x6a8>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	fa93 f3a3 	rbit	r3, r3
 80036d4:	613b      	str	r3, [r7, #16]
  return result;
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80036e0:	2320      	movs	r3, #32
 80036e2:	e003      	b.n	80036ec <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	fab3 f383 	clz	r3, r3
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	3301      	adds	r3, #1
 80036ee:	f003 021f 	and.w	r2, r3, #31
 80036f2:	4613      	mov	r3, r2
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	4413      	add	r3, r2
 80036f8:	3b1e      	subs	r3, #30
 80036fa:	051b      	lsls	r3, r3, #20
 80036fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003700:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003706:	4619      	mov	r1, r3
 8003708:	f7ff f917 	bl	800293a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4b09      	ldr	r3, [pc, #36]	@ (8003738 <HAL_ADC_ConfigChannel+0x6e0>)
 8003712:	4013      	ands	r3, r2
 8003714:	2b00      	cmp	r3, #0
 8003716:	f000 80af 	beq.w	8003878 <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003722:	d004      	beq.n	800372e <HAL_ADC_ConfigChannel+0x6d6>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a04      	ldr	r2, [pc, #16]	@ (800373c <HAL_ADC_ConfigChannel+0x6e4>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d10a      	bne.n	8003744 <HAL_ADC_ConfigChannel+0x6ec>
 800372e:	4b04      	ldr	r3, [pc, #16]	@ (8003740 <HAL_ADC_ConfigChannel+0x6e8>)
 8003730:	e009      	b.n	8003746 <HAL_ADC_ConfigChannel+0x6ee>
 8003732:	bf00      	nop
 8003734:	407f0000 	.word	0x407f0000
 8003738:	80080000 	.word	0x80080000
 800373c:	50000100 	.word	0x50000100
 8003740:	50000300 	.word	0x50000300
 8003744:	4b51      	ldr	r3, [pc, #324]	@ (800388c <HAL_ADC_ConfigChannel+0x834>)
 8003746:	4618      	mov	r0, r3
 8003748:	f7ff f80c 	bl	8002764 <LL_ADC_GetCommonPathInternalCh>
 800374c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a4e      	ldr	r2, [pc, #312]	@ (8003890 <HAL_ADC_ConfigChannel+0x838>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d004      	beq.n	8003764 <HAL_ADC_ConfigChannel+0x70c>
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a4d      	ldr	r2, [pc, #308]	@ (8003894 <HAL_ADC_ConfigChannel+0x83c>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d134      	bne.n	80037ce <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003764:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003768:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d12e      	bne.n	80037ce <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003778:	d17e      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003782:	d004      	beq.n	800378e <HAL_ADC_ConfigChannel+0x736>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a43      	ldr	r2, [pc, #268]	@ (8003898 <HAL_ADC_ConfigChannel+0x840>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d101      	bne.n	8003792 <HAL_ADC_ConfigChannel+0x73a>
 800378e:	4a43      	ldr	r2, [pc, #268]	@ (800389c <HAL_ADC_ConfigChannel+0x844>)
 8003790:	e000      	b.n	8003794 <HAL_ADC_ConfigChannel+0x73c>
 8003792:	4a3e      	ldr	r2, [pc, #248]	@ (800388c <HAL_ADC_ConfigChannel+0x834>)
 8003794:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003798:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800379c:	4619      	mov	r1, r3
 800379e:	4610      	mov	r0, r2
 80037a0:	f7fe ffcd 	bl	800273e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037a4:	4b3e      	ldr	r3, [pc, #248]	@ (80038a0 <HAL_ADC_ConfigChannel+0x848>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	099b      	lsrs	r3, r3, #6
 80037aa:	4a3e      	ldr	r2, [pc, #248]	@ (80038a4 <HAL_ADC_ConfigChannel+0x84c>)
 80037ac:	fba2 2303 	umull	r2, r3, r2, r3
 80037b0:	099b      	lsrs	r3, r3, #6
 80037b2:	1c5a      	adds	r2, r3, #1
 80037b4:	4613      	mov	r3, r2
 80037b6:	005b      	lsls	r3, r3, #1
 80037b8:	4413      	add	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037be:	e002      	b.n	80037c6 <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	3b01      	subs	r3, #1
 80037c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d1f9      	bne.n	80037c0 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037cc:	e054      	b.n	8003878 <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a35      	ldr	r2, [pc, #212]	@ (80038a8 <HAL_ADC_ConfigChannel+0x850>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d120      	bne.n	800381a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80037d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d11a      	bne.n	800381a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037ec:	d144      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037f6:	d004      	beq.n	8003802 <HAL_ADC_ConfigChannel+0x7aa>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a26      	ldr	r2, [pc, #152]	@ (8003898 <HAL_ADC_ConfigChannel+0x840>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d101      	bne.n	8003806 <HAL_ADC_ConfigChannel+0x7ae>
 8003802:	4a26      	ldr	r2, [pc, #152]	@ (800389c <HAL_ADC_ConfigChannel+0x844>)
 8003804:	e000      	b.n	8003808 <HAL_ADC_ConfigChannel+0x7b0>
 8003806:	4a21      	ldr	r2, [pc, #132]	@ (800388c <HAL_ADC_ConfigChannel+0x834>)
 8003808:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800380c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003810:	4619      	mov	r1, r3
 8003812:	4610      	mov	r0, r2
 8003814:	f7fe ff93 	bl	800273e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003818:	e02e      	b.n	8003878 <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a23      	ldr	r2, [pc, #140]	@ (80038ac <HAL_ADC_ConfigChannel+0x854>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d129      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003824:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003828:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d123      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a18      	ldr	r2, [pc, #96]	@ (8003898 <HAL_ADC_ConfigChannel+0x840>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d01e      	beq.n	8003878 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003842:	d004      	beq.n	800384e <HAL_ADC_ConfigChannel+0x7f6>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a13      	ldr	r2, [pc, #76]	@ (8003898 <HAL_ADC_ConfigChannel+0x840>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d101      	bne.n	8003852 <HAL_ADC_ConfigChannel+0x7fa>
 800384e:	4a13      	ldr	r2, [pc, #76]	@ (800389c <HAL_ADC_ConfigChannel+0x844>)
 8003850:	e000      	b.n	8003854 <HAL_ADC_ConfigChannel+0x7fc>
 8003852:	4a0e      	ldr	r2, [pc, #56]	@ (800388c <HAL_ADC_ConfigChannel+0x834>)
 8003854:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003858:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800385c:	4619      	mov	r1, r3
 800385e:	4610      	mov	r0, r2
 8003860:	f7fe ff6d 	bl	800273e <LL_ADC_SetCommonPathInternalCh>
 8003864:	e008      	b.n	8003878 <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386a:	f043 0220 	orr.w	r2, r3, #32
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003880:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003884:	4618      	mov	r0, r3
 8003886:	37d8      	adds	r7, #216	@ 0xd8
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	50000700 	.word	0x50000700
 8003890:	c3210000 	.word	0xc3210000
 8003894:	90c00010 	.word	0x90c00010
 8003898:	50000100 	.word	0x50000100
 800389c:	50000300 	.word	0x50000300
 80038a0:	20000094 	.word	0x20000094
 80038a4:	053e2d63 	.word	0x053e2d63
 80038a8:	c7520000 	.word	0xc7520000
 80038ac:	cb840000 	.word	0xcb840000

080038b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80038b8:	2300      	movs	r3, #0
 80038ba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff f8f9 	bl	8002ab8 <LL_ADC_IsEnabled>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d176      	bne.n	80039ba <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689a      	ldr	r2, [r3, #8]
 80038d2:	4b3c      	ldr	r3, [pc, #240]	@ (80039c4 <ADC_Enable+0x114>)
 80038d4:	4013      	ands	r3, r2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00d      	beq.n	80038f6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038de:	f043 0210 	orr.w	r2, r3, #16
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ea:	f043 0201 	orr.w	r2, r3, #1
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e062      	b.n	80039bc <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7ff f8c8 	bl	8002a90 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003908:	d004      	beq.n	8003914 <ADC_Enable+0x64>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a2e      	ldr	r2, [pc, #184]	@ (80039c8 <ADC_Enable+0x118>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d101      	bne.n	8003918 <ADC_Enable+0x68>
 8003914:	4b2d      	ldr	r3, [pc, #180]	@ (80039cc <ADC_Enable+0x11c>)
 8003916:	e000      	b.n	800391a <ADC_Enable+0x6a>
 8003918:	4b2d      	ldr	r3, [pc, #180]	@ (80039d0 <ADC_Enable+0x120>)
 800391a:	4618      	mov	r0, r3
 800391c:	f7fe ff22 	bl	8002764 <LL_ADC_GetCommonPathInternalCh>
 8003920:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003922:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003926:	2b00      	cmp	r3, #0
 8003928:	d013      	beq.n	8003952 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800392a:	4b2a      	ldr	r3, [pc, #168]	@ (80039d4 <ADC_Enable+0x124>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	099b      	lsrs	r3, r3, #6
 8003930:	4a29      	ldr	r2, [pc, #164]	@ (80039d8 <ADC_Enable+0x128>)
 8003932:	fba2 2303 	umull	r2, r3, r2, r3
 8003936:	099b      	lsrs	r3, r3, #6
 8003938:	1c5a      	adds	r2, r3, #1
 800393a:	4613      	mov	r3, r2
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	4413      	add	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003944:	e002      	b.n	800394c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	3b01      	subs	r3, #1
 800394a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1f9      	bne.n	8003946 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003952:	f7fe feb3 	bl	80026bc <HAL_GetTick>
 8003956:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003958:	e028      	b.n	80039ac <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f7ff f8aa 	bl	8002ab8 <LL_ADC_IsEnabled>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d104      	bne.n	8003974 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4618      	mov	r0, r3
 8003970:	f7ff f88e 	bl	8002a90 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003974:	f7fe fea2 	bl	80026bc <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d914      	bls.n	80039ac <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b01      	cmp	r3, #1
 800398e:	d00d      	beq.n	80039ac <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003994:	f043 0210 	orr.w	r2, r3, #16
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039a0:	f043 0201 	orr.w	r2, r3, #1
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e007      	b.n	80039bc <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d1cf      	bne.n	800395a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3710      	adds	r7, #16
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	8000003f 	.word	0x8000003f
 80039c8:	50000100 	.word	0x50000100
 80039cc:	50000300 	.word	0x50000300
 80039d0:	50000700 	.word	0x50000700
 80039d4:	20000094 	.word	0x20000094
 80039d8:	053e2d63 	.word	0x053e2d63

080039dc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ee:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d14b      	bne.n	8003a8e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0308 	and.w	r3, r3, #8
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d021      	beq.n	8003a54 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7fe ff51 	bl	80028bc <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d032      	beq.n	8003a86 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d12b      	bne.n	8003a86 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a32:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d11f      	bne.n	8003a86 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a4a:	f043 0201 	orr.w	r2, r3, #1
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a52:	e018      	b.n	8003a86 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d111      	bne.n	8003a86 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a66:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d105      	bne.n	8003a86 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a7e:	f043 0201 	orr.w	r2, r3, #1
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f7fe f9f2 	bl	8001e70 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003a8c:	e00e      	b.n	8003aac <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a92:	f003 0310 	and.w	r3, r3, #16
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d003      	beq.n	8003aa2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f7ff fad2 	bl	8003044 <HAL_ADC_ErrorCallback>
}
 8003aa0:	e004      	b.n	8003aac <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	4798      	blx	r3
}
 8003aac:	bf00      	nop
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ac2:	68f8      	ldr	r0, [r7, #12]
 8003ac4:	f7fe f966 	bl	8001d94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ac8:	bf00      	nop
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003adc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aee:	f043 0204 	orr.w	r2, r3, #4
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f7ff faa4 	bl	8003044 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003afc:	bf00      	nop
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <LL_ADC_IsEnabled>:
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d101      	bne.n	8003b1c <LL_ADC_IsEnabled+0x18>
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e000      	b.n	8003b1e <LL_ADC_IsEnabled+0x1a>
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	370c      	adds	r7, #12
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr

08003b2a <LL_ADC_REG_IsConversionOngoing>:
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b083      	sub	sp, #12
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 0304 	and.w	r3, r3, #4
 8003b3a:	2b04      	cmp	r3, #4
 8003b3c:	d101      	bne.n	8003b42 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e000      	b.n	8003b44 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b42:	2300      	movs	r3, #0
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003b50:	b590      	push	{r4, r7, lr}
 8003b52:	b0a1      	sub	sp, #132	@ 0x84
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d101      	bne.n	8003b6e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003b6a:	2302      	movs	r3, #2
 8003b6c:	e0cb      	b.n	8003d06 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2201      	movs	r2, #1
 8003b72:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003b76:	2300      	movs	r3, #0
 8003b78:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b86:	d102      	bne.n	8003b8e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003b88:	4b61      	ldr	r3, [pc, #388]	@ (8003d10 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003b8a:	60bb      	str	r3, [r7, #8]
 8003b8c:	e001      	b.n	8003b92 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003b8e:	2300      	movs	r3, #0
 8003b90:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d10b      	bne.n	8003bb0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b9c:	f043 0220 	orr.w	r2, r3, #32
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e0aa      	b.n	8003d06 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7ff ffb9 	bl	8003b2a <LL_ADC_REG_IsConversionOngoing>
 8003bb8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7ff ffb3 	bl	8003b2a <LL_ADC_REG_IsConversionOngoing>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f040 808c 	bne.w	8003ce4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003bcc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	f040 8088 	bne.w	8003ce4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bdc:	d004      	beq.n	8003be8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a4b      	ldr	r2, [pc, #300]	@ (8003d10 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d101      	bne.n	8003bec <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8003be8:	4b4a      	ldr	r3, [pc, #296]	@ (8003d14 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 8003bea:	e000      	b.n	8003bee <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8003bec:	4b4a      	ldr	r3, [pc, #296]	@ (8003d18 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8003bee:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d041      	beq.n	8003c7c <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003bf8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	6859      	ldr	r1, [r3, #4]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003c0a:	035b      	lsls	r3, r3, #13
 8003c0c:	430b      	orrs	r3, r1
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c12:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c1c:	d004      	beq.n	8003c28 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a3b      	ldr	r2, [pc, #236]	@ (8003d10 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d10f      	bne.n	8003c48 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8003c28:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003c2c:	f7ff ff6a 	bl	8003b04 <LL_ADC_IsEnabled>
 8003c30:	4604      	mov	r4, r0
 8003c32:	4837      	ldr	r0, [pc, #220]	@ (8003d10 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003c34:	f7ff ff66 	bl	8003b04 <LL_ADC_IsEnabled>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	4323      	orrs	r3, r4
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	bf0c      	ite	eq
 8003c40:	2301      	moveq	r3, #1
 8003c42:	2300      	movne	r3, #0
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	e008      	b.n	8003c5a <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 8003c48:	4834      	ldr	r0, [pc, #208]	@ (8003d1c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8003c4a:	f7ff ff5b 	bl	8003b04 <LL_ADC_IsEnabled>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	bf0c      	ite	eq
 8003c54:	2301      	moveq	r3, #1
 8003c56:	2300      	movne	r3, #0
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d04c      	beq.n	8003cf8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003c5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003c66:	f023 030f 	bic.w	r3, r3, #15
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	6811      	ldr	r1, [r2, #0]
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	6892      	ldr	r2, [r2, #8]
 8003c72:	430a      	orrs	r2, r1
 8003c74:	431a      	orrs	r2, r3
 8003c76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c78:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c7a:	e03d      	b.n	8003cf8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003c7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c86:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c90:	d004      	beq.n	8003c9c <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a1e      	ldr	r2, [pc, #120]	@ (8003d10 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d10f      	bne.n	8003cbc <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8003c9c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003ca0:	f7ff ff30 	bl	8003b04 <LL_ADC_IsEnabled>
 8003ca4:	4604      	mov	r4, r0
 8003ca6:	481a      	ldr	r0, [pc, #104]	@ (8003d10 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003ca8:	f7ff ff2c 	bl	8003b04 <LL_ADC_IsEnabled>
 8003cac:	4603      	mov	r3, r0
 8003cae:	4323      	orrs	r3, r4
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	bf0c      	ite	eq
 8003cb4:	2301      	moveq	r3, #1
 8003cb6:	2300      	movne	r3, #0
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	e008      	b.n	8003cce <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 8003cbc:	4817      	ldr	r0, [pc, #92]	@ (8003d1c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8003cbe:	f7ff ff21 	bl	8003b04 <LL_ADC_IsEnabled>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	bf0c      	ite	eq
 8003cc8:	2301      	moveq	r3, #1
 8003cca:	2300      	movne	r3, #0
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d012      	beq.n	8003cf8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003cd2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003cda:	f023 030f 	bic.w	r3, r3, #15
 8003cde:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003ce0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ce2:	e009      	b.n	8003cf8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce8:	f043 0220 	orr.w	r2, r3, #32
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003cf6:	e000      	b.n	8003cfa <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003cf8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d02:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3784      	adds	r7, #132	@ 0x84
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd90      	pop	{r4, r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	50000100 	.word	0x50000100
 8003d14:	50000300 	.word	0x50000300
 8003d18:	50000700 	.word	0x50000700
 8003d1c:	50000400 	.word	0x50000400

08003d20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f003 0307 	and.w	r3, r3, #7
 8003d2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d30:	4b0c      	ldr	r3, [pc, #48]	@ (8003d64 <__NVIC_SetPriorityGrouping+0x44>)
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d36:	68ba      	ldr	r2, [r7, #8]
 8003d38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d52:	4a04      	ldr	r2, [pc, #16]	@ (8003d64 <__NVIC_SetPriorityGrouping+0x44>)
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	60d3      	str	r3, [r2, #12]
}
 8003d58:	bf00      	nop
 8003d5a:	3714      	adds	r7, #20
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr
 8003d64:	e000ed00 	.word	0xe000ed00

08003d68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d6c:	4b04      	ldr	r3, [pc, #16]	@ (8003d80 <__NVIC_GetPriorityGrouping+0x18>)
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	0a1b      	lsrs	r3, r3, #8
 8003d72:	f003 0307 	and.w	r3, r3, #7
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	e000ed00 	.word	0xe000ed00

08003d84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	db0b      	blt.n	8003dae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d96:	79fb      	ldrb	r3, [r7, #7]
 8003d98:	f003 021f 	and.w	r2, r3, #31
 8003d9c:	4907      	ldr	r1, [pc, #28]	@ (8003dbc <__NVIC_EnableIRQ+0x38>)
 8003d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da2:	095b      	lsrs	r3, r3, #5
 8003da4:	2001      	movs	r0, #1
 8003da6:	fa00 f202 	lsl.w	r2, r0, r2
 8003daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dae:	bf00      	nop
 8003db0:	370c      	adds	r7, #12
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	e000e100 	.word	0xe000e100

08003dc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	6039      	str	r1, [r7, #0]
 8003dca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	db0a      	blt.n	8003dea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	b2da      	uxtb	r2, r3
 8003dd8:	490c      	ldr	r1, [pc, #48]	@ (8003e0c <__NVIC_SetPriority+0x4c>)
 8003dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dde:	0112      	lsls	r2, r2, #4
 8003de0:	b2d2      	uxtb	r2, r2
 8003de2:	440b      	add	r3, r1
 8003de4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003de8:	e00a      	b.n	8003e00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	4908      	ldr	r1, [pc, #32]	@ (8003e10 <__NVIC_SetPriority+0x50>)
 8003df0:	79fb      	ldrb	r3, [r7, #7]
 8003df2:	f003 030f 	and.w	r3, r3, #15
 8003df6:	3b04      	subs	r3, #4
 8003df8:	0112      	lsls	r2, r2, #4
 8003dfa:	b2d2      	uxtb	r2, r2
 8003dfc:	440b      	add	r3, r1
 8003dfe:	761a      	strb	r2, [r3, #24]
}
 8003e00:	bf00      	nop
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr
 8003e0c:	e000e100 	.word	0xe000e100
 8003e10:	e000ed00 	.word	0xe000ed00

08003e14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b089      	sub	sp, #36	@ 0x24
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	f1c3 0307 	rsb	r3, r3, #7
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	bf28      	it	cs
 8003e32:	2304      	movcs	r3, #4
 8003e34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	3304      	adds	r3, #4
 8003e3a:	2b06      	cmp	r3, #6
 8003e3c:	d902      	bls.n	8003e44 <NVIC_EncodePriority+0x30>
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	3b03      	subs	r3, #3
 8003e42:	e000      	b.n	8003e46 <NVIC_EncodePriority+0x32>
 8003e44:	2300      	movs	r3, #0
 8003e46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	43da      	mvns	r2, r3
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	401a      	ands	r2, r3
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e5c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	fa01 f303 	lsl.w	r3, r1, r3
 8003e66:	43d9      	mvns	r1, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e6c:	4313      	orrs	r3, r2
         );
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3724      	adds	r7, #36	@ 0x24
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
	...

08003e7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	3b01      	subs	r3, #1
 8003e88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e8c:	d301      	bcc.n	8003e92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e00f      	b.n	8003eb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e92:	4a0a      	ldr	r2, [pc, #40]	@ (8003ebc <SysTick_Config+0x40>)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	3b01      	subs	r3, #1
 8003e98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e9a:	210f      	movs	r1, #15
 8003e9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ea0:	f7ff ff8e 	bl	8003dc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ea4:	4b05      	ldr	r3, [pc, #20]	@ (8003ebc <SysTick_Config+0x40>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003eaa:	4b04      	ldr	r3, [pc, #16]	@ (8003ebc <SysTick_Config+0x40>)
 8003eac:	2207      	movs	r2, #7
 8003eae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	e000e010 	.word	0xe000e010

08003ec0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f7ff ff29 	bl	8003d20 <__NVIC_SetPriorityGrouping>
}
 8003ece:	bf00      	nop
 8003ed0:	3708      	adds	r7, #8
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b086      	sub	sp, #24
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	4603      	mov	r3, r0
 8003ede:	60b9      	str	r1, [r7, #8]
 8003ee0:	607a      	str	r2, [r7, #4]
 8003ee2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003ee4:	f7ff ff40 	bl	8003d68 <__NVIC_GetPriorityGrouping>
 8003ee8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	68b9      	ldr	r1, [r7, #8]
 8003eee:	6978      	ldr	r0, [r7, #20]
 8003ef0:	f7ff ff90 	bl	8003e14 <NVIC_EncodePriority>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003efa:	4611      	mov	r1, r2
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7ff ff5f 	bl	8003dc0 <__NVIC_SetPriority>
}
 8003f02:	bf00      	nop
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}

08003f0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f0a:	b580      	push	{r7, lr}
 8003f0c:	b082      	sub	sp, #8
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	4603      	mov	r3, r0
 8003f12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f7ff ff33 	bl	8003d84 <__NVIC_EnableIRQ>
}
 8003f1e:	bf00      	nop
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b082      	sub	sp, #8
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7ff ffa4 	bl	8003e7c <SysTick_Config>
 8003f34:	4603      	mov	r3, r0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b082      	sub	sp, #8
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d101      	bne.n	8003f50 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e014      	b.n	8003f7a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	791b      	ldrb	r3, [r3, #4]
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d105      	bne.n	8003f66 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7fe f8a3 	bl	80020ac <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2202      	movs	r2, #2
 8003f6a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
	...

08003f84 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b088      	sub	sp, #32
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
 8003f90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d101      	bne.n	8003f9c <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e0b2      	b.n	8004102 <HAL_DAC_Start_DMA+0x17e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	795b      	ldrb	r3, [r3, #5]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d101      	bne.n	8003fa8 <HAL_DAC_Start_DMA+0x24>
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	e0ac      	b.n	8004102 <HAL_DAC_Start_DMA+0x17e>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2201      	movs	r2, #1
 8003fac:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d129      	bne.n	800400e <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	4a53      	ldr	r2, [pc, #332]	@ (800410c <HAL_DAC_Start_DMA+0x188>)
 8003fc0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	4a52      	ldr	r2, [pc, #328]	@ (8004110 <HAL_DAC_Start_DMA+0x18c>)
 8003fc8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	4a51      	ldr	r2, [pc, #324]	@ (8004114 <HAL_DAC_Start_DMA+0x190>)
 8003fd0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003fe0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d003      	beq.n	8003ff0 <HAL_DAC_Start_DMA+0x6c>
 8003fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fea:	2b04      	cmp	r3, #4
 8003fec:	d005      	beq.n	8003ffa <HAL_DAC_Start_DMA+0x76>
 8003fee:	e009      	b.n	8004004 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	3308      	adds	r3, #8
 8003ff6:	61bb      	str	r3, [r7, #24]
        break;
 8003ff8:	e033      	b.n	8004062 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	330c      	adds	r3, #12
 8004000:	61bb      	str	r3, [r7, #24]
        break;
 8004002:	e02e      	b.n	8004062 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	3310      	adds	r3, #16
 800400a:	61bb      	str	r3, [r7, #24]
        break;
 800400c:	e029      	b.n	8004062 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	4a41      	ldr	r2, [pc, #260]	@ (8004118 <HAL_DAC_Start_DMA+0x194>)
 8004014:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	4a40      	ldr	r2, [pc, #256]	@ (800411c <HAL_DAC_Start_DMA+0x198>)
 800401c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	4a3f      	ldr	r2, [pc, #252]	@ (8004120 <HAL_DAC_Start_DMA+0x19c>)
 8004024:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004034:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004038:	2b00      	cmp	r3, #0
 800403a:	d003      	beq.n	8004044 <HAL_DAC_Start_DMA+0xc0>
 800403c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800403e:	2b04      	cmp	r3, #4
 8004040:	d005      	beq.n	800404e <HAL_DAC_Start_DMA+0xca>
 8004042:	e009      	b.n	8004058 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3314      	adds	r3, #20
 800404a:	61bb      	str	r3, [r7, #24]
        break;
 800404c:	e009      	b.n	8004062 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	3318      	adds	r3, #24
 8004054:	61bb      	str	r3, [r7, #24]
        break;
 8004056:	e004      	b.n	8004062 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	331c      	adds	r3, #28
 800405e:	61bb      	str	r3, [r7, #24]
        break;
 8004060:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d111      	bne.n	800408c <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004076:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6898      	ldr	r0, [r3, #8]
 800407c:	6879      	ldr	r1, [r7, #4]
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	f000 fb5d 	bl	8004740 <HAL_DMA_Start_IT>
 8004086:	4603      	mov	r3, r0
 8004088:	77fb      	strb	r3, [r7, #31]
 800408a:	e010      	b.n	80040ae <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800409a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	68d8      	ldr	r0, [r3, #12]
 80040a0:	6879      	ldr	r1, [r7, #4]
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	f000 fb4b 	bl	8004740 <HAL_DMA_Start_IT>
 80040aa:	4603      	mov	r3, r0
 80040ac:	77fb      	strb	r3, [r7, #31]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80040b4:	7ffb      	ldrb	r3, [r7, #31]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d11c      	bne.n	80040f4 <HAL_DAC_Start_DMA+0x170>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6819      	ldr	r1, [r3, #0]
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	f003 0310 	and.w	r3, r3, #16
 80040c6:	2201      	movs	r2, #1
 80040c8:	409a      	lsls	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80040d2:	4b14      	ldr	r3, [pc, #80]	@ (8004124 <HAL_DAC_Start_DMA+0x1a0>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	099b      	lsrs	r3, r3, #6
 80040d8:	4a13      	ldr	r2, [pc, #76]	@ (8004128 <HAL_DAC_Start_DMA+0x1a4>)
 80040da:	fba2 2303 	umull	r2, r3, r2, r3
 80040de:	099b      	lsrs	r3, r3, #6
 80040e0:	3301      	adds	r3, #1
 80040e2:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 80040e4:	e002      	b.n	80040ec <HAL_DAC_Start_DMA+0x168>
    {
      wait_loop_index--;
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	3b01      	subs	r3, #1
 80040ea:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f9      	bne.n	80040e6 <HAL_DAC_Start_DMA+0x162>
 80040f2:	e005      	b.n	8004100 <HAL_DAC_Start_DMA+0x17c>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	691b      	ldr	r3, [r3, #16]
 80040f8:	f043 0204 	orr.w	r2, r3, #4
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004100:	7ffb      	ldrb	r3, [r7, #31]
}
 8004102:	4618      	mov	r0, r3
 8004104:	3720      	adds	r7, #32
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	080044dd 	.word	0x080044dd
 8004110:	080044ff 	.word	0x080044ff
 8004114:	0800451b 	.word	0x0800451b
 8004118:	08004585 	.word	0x08004585
 800411c:	080045a7 	.word	0x080045a7
 8004120:	080045c3 	.word	0x080045c3
 8004124:	20000094 	.word	0x20000094
 8004128:	053e2d63 	.word	0x053e2d63

0800412c <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b08a      	sub	sp, #40	@ 0x28
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004174:	2300      	movs	r3, #0
 8004176:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d002      	beq.n	8004184 <HAL_DAC_ConfigChannel+0x1c>
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d101      	bne.n	8004188 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e1a1      	b.n	80044cc <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	795b      	ldrb	r3, [r3, #5]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d101      	bne.n	800419a <HAL_DAC_ConfigChannel+0x32>
 8004196:	2302      	movs	r3, #2
 8004198:	e198      	b.n	80044cc <HAL_DAC_ConfigChannel+0x364>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2201      	movs	r2, #1
 800419e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2202      	movs	r2, #2
 80041a4:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	2b04      	cmp	r3, #4
 80041ac:	d17a      	bne.n	80042a4 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80041ae:	f7fe fa85 	bl	80026bc <HAL_GetTick>
 80041b2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d13d      	bne.n	8004236 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80041ba:	e018      	b.n	80041ee <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80041bc:	f7fe fa7e 	bl	80026bc <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d911      	bls.n	80041ee <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00a      	beq.n	80041ee <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	f043 0208 	orr.w	r2, r3, #8
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2203      	movs	r2, #3
 80041e8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e16e      	b.n	80044cc <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1df      	bne.n	80041bc <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	68ba      	ldr	r2, [r7, #8]
 8004202:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004204:	641a      	str	r2, [r3, #64]	@ 0x40
 8004206:	e020      	b.n	800424a <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004208:	f7fe fa58 	bl	80026bc <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b01      	cmp	r3, #1
 8004214:	d90f      	bls.n	8004236 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800421c:	2b00      	cmp	r3, #0
 800421e:	da0a      	bge.n	8004236 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	691b      	ldr	r3, [r3, #16]
 8004224:	f043 0208 	orr.w	r2, r3, #8
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2203      	movs	r2, #3
 8004230:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e14a      	b.n	80044cc <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800423c:	2b00      	cmp	r3, #0
 800423e:	dbe3      	blt.n	8004208 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68ba      	ldr	r2, [r7, #8]
 8004246:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004248:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f003 0310 	and.w	r3, r3, #16
 8004256:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800425a:	fa01 f303 	lsl.w	r3, r1, r3
 800425e:	43db      	mvns	r3, r3
 8004260:	ea02 0103 	and.w	r1, r2, r3
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f003 0310 	and.w	r3, r3, #16
 800426e:	409a      	lsls	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f003 0310 	and.w	r3, r3, #16
 8004284:	21ff      	movs	r1, #255	@ 0xff
 8004286:	fa01 f303 	lsl.w	r3, r1, r3
 800428a:	43db      	mvns	r3, r3
 800428c:	ea02 0103 	and.w	r1, r2, r3
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f003 0310 	and.w	r3, r3, #16
 800429a:	409a      	lsls	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	430a      	orrs	r2, r1
 80042a2:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	69db      	ldr	r3, [r3, #28]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d11d      	bne.n	80042e8 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042b2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f003 0310 	and.w	r3, r3, #16
 80042ba:	221f      	movs	r2, #31
 80042bc:	fa02 f303 	lsl.w	r3, r2, r3
 80042c0:	43db      	mvns	r3, r3
 80042c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c4:	4013      	ands	r3, r2
 80042c6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f003 0310 	and.w	r3, r3, #16
 80042d4:	697a      	ldr	r2, [r7, #20]
 80042d6:	fa02 f303 	lsl.w	r3, r2, r3
 80042da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042dc:	4313      	orrs	r3, r2
 80042de:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042e6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ee:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f003 0310 	and.w	r3, r3, #16
 80042f6:	2207      	movs	r2, #7
 80042f8:	fa02 f303 	lsl.w	r3, r2, r3
 80042fc:	43db      	mvns	r3, r3
 80042fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004300:	4013      	ands	r3, r2
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d102      	bne.n	8004312 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800430c:	2300      	movs	r3, #0
 800430e:	623b      	str	r3, [r7, #32]
 8004310:	e00f      	b.n	8004332 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	2b02      	cmp	r3, #2
 8004318:	d102      	bne.n	8004320 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800431a:	2301      	movs	r3, #1
 800431c:	623b      	str	r3, [r7, #32]
 800431e:	e008      	b.n	8004332 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	695b      	ldr	r3, [r3, #20]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d102      	bne.n	800432e <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004328:	2301      	movs	r3, #1
 800432a:	623b      	str	r3, [r7, #32]
 800432c:	e001      	b.n	8004332 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800432e:	2300      	movs	r3, #0
 8004330:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	4313      	orrs	r3, r2
 800433c:	6a3a      	ldr	r2, [r7, #32]
 800433e:	4313      	orrs	r3, r2
 8004340:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f003 0310 	and.w	r3, r3, #16
 8004348:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800434c:	fa02 f303 	lsl.w	r3, r2, r3
 8004350:	43db      	mvns	r3, r3
 8004352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004354:	4013      	ands	r3, r2
 8004356:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	791b      	ldrb	r3, [r3, #4]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d102      	bne.n	8004366 <HAL_DAC_ConfigChannel+0x1fe>
 8004360:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004364:	e000      	b.n	8004368 <HAL_DAC_ConfigChannel+0x200>
 8004366:	2300      	movs	r3, #0
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	4313      	orrs	r3, r2
 800436c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f003 0310 	and.w	r3, r3, #16
 8004374:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004378:	fa02 f303 	lsl.w	r3, r2, r3
 800437c:	43db      	mvns	r3, r3
 800437e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004380:	4013      	ands	r3, r2
 8004382:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	795b      	ldrb	r3, [r3, #5]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d102      	bne.n	8004392 <HAL_DAC_ConfigChannel+0x22a>
 800438c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004390:	e000      	b.n	8004394 <HAL_DAC_ConfigChannel+0x22c>
 8004392:	2300      	movs	r3, #0
 8004394:	697a      	ldr	r2, [r7, #20]
 8004396:	4313      	orrs	r3, r2
 8004398:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800439a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80043a0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d114      	bne.n	80043d4 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80043aa:	f001 fa91 	bl	80058d0 <HAL_RCC_GetHCLKFreq>
 80043ae:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	4a48      	ldr	r2, [pc, #288]	@ (80044d4 <HAL_DAC_ConfigChannel+0x36c>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d904      	bls.n	80043c2 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80043b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043be:	627b      	str	r3, [r7, #36]	@ 0x24
 80043c0:	e00f      	b.n	80043e2 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	4a44      	ldr	r2, [pc, #272]	@ (80044d8 <HAL_DAC_ConfigChannel+0x370>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d90a      	bls.n	80043e0 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80043ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80043d2:	e006      	b.n	80043e2 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043da:	4313      	orrs	r3, r2
 80043dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80043de:	e000      	b.n	80043e2 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80043e0:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f003 0310 	and.w	r3, r3, #16
 80043e8:	697a      	ldr	r2, [r7, #20]
 80043ea:	fa02 f303 	lsl.w	r3, r2, r3
 80043ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043f0:	4313      	orrs	r3, r2
 80043f2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043fa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6819      	ldr	r1, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f003 0310 	and.w	r3, r3, #16
 8004408:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800440c:	fa02 f303 	lsl.w	r3, r2, r3
 8004410:	43da      	mvns	r2, r3
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	400a      	ands	r2, r1
 8004418:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f003 0310 	and.w	r3, r3, #16
 8004428:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800442c:	fa02 f303 	lsl.w	r3, r2, r3
 8004430:	43db      	mvns	r3, r3
 8004432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004434:	4013      	ands	r3, r2
 8004436:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f003 0310 	and.w	r3, r3, #16
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	fa02 f303 	lsl.w	r3, r2, r3
 800444a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800444c:	4313      	orrs	r3, r2
 800444e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004456:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	6819      	ldr	r1, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f003 0310 	and.w	r3, r3, #16
 8004464:	22c0      	movs	r2, #192	@ 0xc0
 8004466:	fa02 f303 	lsl.w	r3, r2, r3
 800446a:	43da      	mvns	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	400a      	ands	r2, r1
 8004472:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	089b      	lsrs	r3, r3, #2
 800447a:	f003 030f 	and.w	r3, r3, #15
 800447e:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	089b      	lsrs	r3, r3, #2
 8004486:	021b      	lsls	r3, r3, #8
 8004488:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	4313      	orrs	r3, r2
 8004490:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f003 0310 	and.w	r3, r3, #16
 800449e:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80044a2:	fa01 f303 	lsl.w	r3, r1, r3
 80044a6:	43db      	mvns	r3, r3
 80044a8:	ea02 0103 	and.w	r1, r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f003 0310 	and.w	r3, r3, #16
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	409a      	lsls	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2201      	movs	r2, #1
 80044c2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80044ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3728      	adds	r7, #40	@ 0x28
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	09896800 	.word	0x09896800
 80044d8:	04c4b400 	.word	0x04c4b400

080044dc <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80044ea:	68f8      	ldr	r0, [r7, #12]
 80044ec:	f7ff fe1e 	bl	800412c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2201      	movs	r2, #1
 80044f4:	711a      	strb	r2, [r3, #4]
}
 80044f6:	bf00      	nop
 80044f8:	3710      	adds	r7, #16
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80044fe:	b580      	push	{r7, lr}
 8004500:	b084      	sub	sp, #16
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f7ff fe17 	bl	8004140 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004512:	bf00      	nop
 8004514:	3710      	adds	r7, #16
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800451a:	b580      	push	{r7, lr}
 800451c:	b084      	sub	sp, #16
 800451e:	af00      	add	r7, sp, #0
 8004520:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004526:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	f043 0204 	orr.w	r2, r3, #4
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f7ff fe0d 	bl	8004154 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2201      	movs	r2, #1
 800453e:	711a      	strb	r2, [r3, #4]
}
 8004540:	bf00      	nop
 8004542:	3710      	adds	r7, #16
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr

08004570 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004590:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f7ff ffd8 	bl	8004548 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2201      	movs	r2, #1
 800459c:	711a      	strb	r2, [r3, #4]
}
 800459e:	bf00      	nop
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}

080045a6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b084      	sub	sp, #16
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045b2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f7ff ffd1 	bl	800455c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80045ba:	bf00      	nop
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b084      	sub	sp, #16
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ce:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	691b      	ldr	r3, [r3, #16]
 80045d4:	f043 0204 	orr.w	r2, r3, #4
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80045dc:	68f8      	ldr	r0, [r7, #12]
 80045de:	f7ff ffc7 	bl	8004570 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2201      	movs	r2, #1
 80045e6:	711a      	strb	r2, [r3, #4]
}
 80045e8:	bf00      	nop
 80045ea:	3710      	adds	r7, #16
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e08d      	b.n	800471e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	461a      	mov	r2, r3
 8004608:	4b47      	ldr	r3, [pc, #284]	@ (8004728 <HAL_DMA_Init+0x138>)
 800460a:	429a      	cmp	r2, r3
 800460c:	d80f      	bhi.n	800462e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	461a      	mov	r2, r3
 8004614:	4b45      	ldr	r3, [pc, #276]	@ (800472c <HAL_DMA_Init+0x13c>)
 8004616:	4413      	add	r3, r2
 8004618:	4a45      	ldr	r2, [pc, #276]	@ (8004730 <HAL_DMA_Init+0x140>)
 800461a:	fba2 2303 	umull	r2, r3, r2, r3
 800461e:	091b      	lsrs	r3, r3, #4
 8004620:	009a      	lsls	r2, r3, #2
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a42      	ldr	r2, [pc, #264]	@ (8004734 <HAL_DMA_Init+0x144>)
 800462a:	641a      	str	r2, [r3, #64]	@ 0x40
 800462c:	e00e      	b.n	800464c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	461a      	mov	r2, r3
 8004634:	4b40      	ldr	r3, [pc, #256]	@ (8004738 <HAL_DMA_Init+0x148>)
 8004636:	4413      	add	r3, r2
 8004638:	4a3d      	ldr	r2, [pc, #244]	@ (8004730 <HAL_DMA_Init+0x140>)
 800463a:	fba2 2303 	umull	r2, r3, r2, r3
 800463e:	091b      	lsrs	r3, r3, #4
 8004640:	009a      	lsls	r2, r3, #2
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a3c      	ldr	r2, [pc, #240]	@ (800473c <HAL_DMA_Init+0x14c>)
 800464a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2202      	movs	r2, #2
 8004650:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004662:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004666:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004670:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800467c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004688:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	4313      	orrs	r3, r2
 8004694:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f9b6 	bl	8004a10 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046ac:	d102      	bne.n	80046b4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046bc:	b2d2      	uxtb	r2, r2
 80046be:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80046c8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d010      	beq.n	80046f4 <HAL_DMA_Init+0x104>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	2b04      	cmp	r3, #4
 80046d8:	d80c      	bhi.n	80046f4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f9d6 	bl	8004a8c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046e4:	2200      	movs	r2, #0
 80046e6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80046f0:	605a      	str	r2, [r3, #4]
 80046f2:	e008      	b.n	8004706 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	40020407 	.word	0x40020407
 800472c:	bffdfff8 	.word	0xbffdfff8
 8004730:	cccccccd 	.word	0xcccccccd
 8004734:	40020000 	.word	0x40020000
 8004738:	bffdfbf8 	.word	0xbffdfbf8
 800473c:	40020400 	.word	0x40020400

08004740 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004758:	2b01      	cmp	r3, #1
 800475a:	d101      	bne.n	8004760 <HAL_DMA_Start_IT+0x20>
 800475c:	2302      	movs	r3, #2
 800475e:	e066      	b.n	800482e <HAL_DMA_Start_IT+0xee>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2b01      	cmp	r3, #1
 8004772:	d155      	bne.n	8004820 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2202      	movs	r2, #2
 8004778:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0201 	bic.w	r2, r2, #1
 8004790:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	68b9      	ldr	r1, [r7, #8]
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 f8fb 	bl	8004994 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d008      	beq.n	80047b8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f042 020e 	orr.w	r2, r2, #14
 80047b4:	601a      	str	r2, [r3, #0]
 80047b6:	e00f      	b.n	80047d8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 0204 	bic.w	r2, r2, #4
 80047c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 020a 	orr.w	r2, r2, #10
 80047d6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d007      	beq.n	80047f6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047f4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d007      	beq.n	800480e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004808:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800480c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f042 0201 	orr.w	r2, r2, #1
 800481c:	601a      	str	r2, [r3, #0]
 800481e:	e005      	b.n	800482c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004828:	2302      	movs	r3, #2
 800482a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800482c:	7dfb      	ldrb	r3, [r7, #23]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3718      	adds	r7, #24
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}

08004836 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004836:	b580      	push	{r7, lr}
 8004838:	b084      	sub	sp, #16
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004852:	f003 031f 	and.w	r3, r3, #31
 8004856:	2204      	movs	r2, #4
 8004858:	409a      	lsls	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	4013      	ands	r3, r2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d026      	beq.n	80048b0 <HAL_DMA_IRQHandler+0x7a>
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	f003 0304 	and.w	r3, r3, #4
 8004868:	2b00      	cmp	r3, #0
 800486a:	d021      	beq.n	80048b0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b00      	cmp	r3, #0
 8004878:	d107      	bne.n	800488a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 0204 	bic.w	r2, r2, #4
 8004888:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800488e:	f003 021f 	and.w	r2, r3, #31
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004896:	2104      	movs	r1, #4
 8004898:	fa01 f202 	lsl.w	r2, r1, r2
 800489c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d071      	beq.n	800498a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80048ae:	e06c      	b.n	800498a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b4:	f003 031f 	and.w	r3, r3, #31
 80048b8:	2202      	movs	r2, #2
 80048ba:	409a      	lsls	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	4013      	ands	r3, r2
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d02e      	beq.n	8004922 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d029      	beq.n	8004922 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 0320 	and.w	r3, r3, #32
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10b      	bne.n	80048f4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f022 020a 	bic.w	r2, r2, #10
 80048ea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048f8:	f003 021f 	and.w	r2, r3, #31
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004900:	2102      	movs	r1, #2
 8004902:	fa01 f202 	lsl.w	r2, r1, r2
 8004906:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004914:	2b00      	cmp	r3, #0
 8004916:	d038      	beq.n	800498a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004920:	e033      	b.n	800498a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004926:	f003 031f 	and.w	r3, r3, #31
 800492a:	2208      	movs	r2, #8
 800492c:	409a      	lsls	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	4013      	ands	r3, r2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d02a      	beq.n	800498c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	f003 0308 	and.w	r3, r3, #8
 800493c:	2b00      	cmp	r3, #0
 800493e:	d025      	beq.n	800498c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f022 020e 	bic.w	r2, r2, #14
 800494e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004954:	f003 021f 	and.w	r2, r3, #31
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495c:	2101      	movs	r1, #1
 800495e:	fa01 f202 	lsl.w	r2, r1, r2
 8004962:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2201      	movs	r2, #1
 800496e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800497e:	2b00      	cmp	r3, #0
 8004980:	d004      	beq.n	800498c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800498a:	bf00      	nop
 800498c:	bf00      	nop
}
 800498e:	3710      	adds	r7, #16
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	60b9      	str	r1, [r7, #8]
 800499e:	607a      	str	r2, [r7, #4]
 80049a0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80049aa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d004      	beq.n	80049be <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80049bc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c2:	f003 021f 	and.w	r2, r3, #31
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ca:	2101      	movs	r1, #1
 80049cc:	fa01 f202 	lsl.w	r2, r1, r2
 80049d0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	683a      	ldr	r2, [r7, #0]
 80049d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	2b10      	cmp	r3, #16
 80049e0:	d108      	bne.n	80049f4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68ba      	ldr	r2, [r7, #8]
 80049f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80049f2:	e007      	b.n	8004a04 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68ba      	ldr	r2, [r7, #8]
 80049fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	60da      	str	r2, [r3, #12]
}
 8004a04:	bf00      	nop
 8004a06:	3714      	adds	r7, #20
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b087      	sub	sp, #28
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	4b16      	ldr	r3, [pc, #88]	@ (8004a78 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d802      	bhi.n	8004a2a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004a24:	4b15      	ldr	r3, [pc, #84]	@ (8004a7c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004a26:	617b      	str	r3, [r7, #20]
 8004a28:	e001      	b.n	8004a2e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004a2a:	4b15      	ldr	r3, [pc, #84]	@ (8004a80 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004a2c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	3b08      	subs	r3, #8
 8004a3a:	4a12      	ldr	r2, [pc, #72]	@ (8004a84 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a40:	091b      	lsrs	r3, r3, #4
 8004a42:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a48:	089b      	lsrs	r3, r3, #2
 8004a4a:	009a      	lsls	r2, r3, #2
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	4413      	add	r3, r2
 8004a50:	461a      	mov	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a0b      	ldr	r2, [pc, #44]	@ (8004a88 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004a5a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f003 031f 	and.w	r3, r3, #31
 8004a62:	2201      	movs	r2, #1
 8004a64:	409a      	lsls	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004a6a:	bf00      	nop
 8004a6c:	371c      	adds	r7, #28
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	40020407 	.word	0x40020407
 8004a7c:	40020800 	.word	0x40020800
 8004a80:	40020820 	.word	0x40020820
 8004a84:	cccccccd 	.word	0xcccccccd
 8004a88:	40020880 	.word	0x40020880

08004a8c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b085      	sub	sp, #20
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8004acc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a08      	ldr	r2, [pc, #32]	@ (8004ad0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004aae:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	f003 031f 	and.w	r3, r3, #31
 8004ab8:	2201      	movs	r2, #1
 8004aba:	409a      	lsls	r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004ac0:	bf00      	nop
 8004ac2:	3714      	adds	r7, #20
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr
 8004acc:	1000823f 	.word	0x1000823f
 8004ad0:	40020940 	.word	0x40020940

08004ad4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004ae2:	e15a      	b.n	8004d9a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	2101      	movs	r1, #1
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	fa01 f303 	lsl.w	r3, r1, r3
 8004af0:	4013      	ands	r3, r2
 8004af2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 814c 	beq.w	8004d94 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f003 0303 	and.w	r3, r3, #3
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d005      	beq.n	8004b14 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d130      	bne.n	8004b76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	005b      	lsls	r3, r3, #1
 8004b1e:	2203      	movs	r2, #3
 8004b20:	fa02 f303 	lsl.w	r3, r2, r3
 8004b24:	43db      	mvns	r3, r3
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	4013      	ands	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	68da      	ldr	r2, [r3, #12]
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	005b      	lsls	r3, r3, #1
 8004b34:	fa02 f303 	lsl.w	r3, r2, r3
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b52:	43db      	mvns	r3, r3
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	4013      	ands	r3, r2
 8004b58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	091b      	lsrs	r3, r3, #4
 8004b60:	f003 0201 	and.w	r2, r3, #1
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	fa02 f303 	lsl.w	r3, r2, r3
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	f003 0303 	and.w	r3, r3, #3
 8004b7e:	2b03      	cmp	r3, #3
 8004b80:	d017      	beq.n	8004bb2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	2203      	movs	r2, #3
 8004b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b92:	43db      	mvns	r3, r3
 8004b94:	693a      	ldr	r2, [r7, #16]
 8004b96:	4013      	ands	r3, r2
 8004b98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	689a      	ldr	r2, [r3, #8]
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	005b      	lsls	r3, r3, #1
 8004ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	693a      	ldr	r2, [r7, #16]
 8004bb0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f003 0303 	and.w	r3, r3, #3
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d123      	bne.n	8004c06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	08da      	lsrs	r2, r3, #3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	3208      	adds	r2, #8
 8004bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	f003 0307 	and.w	r3, r3, #7
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	220f      	movs	r2, #15
 8004bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bda:	43db      	mvns	r3, r3
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	4013      	ands	r3, r2
 8004be0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	691a      	ldr	r2, [r3, #16]
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f003 0307 	and.w	r3, r3, #7
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	08da      	lsrs	r2, r3, #3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	3208      	adds	r2, #8
 8004c00:	6939      	ldr	r1, [r7, #16]
 8004c02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	005b      	lsls	r3, r3, #1
 8004c10:	2203      	movs	r2, #3
 8004c12:	fa02 f303 	lsl.w	r3, r2, r3
 8004c16:	43db      	mvns	r3, r3
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f003 0203 	and.w	r2, r3, #3
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	f000 80a6 	beq.w	8004d94 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c48:	4b5b      	ldr	r3, [pc, #364]	@ (8004db8 <HAL_GPIO_Init+0x2e4>)
 8004c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c4c:	4a5a      	ldr	r2, [pc, #360]	@ (8004db8 <HAL_GPIO_Init+0x2e4>)
 8004c4e:	f043 0301 	orr.w	r3, r3, #1
 8004c52:	6613      	str	r3, [r2, #96]	@ 0x60
 8004c54:	4b58      	ldr	r3, [pc, #352]	@ (8004db8 <HAL_GPIO_Init+0x2e4>)
 8004c56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c58:	f003 0301 	and.w	r3, r3, #1
 8004c5c:	60bb      	str	r3, [r7, #8]
 8004c5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c60:	4a56      	ldr	r2, [pc, #344]	@ (8004dbc <HAL_GPIO_Init+0x2e8>)
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	089b      	lsrs	r3, r3, #2
 8004c66:	3302      	adds	r3, #2
 8004c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f003 0303 	and.w	r3, r3, #3
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	220f      	movs	r2, #15
 8004c78:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7c:	43db      	mvns	r3, r3
 8004c7e:	693a      	ldr	r2, [r7, #16]
 8004c80:	4013      	ands	r3, r2
 8004c82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004c8a:	d01f      	beq.n	8004ccc <HAL_GPIO_Init+0x1f8>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a4c      	ldr	r2, [pc, #304]	@ (8004dc0 <HAL_GPIO_Init+0x2ec>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d019      	beq.n	8004cc8 <HAL_GPIO_Init+0x1f4>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a4b      	ldr	r2, [pc, #300]	@ (8004dc4 <HAL_GPIO_Init+0x2f0>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d013      	beq.n	8004cc4 <HAL_GPIO_Init+0x1f0>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a4a      	ldr	r2, [pc, #296]	@ (8004dc8 <HAL_GPIO_Init+0x2f4>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d00d      	beq.n	8004cc0 <HAL_GPIO_Init+0x1ec>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a49      	ldr	r2, [pc, #292]	@ (8004dcc <HAL_GPIO_Init+0x2f8>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d007      	beq.n	8004cbc <HAL_GPIO_Init+0x1e8>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a48      	ldr	r2, [pc, #288]	@ (8004dd0 <HAL_GPIO_Init+0x2fc>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d101      	bne.n	8004cb8 <HAL_GPIO_Init+0x1e4>
 8004cb4:	2305      	movs	r3, #5
 8004cb6:	e00a      	b.n	8004cce <HAL_GPIO_Init+0x1fa>
 8004cb8:	2306      	movs	r3, #6
 8004cba:	e008      	b.n	8004cce <HAL_GPIO_Init+0x1fa>
 8004cbc:	2304      	movs	r3, #4
 8004cbe:	e006      	b.n	8004cce <HAL_GPIO_Init+0x1fa>
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	e004      	b.n	8004cce <HAL_GPIO_Init+0x1fa>
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	e002      	b.n	8004cce <HAL_GPIO_Init+0x1fa>
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e000      	b.n	8004cce <HAL_GPIO_Init+0x1fa>
 8004ccc:	2300      	movs	r3, #0
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	f002 0203 	and.w	r2, r2, #3
 8004cd4:	0092      	lsls	r2, r2, #2
 8004cd6:	4093      	lsls	r3, r2
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cde:	4937      	ldr	r1, [pc, #220]	@ (8004dbc <HAL_GPIO_Init+0x2e8>)
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	089b      	lsrs	r3, r3, #2
 8004ce4:	3302      	adds	r3, #2
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004cec:	4b39      	ldr	r3, [pc, #228]	@ (8004dd4 <HAL_GPIO_Init+0x300>)
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	43db      	mvns	r3, r3
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d003      	beq.n	8004d10 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004d10:	4a30      	ldr	r2, [pc, #192]	@ (8004dd4 <HAL_GPIO_Init+0x300>)
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004d16:	4b2f      	ldr	r3, [pc, #188]	@ (8004dd4 <HAL_GPIO_Init+0x300>)
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	43db      	mvns	r3, r3
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	4013      	ands	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d003      	beq.n	8004d3a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004d3a:	4a26      	ldr	r2, [pc, #152]	@ (8004dd4 <HAL_GPIO_Init+0x300>)
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004d40:	4b24      	ldr	r3, [pc, #144]	@ (8004dd4 <HAL_GPIO_Init+0x300>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	43db      	mvns	r3, r3
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d003      	beq.n	8004d64 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004d64:	4a1b      	ldr	r2, [pc, #108]	@ (8004dd4 <HAL_GPIO_Init+0x300>)
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004d6a:	4b1a      	ldr	r3, [pc, #104]	@ (8004dd4 <HAL_GPIO_Init+0x300>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	43db      	mvns	r3, r3
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	4013      	ands	r3, r2
 8004d78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d003      	beq.n	8004d8e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d8e:	4a11      	ldr	r2, [pc, #68]	@ (8004dd4 <HAL_GPIO_Init+0x300>)
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	3301      	adds	r3, #1
 8004d98:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	fa22 f303 	lsr.w	r3, r2, r3
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	f47f ae9d 	bne.w	8004ae4 <HAL_GPIO_Init+0x10>
  }
}
 8004daa:	bf00      	nop
 8004dac:	bf00      	nop
 8004dae:	371c      	adds	r7, #28
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr
 8004db8:	40021000 	.word	0x40021000
 8004dbc:	40010000 	.word	0x40010000
 8004dc0:	48000400 	.word	0x48000400
 8004dc4:	48000800 	.word	0x48000800
 8004dc8:	48000c00 	.word	0x48000c00
 8004dcc:	48001000 	.word	0x48001000
 8004dd0:	48001400 	.word	0x48001400
 8004dd4:	40010400 	.word	0x40010400

08004dd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	460b      	mov	r3, r1
 8004de2:	807b      	strh	r3, [r7, #2]
 8004de4:	4613      	mov	r3, r2
 8004de6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004de8:	787b      	ldrb	r3, [r7, #1]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d003      	beq.n	8004df6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004dee:	887a      	ldrh	r2, [r7, #2]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004df4:	e002      	b.n	8004dfc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004df6:	887a      	ldrh	r2, [r7, #2]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d141      	bne.n	8004e9a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e16:	4b4b      	ldr	r3, [pc, #300]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e22:	d131      	bne.n	8004e88 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e24:	4b47      	ldr	r3, [pc, #284]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e2a:	4a46      	ldr	r2, [pc, #280]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e34:	4b43      	ldr	r3, [pc, #268]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e3c:	4a41      	ldr	r2, [pc, #260]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e42:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e44:	4b40      	ldr	r3, [pc, #256]	@ (8004f48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2232      	movs	r2, #50	@ 0x32
 8004e4a:	fb02 f303 	mul.w	r3, r2, r3
 8004e4e:	4a3f      	ldr	r2, [pc, #252]	@ (8004f4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e50:	fba2 2303 	umull	r2, r3, r2, r3
 8004e54:	0c9b      	lsrs	r3, r3, #18
 8004e56:	3301      	adds	r3, #1
 8004e58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e5a:	e002      	b.n	8004e62 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e62:	4b38      	ldr	r3, [pc, #224]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e6e:	d102      	bne.n	8004e76 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1f2      	bne.n	8004e5c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e76:	4b33      	ldr	r3, [pc, #204]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e82:	d158      	bne.n	8004f36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e057      	b.n	8004f38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e88:	4b2e      	ldr	r3, [pc, #184]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e8e:	4a2d      	ldr	r2, [pc, #180]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004e98:	e04d      	b.n	8004f36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ea0:	d141      	bne.n	8004f26 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ea2:	4b28      	ldr	r3, [pc, #160]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004eaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eae:	d131      	bne.n	8004f14 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004eb0:	4b24      	ldr	r3, [pc, #144]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eb6:	4a23      	ldr	r2, [pc, #140]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ebc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ec0:	4b20      	ldr	r3, [pc, #128]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ec8:	4a1e      	ldr	r2, [pc, #120]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ece:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8004f48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2232      	movs	r2, #50	@ 0x32
 8004ed6:	fb02 f303 	mul.w	r3, r2, r3
 8004eda:	4a1c      	ldr	r2, [pc, #112]	@ (8004f4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004edc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee0:	0c9b      	lsrs	r3, r3, #18
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ee6:	e002      	b.n	8004eee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	3b01      	subs	r3, #1
 8004eec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004eee:	4b15      	ldr	r3, [pc, #84]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004efa:	d102      	bne.n	8004f02 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d1f2      	bne.n	8004ee8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f02:	4b10      	ldr	r3, [pc, #64]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f0e:	d112      	bne.n	8004f36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e011      	b.n	8004f38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f14:	4b0b      	ldr	r3, [pc, #44]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004f24:	e007      	b.n	8004f36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004f26:	4b07      	ldr	r3, [pc, #28]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f2e:	4a05      	ldr	r2, [pc, #20]	@ (8004f44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f30:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f34:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3714      	adds	r7, #20
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	40007000 	.word	0x40007000
 8004f48:	20000094 	.word	0x20000094
 8004f4c:	431bde83 	.word	0x431bde83

08004f50 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004f50:	b480      	push	{r7}
 8004f52:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004f54:	4b05      	ldr	r3, [pc, #20]	@ (8004f6c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	4a04      	ldr	r2, [pc, #16]	@ (8004f6c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004f5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f5e:	6093      	str	r3, [r2, #8]
}
 8004f60:	bf00      	nop
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr
 8004f6a:	bf00      	nop
 8004f6c:	40007000 	.word	0x40007000

08004f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b088      	sub	sp, #32
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d101      	bne.n	8004f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e2fe      	b.n	8005580 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d075      	beq.n	800507a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f8e:	4b97      	ldr	r3, [pc, #604]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f003 030c 	and.w	r3, r3, #12
 8004f96:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f98:	4b94      	ldr	r3, [pc, #592]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f003 0303 	and.w	r3, r3, #3
 8004fa0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	2b0c      	cmp	r3, #12
 8004fa6:	d102      	bne.n	8004fae <HAL_RCC_OscConfig+0x3e>
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	2b03      	cmp	r3, #3
 8004fac:	d002      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x44>
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	2b08      	cmp	r3, #8
 8004fb2:	d10b      	bne.n	8004fcc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fb4:	4b8d      	ldr	r3, [pc, #564]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d05b      	beq.n	8005078 <HAL_RCC_OscConfig+0x108>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d157      	bne.n	8005078 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e2d9      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fd4:	d106      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x74>
 8004fd6:	4b85      	ldr	r3, [pc, #532]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a84      	ldr	r2, [pc, #528]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8004fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fe0:	6013      	str	r3, [r2, #0]
 8004fe2:	e01d      	b.n	8005020 <HAL_RCC_OscConfig+0xb0>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fec:	d10c      	bne.n	8005008 <HAL_RCC_OscConfig+0x98>
 8004fee:	4b7f      	ldr	r3, [pc, #508]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a7e      	ldr	r2, [pc, #504]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8004ff4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ff8:	6013      	str	r3, [r2, #0]
 8004ffa:	4b7c      	ldr	r3, [pc, #496]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a7b      	ldr	r2, [pc, #492]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8005000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005004:	6013      	str	r3, [r2, #0]
 8005006:	e00b      	b.n	8005020 <HAL_RCC_OscConfig+0xb0>
 8005008:	4b78      	ldr	r3, [pc, #480]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a77      	ldr	r2, [pc, #476]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 800500e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005012:	6013      	str	r3, [r2, #0]
 8005014:	4b75      	ldr	r3, [pc, #468]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a74      	ldr	r2, [pc, #464]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 800501a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800501e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d013      	beq.n	8005050 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005028:	f7fd fb48 	bl	80026bc <HAL_GetTick>
 800502c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800502e:	e008      	b.n	8005042 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005030:	f7fd fb44 	bl	80026bc <HAL_GetTick>
 8005034:	4602      	mov	r2, r0
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	2b64      	cmp	r3, #100	@ 0x64
 800503c:	d901      	bls.n	8005042 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800503e:	2303      	movs	r3, #3
 8005040:	e29e      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005042:	4b6a      	ldr	r3, [pc, #424]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d0f0      	beq.n	8005030 <HAL_RCC_OscConfig+0xc0>
 800504e:	e014      	b.n	800507a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005050:	f7fd fb34 	bl	80026bc <HAL_GetTick>
 8005054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005056:	e008      	b.n	800506a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005058:	f7fd fb30 	bl	80026bc <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b64      	cmp	r3, #100	@ 0x64
 8005064:	d901      	bls.n	800506a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e28a      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800506a:	4b60      	ldr	r3, [pc, #384]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d1f0      	bne.n	8005058 <HAL_RCC_OscConfig+0xe8>
 8005076:	e000      	b.n	800507a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005078:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	2b00      	cmp	r3, #0
 8005084:	d075      	beq.n	8005172 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005086:	4b59      	ldr	r3, [pc, #356]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f003 030c 	and.w	r3, r3, #12
 800508e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005090:	4b56      	ldr	r3, [pc, #344]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	f003 0303 	and.w	r3, r3, #3
 8005098:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	2b0c      	cmp	r3, #12
 800509e:	d102      	bne.n	80050a6 <HAL_RCC_OscConfig+0x136>
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d002      	beq.n	80050ac <HAL_RCC_OscConfig+0x13c>
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	2b04      	cmp	r3, #4
 80050aa:	d11f      	bne.n	80050ec <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050ac:	4b4f      	ldr	r3, [pc, #316]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d005      	beq.n	80050c4 <HAL_RCC_OscConfig+0x154>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e25d      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050c4:	4b49      	ldr	r3, [pc, #292]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	691b      	ldr	r3, [r3, #16]
 80050d0:	061b      	lsls	r3, r3, #24
 80050d2:	4946      	ldr	r1, [pc, #280]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80050d8:	4b45      	ldr	r3, [pc, #276]	@ (80051f0 <HAL_RCC_OscConfig+0x280>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4618      	mov	r0, r3
 80050de:	f7fd faa1 	bl	8002624 <HAL_InitTick>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d043      	beq.n	8005170 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e249      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d023      	beq.n	800513c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050f4:	4b3d      	ldr	r3, [pc, #244]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a3c      	ldr	r2, [pc, #240]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 80050fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005100:	f7fd fadc 	bl	80026bc <HAL_GetTick>
 8005104:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005106:	e008      	b.n	800511a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005108:	f7fd fad8 	bl	80026bc <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d901      	bls.n	800511a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e232      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800511a:	4b34      	ldr	r3, [pc, #208]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005122:	2b00      	cmp	r3, #0
 8005124:	d0f0      	beq.n	8005108 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005126:	4b31      	ldr	r3, [pc, #196]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	061b      	lsls	r3, r3, #24
 8005134:	492d      	ldr	r1, [pc, #180]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8005136:	4313      	orrs	r3, r2
 8005138:	604b      	str	r3, [r1, #4]
 800513a:	e01a      	b.n	8005172 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800513c:	4b2b      	ldr	r3, [pc, #172]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a2a      	ldr	r2, [pc, #168]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8005142:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005146:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005148:	f7fd fab8 	bl	80026bc <HAL_GetTick>
 800514c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800514e:	e008      	b.n	8005162 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005150:	f7fd fab4 	bl	80026bc <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	2b02      	cmp	r3, #2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e20e      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005162:	4b22      	ldr	r3, [pc, #136]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1f0      	bne.n	8005150 <HAL_RCC_OscConfig+0x1e0>
 800516e:	e000      	b.n	8005172 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005170:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0308 	and.w	r3, r3, #8
 800517a:	2b00      	cmp	r3, #0
 800517c:	d041      	beq.n	8005202 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	695b      	ldr	r3, [r3, #20]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d01c      	beq.n	80051c0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005186:	4b19      	ldr	r3, [pc, #100]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 8005188:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800518c:	4a17      	ldr	r2, [pc, #92]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 800518e:	f043 0301 	orr.w	r3, r3, #1
 8005192:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005196:	f7fd fa91 	bl	80026bc <HAL_GetTick>
 800519a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800519c:	e008      	b.n	80051b0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800519e:	f7fd fa8d 	bl	80026bc <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e1e7      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051b0:	4b0e      	ldr	r3, [pc, #56]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 80051b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051b6:	f003 0302 	and.w	r3, r3, #2
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d0ef      	beq.n	800519e <HAL_RCC_OscConfig+0x22e>
 80051be:	e020      	b.n	8005202 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051c0:	4b0a      	ldr	r3, [pc, #40]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 80051c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051c6:	4a09      	ldr	r2, [pc, #36]	@ (80051ec <HAL_RCC_OscConfig+0x27c>)
 80051c8:	f023 0301 	bic.w	r3, r3, #1
 80051cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d0:	f7fd fa74 	bl	80026bc <HAL_GetTick>
 80051d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051d6:	e00d      	b.n	80051f4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051d8:	f7fd fa70 	bl	80026bc <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d906      	bls.n	80051f4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e1ca      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
 80051ea:	bf00      	nop
 80051ec:	40021000 	.word	0x40021000
 80051f0:	20000098 	.word	0x20000098
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051f4:	4b8c      	ldr	r3, [pc, #560]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80051f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1ea      	bne.n	80051d8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0304 	and.w	r3, r3, #4
 800520a:	2b00      	cmp	r3, #0
 800520c:	f000 80a6 	beq.w	800535c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005210:	2300      	movs	r3, #0
 8005212:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005214:	4b84      	ldr	r3, [pc, #528]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 8005216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005218:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800521c:	2b00      	cmp	r3, #0
 800521e:	d101      	bne.n	8005224 <HAL_RCC_OscConfig+0x2b4>
 8005220:	2301      	movs	r3, #1
 8005222:	e000      	b.n	8005226 <HAL_RCC_OscConfig+0x2b6>
 8005224:	2300      	movs	r3, #0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d00d      	beq.n	8005246 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800522a:	4b7f      	ldr	r3, [pc, #508]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 800522c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800522e:	4a7e      	ldr	r2, [pc, #504]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 8005230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005234:	6593      	str	r3, [r2, #88]	@ 0x58
 8005236:	4b7c      	ldr	r3, [pc, #496]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 8005238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800523a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800523e:	60fb      	str	r3, [r7, #12]
 8005240:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005242:	2301      	movs	r3, #1
 8005244:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005246:	4b79      	ldr	r3, [pc, #484]	@ (800542c <HAL_RCC_OscConfig+0x4bc>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800524e:	2b00      	cmp	r3, #0
 8005250:	d118      	bne.n	8005284 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005252:	4b76      	ldr	r3, [pc, #472]	@ (800542c <HAL_RCC_OscConfig+0x4bc>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a75      	ldr	r2, [pc, #468]	@ (800542c <HAL_RCC_OscConfig+0x4bc>)
 8005258:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800525c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800525e:	f7fd fa2d 	bl	80026bc <HAL_GetTick>
 8005262:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005264:	e008      	b.n	8005278 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005266:	f7fd fa29 	bl	80026bc <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	2b02      	cmp	r3, #2
 8005272:	d901      	bls.n	8005278 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e183      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005278:	4b6c      	ldr	r3, [pc, #432]	@ (800542c <HAL_RCC_OscConfig+0x4bc>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005280:	2b00      	cmp	r3, #0
 8005282:	d0f0      	beq.n	8005266 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	2b01      	cmp	r3, #1
 800528a:	d108      	bne.n	800529e <HAL_RCC_OscConfig+0x32e>
 800528c:	4b66      	ldr	r3, [pc, #408]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 800528e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005292:	4a65      	ldr	r2, [pc, #404]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 8005294:	f043 0301 	orr.w	r3, r3, #1
 8005298:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800529c:	e024      	b.n	80052e8 <HAL_RCC_OscConfig+0x378>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	2b05      	cmp	r3, #5
 80052a4:	d110      	bne.n	80052c8 <HAL_RCC_OscConfig+0x358>
 80052a6:	4b60      	ldr	r3, [pc, #384]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80052a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ac:	4a5e      	ldr	r2, [pc, #376]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80052ae:	f043 0304 	orr.w	r3, r3, #4
 80052b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052b6:	4b5c      	ldr	r3, [pc, #368]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80052b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052bc:	4a5a      	ldr	r2, [pc, #360]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80052be:	f043 0301 	orr.w	r3, r3, #1
 80052c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052c6:	e00f      	b.n	80052e8 <HAL_RCC_OscConfig+0x378>
 80052c8:	4b57      	ldr	r3, [pc, #348]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80052ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ce:	4a56      	ldr	r2, [pc, #344]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80052d0:	f023 0301 	bic.w	r3, r3, #1
 80052d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052d8:	4b53      	ldr	r3, [pc, #332]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80052da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052de:	4a52      	ldr	r2, [pc, #328]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80052e0:	f023 0304 	bic.w	r3, r3, #4
 80052e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d016      	beq.n	800531e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052f0:	f7fd f9e4 	bl	80026bc <HAL_GetTick>
 80052f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052f6:	e00a      	b.n	800530e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052f8:	f7fd f9e0 	bl	80026bc <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005306:	4293      	cmp	r3, r2
 8005308:	d901      	bls.n	800530e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e138      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800530e:	4b46      	ldr	r3, [pc, #280]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 8005310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005314:	f003 0302 	and.w	r3, r3, #2
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0ed      	beq.n	80052f8 <HAL_RCC_OscConfig+0x388>
 800531c:	e015      	b.n	800534a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800531e:	f7fd f9cd 	bl	80026bc <HAL_GetTick>
 8005322:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005324:	e00a      	b.n	800533c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005326:	f7fd f9c9 	bl	80026bc <HAL_GetTick>
 800532a:	4602      	mov	r2, r0
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005334:	4293      	cmp	r3, r2
 8005336:	d901      	bls.n	800533c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e121      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800533c:	4b3a      	ldr	r3, [pc, #232]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 800533e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005342:	f003 0302 	and.w	r3, r3, #2
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1ed      	bne.n	8005326 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800534a:	7ffb      	ldrb	r3, [r7, #31]
 800534c:	2b01      	cmp	r3, #1
 800534e:	d105      	bne.n	800535c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005350:	4b35      	ldr	r3, [pc, #212]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 8005352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005354:	4a34      	ldr	r2, [pc, #208]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 8005356:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800535a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 0320 	and.w	r3, r3, #32
 8005364:	2b00      	cmp	r3, #0
 8005366:	d03c      	beq.n	80053e2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d01c      	beq.n	80053aa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005370:	4b2d      	ldr	r3, [pc, #180]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 8005372:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005376:	4a2c      	ldr	r2, [pc, #176]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 8005378:	f043 0301 	orr.w	r3, r3, #1
 800537c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005380:	f7fd f99c 	bl	80026bc <HAL_GetTick>
 8005384:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005386:	e008      	b.n	800539a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005388:	f7fd f998 	bl	80026bc <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d901      	bls.n	800539a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e0f2      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800539a:	4b23      	ldr	r3, [pc, #140]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 800539c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053a0:	f003 0302 	and.w	r3, r3, #2
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d0ef      	beq.n	8005388 <HAL_RCC_OscConfig+0x418>
 80053a8:	e01b      	b.n	80053e2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80053aa:	4b1f      	ldr	r3, [pc, #124]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80053ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80053b2:	f023 0301 	bic.w	r3, r3, #1
 80053b6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053ba:	f7fd f97f 	bl	80026bc <HAL_GetTick>
 80053be:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80053c0:	e008      	b.n	80053d4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053c2:	f7fd f97b 	bl	80026bc <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d901      	bls.n	80053d4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e0d5      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80053d4:	4b14      	ldr	r3, [pc, #80]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80053d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1ef      	bne.n	80053c2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f000 80c9 	beq.w	800557e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053ec:	4b0e      	ldr	r3, [pc, #56]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	f003 030c 	and.w	r3, r3, #12
 80053f4:	2b0c      	cmp	r3, #12
 80053f6:	f000 8083 	beq.w	8005500 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	2b02      	cmp	r3, #2
 8005400:	d15e      	bne.n	80054c0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005402:	4b09      	ldr	r3, [pc, #36]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a08      	ldr	r2, [pc, #32]	@ (8005428 <HAL_RCC_OscConfig+0x4b8>)
 8005408:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800540c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800540e:	f7fd f955 	bl	80026bc <HAL_GetTick>
 8005412:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005414:	e00c      	b.n	8005430 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005416:	f7fd f951 	bl	80026bc <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	2b02      	cmp	r3, #2
 8005422:	d905      	bls.n	8005430 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005424:	2303      	movs	r3, #3
 8005426:	e0ab      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
 8005428:	40021000 	.word	0x40021000
 800542c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005430:	4b55      	ldr	r3, [pc, #340]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1ec      	bne.n	8005416 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800543c:	4b52      	ldr	r3, [pc, #328]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 800543e:	68da      	ldr	r2, [r3, #12]
 8005440:	4b52      	ldr	r3, [pc, #328]	@ (800558c <HAL_RCC_OscConfig+0x61c>)
 8005442:	4013      	ands	r3, r2
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	6a11      	ldr	r1, [r2, #32]
 8005448:	687a      	ldr	r2, [r7, #4]
 800544a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800544c:	3a01      	subs	r2, #1
 800544e:	0112      	lsls	r2, r2, #4
 8005450:	4311      	orrs	r1, r2
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005456:	0212      	lsls	r2, r2, #8
 8005458:	4311      	orrs	r1, r2
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800545e:	0852      	lsrs	r2, r2, #1
 8005460:	3a01      	subs	r2, #1
 8005462:	0552      	lsls	r2, r2, #21
 8005464:	4311      	orrs	r1, r2
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800546a:	0852      	lsrs	r2, r2, #1
 800546c:	3a01      	subs	r2, #1
 800546e:	0652      	lsls	r2, r2, #25
 8005470:	4311      	orrs	r1, r2
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005476:	06d2      	lsls	r2, r2, #27
 8005478:	430a      	orrs	r2, r1
 800547a:	4943      	ldr	r1, [pc, #268]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 800547c:	4313      	orrs	r3, r2
 800547e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005480:	4b41      	ldr	r3, [pc, #260]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a40      	ldr	r2, [pc, #256]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 8005486:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800548a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800548c:	4b3e      	ldr	r3, [pc, #248]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	4a3d      	ldr	r2, [pc, #244]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 8005492:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005496:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005498:	f7fd f910 	bl	80026bc <HAL_GetTick>
 800549c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800549e:	e008      	b.n	80054b2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054a0:	f7fd f90c 	bl	80026bc <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d901      	bls.n	80054b2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
 80054b0:	e066      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054b2:	4b35      	ldr	r3, [pc, #212]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d0f0      	beq.n	80054a0 <HAL_RCC_OscConfig+0x530>
 80054be:	e05e      	b.n	800557e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054c0:	4b31      	ldr	r3, [pc, #196]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a30      	ldr	r2, [pc, #192]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 80054c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054cc:	f7fd f8f6 	bl	80026bc <HAL_GetTick>
 80054d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054d2:	e008      	b.n	80054e6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054d4:	f7fd f8f2 	bl	80026bc <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e04c      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054e6:	4b28      	ldr	r3, [pc, #160]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1f0      	bne.n	80054d4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80054f2:	4b25      	ldr	r3, [pc, #148]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 80054f4:	68da      	ldr	r2, [r3, #12]
 80054f6:	4924      	ldr	r1, [pc, #144]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 80054f8:	4b25      	ldr	r3, [pc, #148]	@ (8005590 <HAL_RCC_OscConfig+0x620>)
 80054fa:	4013      	ands	r3, r2
 80054fc:	60cb      	str	r3, [r1, #12]
 80054fe:	e03e      	b.n	800557e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	69db      	ldr	r3, [r3, #28]
 8005504:	2b01      	cmp	r3, #1
 8005506:	d101      	bne.n	800550c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e039      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800550c:	4b1e      	ldr	r3, [pc, #120]	@ (8005588 <HAL_RCC_OscConfig+0x618>)
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	f003 0203 	and.w	r2, r3, #3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a1b      	ldr	r3, [r3, #32]
 800551c:	429a      	cmp	r2, r3
 800551e:	d12c      	bne.n	800557a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800552a:	3b01      	subs	r3, #1
 800552c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800552e:	429a      	cmp	r2, r3
 8005530:	d123      	bne.n	800557a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800553c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800553e:	429a      	cmp	r2, r3
 8005540:	d11b      	bne.n	800557a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800554e:	429a      	cmp	r2, r3
 8005550:	d113      	bne.n	800557a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555c:	085b      	lsrs	r3, r3, #1
 800555e:	3b01      	subs	r3, #1
 8005560:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005562:	429a      	cmp	r2, r3
 8005564:	d109      	bne.n	800557a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005570:	085b      	lsrs	r3, r3, #1
 8005572:	3b01      	subs	r3, #1
 8005574:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005576:	429a      	cmp	r2, r3
 8005578:	d001      	beq.n	800557e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e000      	b.n	8005580 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3720      	adds	r7, #32
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	40021000 	.word	0x40021000
 800558c:	019f800c 	.word	0x019f800c
 8005590:	feeefffc 	.word	0xfeeefffc

08005594 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800559e:	2300      	movs	r3, #0
 80055a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d101      	bne.n	80055ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e11e      	b.n	80057ea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055ac:	4b91      	ldr	r3, [pc, #580]	@ (80057f4 <HAL_RCC_ClockConfig+0x260>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 030f 	and.w	r3, r3, #15
 80055b4:	683a      	ldr	r2, [r7, #0]
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d910      	bls.n	80055dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055ba:	4b8e      	ldr	r3, [pc, #568]	@ (80057f4 <HAL_RCC_ClockConfig+0x260>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f023 020f 	bic.w	r2, r3, #15
 80055c2:	498c      	ldr	r1, [pc, #560]	@ (80057f4 <HAL_RCC_ClockConfig+0x260>)
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ca:	4b8a      	ldr	r3, [pc, #552]	@ (80057f4 <HAL_RCC_ClockConfig+0x260>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 030f 	and.w	r3, r3, #15
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d001      	beq.n	80055dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e106      	b.n	80057ea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0301 	and.w	r3, r3, #1
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d073      	beq.n	80056d0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	2b03      	cmp	r3, #3
 80055ee:	d129      	bne.n	8005644 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055f0:	4b81      	ldr	r3, [pc, #516]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d101      	bne.n	8005600 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e0f4      	b.n	80057ea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005600:	f000 f99e 	bl	8005940 <RCC_GetSysClockFreqFromPLLSource>
 8005604:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	4a7c      	ldr	r2, [pc, #496]	@ (80057fc <HAL_RCC_ClockConfig+0x268>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d93f      	bls.n	800568e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800560e:	4b7a      	ldr	r3, [pc, #488]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005616:	2b00      	cmp	r3, #0
 8005618:	d009      	beq.n	800562e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005622:	2b00      	cmp	r3, #0
 8005624:	d033      	beq.n	800568e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800562a:	2b00      	cmp	r3, #0
 800562c:	d12f      	bne.n	800568e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800562e:	4b72      	ldr	r3, [pc, #456]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005636:	4a70      	ldr	r2, [pc, #448]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 8005638:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800563c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800563e:	2380      	movs	r3, #128	@ 0x80
 8005640:	617b      	str	r3, [r7, #20]
 8005642:	e024      	b.n	800568e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	2b02      	cmp	r3, #2
 800564a:	d107      	bne.n	800565c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800564c:	4b6a      	ldr	r3, [pc, #424]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005654:	2b00      	cmp	r3, #0
 8005656:	d109      	bne.n	800566c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e0c6      	b.n	80057ea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800565c:	4b66      	ldr	r3, [pc, #408]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005664:	2b00      	cmp	r3, #0
 8005666:	d101      	bne.n	800566c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e0be      	b.n	80057ea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800566c:	f000 f8ce 	bl	800580c <HAL_RCC_GetSysClockFreq>
 8005670:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	4a61      	ldr	r2, [pc, #388]	@ (80057fc <HAL_RCC_ClockConfig+0x268>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d909      	bls.n	800568e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800567a:	4b5f      	ldr	r3, [pc, #380]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005682:	4a5d      	ldr	r2, [pc, #372]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 8005684:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005688:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800568a:	2380      	movs	r3, #128	@ 0x80
 800568c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800568e:	4b5a      	ldr	r3, [pc, #360]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	f023 0203 	bic.w	r2, r3, #3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	4957      	ldr	r1, [pc, #348]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 800569c:	4313      	orrs	r3, r2
 800569e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056a0:	f7fd f80c 	bl	80026bc <HAL_GetTick>
 80056a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056a6:	e00a      	b.n	80056be <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056a8:	f7fd f808 	bl	80026bc <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d901      	bls.n	80056be <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	e095      	b.n	80057ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056be:	4b4e      	ldr	r3, [pc, #312]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f003 020c 	and.w	r2, r3, #12
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d1eb      	bne.n	80056a8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 0302 	and.w	r3, r3, #2
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d023      	beq.n	8005724 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0304 	and.w	r3, r3, #4
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d005      	beq.n	80056f4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056e8:	4b43      	ldr	r3, [pc, #268]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	4a42      	ldr	r2, [pc, #264]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 80056ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80056f2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0308 	and.w	r3, r3, #8
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d007      	beq.n	8005710 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005700:	4b3d      	ldr	r3, [pc, #244]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005708:	4a3b      	ldr	r2, [pc, #236]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 800570a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800570e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005710:	4b39      	ldr	r3, [pc, #228]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	4936      	ldr	r1, [pc, #216]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 800571e:	4313      	orrs	r3, r2
 8005720:	608b      	str	r3, [r1, #8]
 8005722:	e008      	b.n	8005736 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	2b80      	cmp	r3, #128	@ 0x80
 8005728:	d105      	bne.n	8005736 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800572a:	4b33      	ldr	r3, [pc, #204]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	4a32      	ldr	r2, [pc, #200]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 8005730:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005734:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005736:	4b2f      	ldr	r3, [pc, #188]	@ (80057f4 <HAL_RCC_ClockConfig+0x260>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 030f 	and.w	r3, r3, #15
 800573e:	683a      	ldr	r2, [r7, #0]
 8005740:	429a      	cmp	r2, r3
 8005742:	d21d      	bcs.n	8005780 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005744:	4b2b      	ldr	r3, [pc, #172]	@ (80057f4 <HAL_RCC_ClockConfig+0x260>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f023 020f 	bic.w	r2, r3, #15
 800574c:	4929      	ldr	r1, [pc, #164]	@ (80057f4 <HAL_RCC_ClockConfig+0x260>)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	4313      	orrs	r3, r2
 8005752:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005754:	f7fc ffb2 	bl	80026bc <HAL_GetTick>
 8005758:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800575a:	e00a      	b.n	8005772 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800575c:	f7fc ffae 	bl	80026bc <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	f241 3288 	movw	r2, #5000	@ 0x1388
 800576a:	4293      	cmp	r3, r2
 800576c:	d901      	bls.n	8005772 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e03b      	b.n	80057ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005772:	4b20      	ldr	r3, [pc, #128]	@ (80057f4 <HAL_RCC_ClockConfig+0x260>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 030f 	and.w	r3, r3, #15
 800577a:	683a      	ldr	r2, [r7, #0]
 800577c:	429a      	cmp	r2, r3
 800577e:	d1ed      	bne.n	800575c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0304 	and.w	r3, r3, #4
 8005788:	2b00      	cmp	r3, #0
 800578a:	d008      	beq.n	800579e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800578c:	4b1a      	ldr	r3, [pc, #104]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	4917      	ldr	r1, [pc, #92]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 800579a:	4313      	orrs	r3, r2
 800579c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0308 	and.w	r3, r3, #8
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d009      	beq.n	80057be <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057aa:	4b13      	ldr	r3, [pc, #76]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	00db      	lsls	r3, r3, #3
 80057b8:	490f      	ldr	r1, [pc, #60]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 80057ba:	4313      	orrs	r3, r2
 80057bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80057be:	f000 f825 	bl	800580c <HAL_RCC_GetSysClockFreq>
 80057c2:	4602      	mov	r2, r0
 80057c4:	4b0c      	ldr	r3, [pc, #48]	@ (80057f8 <HAL_RCC_ClockConfig+0x264>)
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	091b      	lsrs	r3, r3, #4
 80057ca:	f003 030f 	and.w	r3, r3, #15
 80057ce:	490c      	ldr	r1, [pc, #48]	@ (8005800 <HAL_RCC_ClockConfig+0x26c>)
 80057d0:	5ccb      	ldrb	r3, [r1, r3]
 80057d2:	f003 031f 	and.w	r3, r3, #31
 80057d6:	fa22 f303 	lsr.w	r3, r2, r3
 80057da:	4a0a      	ldr	r2, [pc, #40]	@ (8005804 <HAL_RCC_ClockConfig+0x270>)
 80057dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80057de:	4b0a      	ldr	r3, [pc, #40]	@ (8005808 <HAL_RCC_ClockConfig+0x274>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7fc ff1e 	bl	8002624 <HAL_InitTick>
 80057e8:	4603      	mov	r3, r0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3718      	adds	r7, #24
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	40022000 	.word	0x40022000
 80057f8:	40021000 	.word	0x40021000
 80057fc:	04c4b400 	.word	0x04c4b400
 8005800:	0800b5fc 	.word	0x0800b5fc
 8005804:	20000094 	.word	0x20000094
 8005808:	20000098 	.word	0x20000098

0800580c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800580c:	b480      	push	{r7}
 800580e:	b087      	sub	sp, #28
 8005810:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005812:	4b2c      	ldr	r3, [pc, #176]	@ (80058c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f003 030c 	and.w	r3, r3, #12
 800581a:	2b04      	cmp	r3, #4
 800581c:	d102      	bne.n	8005824 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800581e:	4b2a      	ldr	r3, [pc, #168]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005820:	613b      	str	r3, [r7, #16]
 8005822:	e047      	b.n	80058b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005824:	4b27      	ldr	r3, [pc, #156]	@ (80058c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f003 030c 	and.w	r3, r3, #12
 800582c:	2b08      	cmp	r3, #8
 800582e:	d102      	bne.n	8005836 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005830:	4b26      	ldr	r3, [pc, #152]	@ (80058cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005832:	613b      	str	r3, [r7, #16]
 8005834:	e03e      	b.n	80058b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005836:	4b23      	ldr	r3, [pc, #140]	@ (80058c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f003 030c 	and.w	r3, r3, #12
 800583e:	2b0c      	cmp	r3, #12
 8005840:	d136      	bne.n	80058b0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005842:	4b20      	ldr	r3, [pc, #128]	@ (80058c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	f003 0303 	and.w	r3, r3, #3
 800584a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800584c:	4b1d      	ldr	r3, [pc, #116]	@ (80058c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	091b      	lsrs	r3, r3, #4
 8005852:	f003 030f 	and.w	r3, r3, #15
 8005856:	3301      	adds	r3, #1
 8005858:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2b03      	cmp	r3, #3
 800585e:	d10c      	bne.n	800587a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005860:	4a1a      	ldr	r2, [pc, #104]	@ (80058cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	fbb2 f3f3 	udiv	r3, r2, r3
 8005868:	4a16      	ldr	r2, [pc, #88]	@ (80058c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800586a:	68d2      	ldr	r2, [r2, #12]
 800586c:	0a12      	lsrs	r2, r2, #8
 800586e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005872:	fb02 f303 	mul.w	r3, r2, r3
 8005876:	617b      	str	r3, [r7, #20]
      break;
 8005878:	e00c      	b.n	8005894 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800587a:	4a13      	ldr	r2, [pc, #76]	@ (80058c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005882:	4a10      	ldr	r2, [pc, #64]	@ (80058c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005884:	68d2      	ldr	r2, [r2, #12]
 8005886:	0a12      	lsrs	r2, r2, #8
 8005888:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800588c:	fb02 f303 	mul.w	r3, r2, r3
 8005890:	617b      	str	r3, [r7, #20]
      break;
 8005892:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005894:	4b0b      	ldr	r3, [pc, #44]	@ (80058c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	0e5b      	lsrs	r3, r3, #25
 800589a:	f003 0303 	and.w	r3, r3, #3
 800589e:	3301      	adds	r3, #1
 80058a0:	005b      	lsls	r3, r3, #1
 80058a2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80058a4:	697a      	ldr	r2, [r7, #20]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ac:	613b      	str	r3, [r7, #16]
 80058ae:	e001      	b.n	80058b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80058b0:	2300      	movs	r3, #0
 80058b2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80058b4:	693b      	ldr	r3, [r7, #16]
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	371c      	adds	r7, #28
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr
 80058c2:	bf00      	nop
 80058c4:	40021000 	.word	0x40021000
 80058c8:	00f42400 	.word	0x00f42400
 80058cc:	007a1200 	.word	0x007a1200

080058d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058d0:	b480      	push	{r7}
 80058d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058d4:	4b03      	ldr	r3, [pc, #12]	@ (80058e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80058d6:	681b      	ldr	r3, [r3, #0]
}
 80058d8:	4618      	mov	r0, r3
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	20000094 	.word	0x20000094

080058e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80058ec:	f7ff fff0 	bl	80058d0 <HAL_RCC_GetHCLKFreq>
 80058f0:	4602      	mov	r2, r0
 80058f2:	4b06      	ldr	r3, [pc, #24]	@ (800590c <HAL_RCC_GetPCLK1Freq+0x24>)
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	0a1b      	lsrs	r3, r3, #8
 80058f8:	f003 0307 	and.w	r3, r3, #7
 80058fc:	4904      	ldr	r1, [pc, #16]	@ (8005910 <HAL_RCC_GetPCLK1Freq+0x28>)
 80058fe:	5ccb      	ldrb	r3, [r1, r3]
 8005900:	f003 031f 	and.w	r3, r3, #31
 8005904:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005908:	4618      	mov	r0, r3
 800590a:	bd80      	pop	{r7, pc}
 800590c:	40021000 	.word	0x40021000
 8005910:	0800b60c 	.word	0x0800b60c

08005914 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005918:	f7ff ffda 	bl	80058d0 <HAL_RCC_GetHCLKFreq>
 800591c:	4602      	mov	r2, r0
 800591e:	4b06      	ldr	r3, [pc, #24]	@ (8005938 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	0adb      	lsrs	r3, r3, #11
 8005924:	f003 0307 	and.w	r3, r3, #7
 8005928:	4904      	ldr	r1, [pc, #16]	@ (800593c <HAL_RCC_GetPCLK2Freq+0x28>)
 800592a:	5ccb      	ldrb	r3, [r1, r3]
 800592c:	f003 031f 	and.w	r3, r3, #31
 8005930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005934:	4618      	mov	r0, r3
 8005936:	bd80      	pop	{r7, pc}
 8005938:	40021000 	.word	0x40021000
 800593c:	0800b60c 	.word	0x0800b60c

08005940 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005940:	b480      	push	{r7}
 8005942:	b087      	sub	sp, #28
 8005944:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005946:	4b1e      	ldr	r3, [pc, #120]	@ (80059c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	f003 0303 	and.w	r3, r3, #3
 800594e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005950:	4b1b      	ldr	r3, [pc, #108]	@ (80059c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	091b      	lsrs	r3, r3, #4
 8005956:	f003 030f 	and.w	r3, r3, #15
 800595a:	3301      	adds	r3, #1
 800595c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	2b03      	cmp	r3, #3
 8005962:	d10c      	bne.n	800597e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005964:	4a17      	ldr	r2, [pc, #92]	@ (80059c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	fbb2 f3f3 	udiv	r3, r2, r3
 800596c:	4a14      	ldr	r2, [pc, #80]	@ (80059c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800596e:	68d2      	ldr	r2, [r2, #12]
 8005970:	0a12      	lsrs	r2, r2, #8
 8005972:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005976:	fb02 f303 	mul.w	r3, r2, r3
 800597a:	617b      	str	r3, [r7, #20]
    break;
 800597c:	e00c      	b.n	8005998 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800597e:	4a12      	ldr	r2, [pc, #72]	@ (80059c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	fbb2 f3f3 	udiv	r3, r2, r3
 8005986:	4a0e      	ldr	r2, [pc, #56]	@ (80059c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005988:	68d2      	ldr	r2, [r2, #12]
 800598a:	0a12      	lsrs	r2, r2, #8
 800598c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005990:	fb02 f303 	mul.w	r3, r2, r3
 8005994:	617b      	str	r3, [r7, #20]
    break;
 8005996:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005998:	4b09      	ldr	r3, [pc, #36]	@ (80059c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	0e5b      	lsrs	r3, r3, #25
 800599e:	f003 0303 	and.w	r3, r3, #3
 80059a2:	3301      	adds	r3, #1
 80059a4:	005b      	lsls	r3, r3, #1
 80059a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80059a8:	697a      	ldr	r2, [r7, #20]
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80059b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80059b2:	687b      	ldr	r3, [r7, #4]
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	371c      	adds	r7, #28
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr
 80059c0:	40021000 	.word	0x40021000
 80059c4:	007a1200 	.word	0x007a1200
 80059c8:	00f42400 	.word	0x00f42400

080059cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b086      	sub	sp, #24
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80059d4:	2300      	movs	r3, #0
 80059d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80059d8:	2300      	movs	r3, #0
 80059da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f000 8098 	beq.w	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059ea:	2300      	movs	r3, #0
 80059ec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059ee:	4b43      	ldr	r3, [pc, #268]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d10d      	bne.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059fa:	4b40      	ldr	r3, [pc, #256]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059fe:	4a3f      	ldr	r2, [pc, #252]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a04:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a06:	4b3d      	ldr	r3, [pc, #244]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a0e:	60bb      	str	r3, [r7, #8]
 8005a10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a12:	2301      	movs	r3, #1
 8005a14:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a16:	4b3a      	ldr	r3, [pc, #232]	@ (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a39      	ldr	r2, [pc, #228]	@ (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005a1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a20:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a22:	f7fc fe4b 	bl	80026bc <HAL_GetTick>
 8005a26:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a28:	e009      	b.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a2a:	f7fc fe47 	bl	80026bc <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	2b02      	cmp	r3, #2
 8005a36:	d902      	bls.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	74fb      	strb	r3, [r7, #19]
        break;
 8005a3c:	e005      	b.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a3e:	4b30      	ldr	r3, [pc, #192]	@ (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d0ef      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005a4a:	7cfb      	ldrb	r3, [r7, #19]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d159      	bne.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a50:	4b2a      	ldr	r3, [pc, #168]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a5a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d01e      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d019      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a6c:	4b23      	ldr	r3, [pc, #140]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a76:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a78:	4b20      	ldr	r3, [pc, #128]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a7e:	4a1f      	ldr	r2, [pc, #124]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a88:	4b1c      	ldr	r3, [pc, #112]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a8e:	4a1b      	ldr	r2, [pc, #108]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a98:	4a18      	ldr	r2, [pc, #96]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d016      	beq.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aaa:	f7fc fe07 	bl	80026bc <HAL_GetTick>
 8005aae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ab0:	e00b      	b.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ab2:	f7fc fe03 	bl	80026bc <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d902      	bls.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	74fb      	strb	r3, [r7, #19]
            break;
 8005ac8:	e006      	b.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005aca:	4b0c      	ldr	r3, [pc, #48]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ad0:	f003 0302 	and.w	r3, r3, #2
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d0ec      	beq.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005ad8:	7cfb      	ldrb	r3, [r7, #19]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10b      	bne.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ade:	4b07      	ldr	r3, [pc, #28]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ae4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aec:	4903      	ldr	r1, [pc, #12]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005aee:	4313      	orrs	r3, r2
 8005af0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005af4:	e008      	b.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005af6:	7cfb      	ldrb	r3, [r7, #19]
 8005af8:	74bb      	strb	r3, [r7, #18]
 8005afa:	e005      	b.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005afc:	40021000 	.word	0x40021000
 8005b00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b04:	7cfb      	ldrb	r3, [r7, #19]
 8005b06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b08:	7c7b      	ldrb	r3, [r7, #17]
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d105      	bne.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b0e:	4ba7      	ldr	r3, [pc, #668]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b12:	4aa6      	ldr	r2, [pc, #664]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b18:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d00a      	beq.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b26:	4ba1      	ldr	r3, [pc, #644]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b2c:	f023 0203 	bic.w	r2, r3, #3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	499d      	ldr	r1, [pc, #628]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0302 	and.w	r3, r3, #2
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d00a      	beq.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b48:	4b98      	ldr	r3, [pc, #608]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b4e:	f023 020c 	bic.w	r2, r3, #12
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	4995      	ldr	r1, [pc, #596]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0304 	and.w	r3, r3, #4
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d00a      	beq.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b6a:	4b90      	ldr	r3, [pc, #576]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b70:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	498c      	ldr	r1, [pc, #560]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0308 	and.w	r3, r3, #8
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d00a      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b8c:	4b87      	ldr	r3, [pc, #540]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b92:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	4984      	ldr	r1, [pc, #528]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0310 	and.w	r3, r3, #16
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00a      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005bae:	4b7f      	ldr	r3, [pc, #508]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bb4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	695b      	ldr	r3, [r3, #20]
 8005bbc:	497b      	ldr	r1, [pc, #492]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0320 	and.w	r3, r3, #32
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d00a      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005bd0:	4b76      	ldr	r3, [pc, #472]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bd6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	699b      	ldr	r3, [r3, #24]
 8005bde:	4973      	ldr	r1, [pc, #460]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005be0:	4313      	orrs	r3, r2
 8005be2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d00a      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005bf2:	4b6e      	ldr	r3, [pc, #440]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bf8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	69db      	ldr	r3, [r3, #28]
 8005c00:	496a      	ldr	r1, [pc, #424]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c02:	4313      	orrs	r3, r2
 8005c04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d00a      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c14:	4b65      	ldr	r3, [pc, #404]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c1a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a1b      	ldr	r3, [r3, #32]
 8005c22:	4962      	ldr	r1, [pc, #392]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c24:	4313      	orrs	r3, r2
 8005c26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d00a      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c36:	4b5d      	ldr	r3, [pc, #372]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c3c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c44:	4959      	ldr	r1, [pc, #356]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c46:	4313      	orrs	r3, r2
 8005c48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00a      	beq.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c58:	4b54      	ldr	r3, [pc, #336]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c5e:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c66:	4951      	ldr	r1, [pc, #324]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d015      	beq.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c7a:	4b4c      	ldr	r3, [pc, #304]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c80:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c88:	4948      	ldr	r1, [pc, #288]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c98:	d105      	bne.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c9a:	4b44      	ldr	r3, [pc, #272]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	4a43      	ldr	r2, [pc, #268]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ca0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ca4:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d015      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005cb2:	4b3e      	ldr	r3, [pc, #248]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cb8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cc0:	493a      	ldr	r1, [pc, #232]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ccc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005cd0:	d105      	bne.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cd2:	4b36      	ldr	r3, [pc, #216]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	4a35      	ldr	r2, [pc, #212]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cd8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cdc:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d015      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005cea:	4b30      	ldr	r3, [pc, #192]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cf0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cf8:	492c      	ldr	r1, [pc, #176]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d08:	d105      	bne.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d0a:	4b28      	ldr	r3, [pc, #160]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	4a27      	ldr	r2, [pc, #156]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d10:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d14:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d015      	beq.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d22:	4b22      	ldr	r3, [pc, #136]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d28:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d30:	491e      	ldr	r1, [pc, #120]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d40:	d105      	bne.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d42:	4b1a      	ldr	r3, [pc, #104]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	4a19      	ldr	r2, [pc, #100]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d48:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d4c:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d015      	beq.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d5a:	4b14      	ldr	r3, [pc, #80]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d60:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d68:	4910      	ldr	r1, [pc, #64]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d78:	d105      	bne.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	4a0b      	ldr	r2, [pc, #44]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d80:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d84:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d018      	beq.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005d92:	4b06      	ldr	r3, [pc, #24]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d98:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005da0:	4902      	ldr	r1, [pc, #8]	@ (8005dac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	e001      	b.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005dac:	40021000 	.word	0x40021000
 8005db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005db6:	d105      	bne.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005db8:	4b21      	ldr	r3, [pc, #132]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	4a20      	ldr	r2, [pc, #128]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005dbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dc2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d015      	beq.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dd6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dde:	4918      	ldr	r1, [pc, #96]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005de0:	4313      	orrs	r3, r2
 8005de2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dee:	d105      	bne.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005df0:	4b13      	ldr	r3, [pc, #76]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	4a12      	ldr	r2, [pc, #72]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005df6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dfa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d015      	beq.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005e08:	4b0d      	ldr	r3, [pc, #52]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005e0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e16:	490a      	ldr	r1, [pc, #40]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e26:	d105      	bne.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e28:	4b05      	ldr	r3, [pc, #20]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	4a04      	ldr	r2, [pc, #16]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005e2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e32:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005e34:	7cbb      	ldrb	r3, [r7, #18]
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3718      	adds	r7, #24
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	40021000 	.word	0x40021000

08005e44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d101      	bne.n	8005e56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e09d      	b.n	8005f92 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d108      	bne.n	8005e70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e66:	d009      	beq.n	8005e7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	61da      	str	r2, [r3, #28]
 8005e6e:	e005      	b.n	8005e7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d106      	bne.n	8005e9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f7fc f976 	bl	8002188 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005eb2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ebc:	d902      	bls.n	8005ec4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	60fb      	str	r3, [r7, #12]
 8005ec2:	e002      	b.n	8005eca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ec4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ec8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005ed2:	d007      	beq.n	8005ee4 <HAL_SPI_Init+0xa0>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005edc:	d002      	beq.n	8005ee4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005ef4:	431a      	orrs	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	f003 0302 	and.w	r3, r3, #2
 8005efe:	431a      	orrs	r2, r3
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	695b      	ldr	r3, [r3, #20]
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	431a      	orrs	r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f12:	431a      	orrs	r2, r3
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	69db      	ldr	r3, [r3, #28]
 8005f18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f1c:	431a      	orrs	r2, r3
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6a1b      	ldr	r3, [r3, #32]
 8005f22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f26:	ea42 0103 	orr.w	r1, r2, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	430a      	orrs	r2, r1
 8005f38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	0c1b      	lsrs	r3, r3, #16
 8005f40:	f003 0204 	and.w	r2, r3, #4
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f48:	f003 0310 	and.w	r3, r3, #16
 8005f4c:	431a      	orrs	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f52:	f003 0308 	and.w	r3, r3, #8
 8005f56:	431a      	orrs	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005f60:	ea42 0103 	orr.w	r1, r2, r3
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	430a      	orrs	r2, r1
 8005f70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	69da      	ldr	r2, [r3, #28]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3710      	adds	r7, #16
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}

08005f9a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f9a:	b580      	push	{r7, lr}
 8005f9c:	b088      	sub	sp, #32
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	60f8      	str	r0, [r7, #12]
 8005fa2:	60b9      	str	r1, [r7, #8]
 8005fa4:	603b      	str	r3, [r7, #0]
 8005fa6:	4613      	mov	r3, r2
 8005fa8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005faa:	f7fc fb87 	bl	80026bc <HAL_GetTick>
 8005fae:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005fb0:	88fb      	ldrh	r3, [r7, #6]
 8005fb2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d001      	beq.n	8005fc4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005fc0:	2302      	movs	r3, #2
 8005fc2:	e15c      	b.n	800627e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d002      	beq.n	8005fd0 <HAL_SPI_Transmit+0x36>
 8005fca:	88fb      	ldrh	r3, [r7, #6]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d101      	bne.n	8005fd4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e154      	b.n	800627e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d101      	bne.n	8005fe2 <HAL_SPI_Transmit+0x48>
 8005fde:	2302      	movs	r3, #2
 8005fe0:	e14d      	b.n	800627e <HAL_SPI_Transmit+0x2e4>
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2203      	movs	r2, #3
 8005fee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	68ba      	ldr	r2, [r7, #8]
 8005ffc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	88fa      	ldrh	r2, [r7, #6]
 8006002:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	88fa      	ldrh	r2, [r7, #6]
 8006008:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2200      	movs	r2, #0
 800600e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006034:	d10f      	bne.n	8006056 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006044:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006054:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006060:	2b40      	cmp	r3, #64	@ 0x40
 8006062:	d007      	beq.n	8006074 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006072:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800607c:	d952      	bls.n	8006124 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d002      	beq.n	800608c <HAL_SPI_Transmit+0xf2>
 8006086:	8b7b      	ldrh	r3, [r7, #26]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d145      	bne.n	8006118 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006090:	881a      	ldrh	r2, [r3, #0]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800609c:	1c9a      	adds	r2, r3, #2
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	3b01      	subs	r3, #1
 80060aa:	b29a      	uxth	r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80060b0:	e032      	b.n	8006118 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f003 0302 	and.w	r3, r3, #2
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d112      	bne.n	80060e6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c4:	881a      	ldrh	r2, [r3, #0]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d0:	1c9a      	adds	r2, r3, #2
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060da:	b29b      	uxth	r3, r3
 80060dc:	3b01      	subs	r3, #1
 80060de:	b29a      	uxth	r2, r3
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80060e4:	e018      	b.n	8006118 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060e6:	f7fc fae9 	bl	80026bc <HAL_GetTick>
 80060ea:	4602      	mov	r2, r0
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	1ad3      	subs	r3, r2, r3
 80060f0:	683a      	ldr	r2, [r7, #0]
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d803      	bhi.n	80060fe <HAL_SPI_Transmit+0x164>
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80060fc:	d102      	bne.n	8006104 <HAL_SPI_Transmit+0x16a>
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d109      	bne.n	8006118 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	e0b2      	b.n	800627e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800611c:	b29b      	uxth	r3, r3
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1c7      	bne.n	80060b2 <HAL_SPI_Transmit+0x118>
 8006122:	e083      	b.n	800622c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d002      	beq.n	8006132 <HAL_SPI_Transmit+0x198>
 800612c:	8b7b      	ldrh	r3, [r7, #26]
 800612e:	2b01      	cmp	r3, #1
 8006130:	d177      	bne.n	8006222 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006136:	b29b      	uxth	r3, r3
 8006138:	2b01      	cmp	r3, #1
 800613a:	d912      	bls.n	8006162 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006140:	881a      	ldrh	r2, [r3, #0]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800614c:	1c9a      	adds	r2, r3, #2
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006156:	b29b      	uxth	r3, r3
 8006158:	3b02      	subs	r3, #2
 800615a:	b29a      	uxth	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006160:	e05f      	b.n	8006222 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	330c      	adds	r3, #12
 800616c:	7812      	ldrb	r2, [r2, #0]
 800616e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006174:	1c5a      	adds	r2, r3, #1
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800617e:	b29b      	uxth	r3, r3
 8006180:	3b01      	subs	r3, #1
 8006182:	b29a      	uxth	r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006188:	e04b      	b.n	8006222 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	f003 0302 	and.w	r3, r3, #2
 8006194:	2b02      	cmp	r3, #2
 8006196:	d12b      	bne.n	80061f0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800619c:	b29b      	uxth	r3, r3
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d912      	bls.n	80061c8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a6:	881a      	ldrh	r2, [r3, #0]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b2:	1c9a      	adds	r2, r3, #2
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061bc:	b29b      	uxth	r3, r3
 80061be:	3b02      	subs	r3, #2
 80061c0:	b29a      	uxth	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80061c6:	e02c      	b.n	8006222 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	330c      	adds	r3, #12
 80061d2:	7812      	ldrb	r2, [r2, #0]
 80061d4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061da:	1c5a      	adds	r2, r3, #1
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	3b01      	subs	r3, #1
 80061e8:	b29a      	uxth	r2, r3
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80061ee:	e018      	b.n	8006222 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061f0:	f7fc fa64 	bl	80026bc <HAL_GetTick>
 80061f4:	4602      	mov	r2, r0
 80061f6:	69fb      	ldr	r3, [r7, #28]
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	683a      	ldr	r2, [r7, #0]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d803      	bhi.n	8006208 <HAL_SPI_Transmit+0x26e>
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006206:	d102      	bne.n	800620e <HAL_SPI_Transmit+0x274>
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d109      	bne.n	8006222 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2201      	movs	r2, #1
 8006212:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2200      	movs	r2, #0
 800621a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800621e:	2303      	movs	r3, #3
 8006220:	e02d      	b.n	800627e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006226:	b29b      	uxth	r3, r3
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1ae      	bne.n	800618a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800622c:	69fa      	ldr	r2, [r7, #28]
 800622e:	6839      	ldr	r1, [r7, #0]
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f000 fad5 	bl	80067e0 <SPI_EndRxTxTransaction>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d002      	beq.n	8006242 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2220      	movs	r2, #32
 8006240:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d10a      	bne.n	8006260 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800624a:	2300      	movs	r3, #0
 800624c:	617b      	str	r3, [r7, #20]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	617b      	str	r3, [r7, #20]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	617b      	str	r3, [r7, #20]
 800625e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2200      	movs	r2, #0
 800626c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006274:	2b00      	cmp	r3, #0
 8006276:	d001      	beq.n	800627c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e000      	b.n	800627e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800627c:	2300      	movs	r3, #0
  }
}
 800627e:	4618      	mov	r0, r3
 8006280:	3720      	adds	r7, #32
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
	...

08006288 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	4613      	mov	r3, r2
 8006294:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800629c:	b2db      	uxtb	r3, r3
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d001      	beq.n	80062a6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80062a2:	2302      	movs	r3, #2
 80062a4:	e0d4      	b.n	8006450 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d002      	beq.n	80062b2 <HAL_SPI_Transmit_DMA+0x2a>
 80062ac:	88fb      	ldrh	r3, [r7, #6]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d101      	bne.n	80062b6 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e0cc      	b.n	8006450 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d101      	bne.n	80062c4 <HAL_SPI_Transmit_DMA+0x3c>
 80062c0:	2302      	movs	r3, #2
 80062c2:	e0c5      	b.n	8006450 <HAL_SPI_Transmit_DMA+0x1c8>
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2203      	movs	r2, #3
 80062d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2200      	movs	r2, #0
 80062d8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	68ba      	ldr	r2, [r7, #8]
 80062de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	88fa      	ldrh	r2, [r7, #6]
 80062e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	88fa      	ldrh	r2, [r7, #6]
 80062ea:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2200      	movs	r2, #0
 80062f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2200      	movs	r2, #0
 80062fc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2200      	movs	r2, #0
 800630a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006316:	d10f      	bne.n	8006338 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006326:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006336:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800633c:	4a46      	ldr	r2, [pc, #280]	@ (8006458 <HAL_SPI_Transmit_DMA+0x1d0>)
 800633e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006344:	4a45      	ldr	r2, [pc, #276]	@ (800645c <HAL_SPI_Transmit_DMA+0x1d4>)
 8006346:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800634c:	4a44      	ldr	r2, [pc, #272]	@ (8006460 <HAL_SPI_Transmit_DMA+0x1d8>)
 800634e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006354:	2200      	movs	r2, #0
 8006356:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	685a      	ldr	r2, [r3, #4]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006366:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006370:	d82d      	bhi.n	80063ce <HAL_SPI_Transmit_DMA+0x146>
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800637c:	d127      	bne.n	80063ce <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006382:	b29b      	uxth	r3, r3
 8006384:	f003 0301 	and.w	r3, r3, #1
 8006388:	2b00      	cmp	r3, #0
 800638a:	d10f      	bne.n	80063ac <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	685a      	ldr	r2, [r3, #4]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800639a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	085b      	lsrs	r3, r3, #1
 80063a4:	b29a      	uxth	r2, r3
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063aa:	e010      	b.n	80063ce <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	685a      	ldr	r2, [r3, #4]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063ba:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	085b      	lsrs	r3, r3, #1
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	3301      	adds	r3, #1
 80063c8:	b29a      	uxth	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d6:	4619      	mov	r1, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	330c      	adds	r3, #12
 80063de:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063e4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80063e6:	f7fe f9ab 	bl	8004740 <HAL_DMA_Start_IT>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00b      	beq.n	8006408 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063f4:	f043 0210 	orr.w	r2, r3, #16
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e023      	b.n	8006450 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006412:	2b40      	cmp	r3, #64	@ 0x40
 8006414:	d007      	beq.n	8006426 <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006424:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	685a      	ldr	r2, [r3, #4]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f042 0220 	orr.w	r2, r2, #32
 800643c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	685a      	ldr	r2, [r3, #4]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f042 0202 	orr.w	r2, r2, #2
 800644c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800644e:	2300      	movs	r3, #0
}
 8006450:	4618      	mov	r0, r3
 8006452:	3710      	adds	r7, #16
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	08006547 	.word	0x08006547
 800645c:	080064a1 	.word	0x080064a1
 8006460:	08006563 	.word	0x08006563

08006464 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006480:	bf00      	nop
 8006482:	370c      	adds	r7, #12
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006494:	bf00      	nop
 8006496:	370c      	adds	r7, #12
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr

080064a0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b086      	sub	sp, #24
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ac:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064ae:	f7fc f905 	bl	80026bc <HAL_GetTick>
 80064b2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f003 0320 	and.w	r3, r3, #32
 80064be:	2b20      	cmp	r3, #32
 80064c0:	d03b      	beq.n	800653a <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f022 0220 	bic.w	r2, r2, #32
 80064d0:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	685a      	ldr	r2, [r3, #4]
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f022 0202 	bic.w	r2, r2, #2
 80064e0:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80064e2:	693a      	ldr	r2, [r7, #16]
 80064e4:	2164      	movs	r1, #100	@ 0x64
 80064e6:	6978      	ldr	r0, [r7, #20]
 80064e8:	f000 f97a 	bl	80067e0 <SPI_EndRxTxTransaction>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d005      	beq.n	80064fe <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064f6:	f043 0220 	orr.w	r2, r3, #32
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d10a      	bne.n	800651c <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006506:	2300      	movs	r3, #0
 8006508:	60fb      	str	r3, [r7, #12]
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	60fb      	str	r3, [r7, #12]
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	60fb      	str	r3, [r7, #12]
 800651a:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	2200      	movs	r2, #0
 8006520:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	2201      	movs	r2, #1
 8006526:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006532:	6978      	ldr	r0, [r7, #20]
 8006534:	f7ff ffaa 	bl	800648c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006538:	e002      	b.n	8006540 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800653a:	6978      	ldr	r0, [r7, #20]
 800653c:	f7ff ff92 	bl	8006464 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006540:	3718      	adds	r7, #24
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b084      	sub	sp, #16
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006552:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f7ff ff8f 	bl	8006478 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800655a:	bf00      	nop
 800655c:	3710      	adds	r7, #16
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b084      	sub	sp, #16
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f022 0203 	bic.w	r2, r2, #3
 800657e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006584:	f043 0210 	orr.w	r2, r3, #16
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006594:	68f8      	ldr	r0, [r7, #12]
 8006596:	f7ff ff79 	bl	800648c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800659a:	bf00      	nop
 800659c:	3710      	adds	r7, #16
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
	...

080065a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b088      	sub	sp, #32
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	603b      	str	r3, [r7, #0]
 80065b0:	4613      	mov	r3, r2
 80065b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80065b4:	f7fc f882 	bl	80026bc <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065bc:	1a9b      	subs	r3, r3, r2
 80065be:	683a      	ldr	r2, [r7, #0]
 80065c0:	4413      	add	r3, r2
 80065c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80065c4:	f7fc f87a 	bl	80026bc <HAL_GetTick>
 80065c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80065ca:	4b39      	ldr	r3, [pc, #228]	@ (80066b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	015b      	lsls	r3, r3, #5
 80065d0:	0d1b      	lsrs	r3, r3, #20
 80065d2:	69fa      	ldr	r2, [r7, #28]
 80065d4:	fb02 f303 	mul.w	r3, r2, r3
 80065d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065da:	e054      	b.n	8006686 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065e2:	d050      	beq.n	8006686 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065e4:	f7fc f86a 	bl	80026bc <HAL_GetTick>
 80065e8:	4602      	mov	r2, r0
 80065ea:	69bb      	ldr	r3, [r7, #24]
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	69fa      	ldr	r2, [r7, #28]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d902      	bls.n	80065fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80065f4:	69fb      	ldr	r3, [r7, #28]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d13d      	bne.n	8006676 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	685a      	ldr	r2, [r3, #4]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006608:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006612:	d111      	bne.n	8006638 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800661c:	d004      	beq.n	8006628 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006626:	d107      	bne.n	8006638 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006636:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800663c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006640:	d10f      	bne.n	8006662 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006650:	601a      	str	r2, [r3, #0]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006660:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e017      	b.n	80066a6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d101      	bne.n	8006680 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	3b01      	subs	r3, #1
 8006684:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	689a      	ldr	r2, [r3, #8]
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	4013      	ands	r3, r2
 8006690:	68ba      	ldr	r2, [r7, #8]
 8006692:	429a      	cmp	r2, r3
 8006694:	bf0c      	ite	eq
 8006696:	2301      	moveq	r3, #1
 8006698:	2300      	movne	r3, #0
 800669a:	b2db      	uxtb	r3, r3
 800669c:	461a      	mov	r2, r3
 800669e:	79fb      	ldrb	r3, [r7, #7]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d19b      	bne.n	80065dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3720      	adds	r7, #32
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	20000094 	.word	0x20000094

080066b4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b08a      	sub	sp, #40	@ 0x28
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
 80066c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80066c2:	2300      	movs	r3, #0
 80066c4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80066c6:	f7fb fff9 	bl	80026bc <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ce:	1a9b      	subs	r3, r3, r2
 80066d0:	683a      	ldr	r2, [r7, #0]
 80066d2:	4413      	add	r3, r2
 80066d4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80066d6:	f7fb fff1 	bl	80026bc <HAL_GetTick>
 80066da:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	330c      	adds	r3, #12
 80066e2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80066e4:	4b3d      	ldr	r3, [pc, #244]	@ (80067dc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	4613      	mov	r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	4413      	add	r3, r2
 80066ee:	00da      	lsls	r2, r3, #3
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	0d1b      	lsrs	r3, r3, #20
 80066f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066f6:	fb02 f303 	mul.w	r3, r2, r3
 80066fa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80066fc:	e060      	b.n	80067c0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006704:	d107      	bne.n	8006716 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d104      	bne.n	8006716 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	781b      	ldrb	r3, [r3, #0]
 8006710:	b2db      	uxtb	r3, r3
 8006712:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006714:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800671c:	d050      	beq.n	80067c0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800671e:	f7fb ffcd 	bl	80026bc <HAL_GetTick>
 8006722:	4602      	mov	r2, r0
 8006724:	6a3b      	ldr	r3, [r7, #32]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800672a:	429a      	cmp	r2, r3
 800672c:	d902      	bls.n	8006734 <SPI_WaitFifoStateUntilTimeout+0x80>
 800672e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006730:	2b00      	cmp	r3, #0
 8006732:	d13d      	bne.n	80067b0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006742:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800674c:	d111      	bne.n	8006772 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006756:	d004      	beq.n	8006762 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006760:	d107      	bne.n	8006772 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006770:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800677a:	d10f      	bne.n	800679c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800678a:	601a      	str	r2, [r3, #0]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800679a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e010      	b.n	80067d2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80067b0:	69bb      	ldr	r3, [r7, #24]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80067b6:	2300      	movs	r3, #0
 80067b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	3b01      	subs	r3, #1
 80067be:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	689a      	ldr	r2, [r3, #8]
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	4013      	ands	r3, r2
 80067ca:	687a      	ldr	r2, [r7, #4]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d196      	bne.n	80066fe <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3728      	adds	r7, #40	@ 0x28
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	20000094 	.word	0x20000094

080067e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b086      	sub	sp, #24
 80067e4:	af02      	add	r7, sp, #8
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80067f8:	68f8      	ldr	r0, [r7, #12]
 80067fa:	f7ff ff5b 	bl	80066b4 <SPI_WaitFifoStateUntilTimeout>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d007      	beq.n	8006814 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006808:	f043 0220 	orr.w	r2, r3, #32
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006810:	2303      	movs	r3, #3
 8006812:	e027      	b.n	8006864 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	9300      	str	r3, [sp, #0]
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	2200      	movs	r2, #0
 800681c:	2180      	movs	r1, #128	@ 0x80
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	f7ff fec0 	bl	80065a4 <SPI_WaitFlagStateUntilTimeout>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d007      	beq.n	800683a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800682e:	f043 0220 	orr.w	r2, r3, #32
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e014      	b.n	8006864 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	9300      	str	r3, [sp, #0]
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	2200      	movs	r2, #0
 8006842:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	f7ff ff34 	bl	80066b4 <SPI_WaitFifoStateUntilTimeout>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d007      	beq.n	8006862 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006856:	f043 0220 	orr.w	r2, r3, #32
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800685e:	2303      	movs	r3, #3
 8006860:	e000      	b.n	8006864 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3710      	adds	r7, #16
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b082      	sub	sp, #8
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d101      	bne.n	800687e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e049      	b.n	8006912 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006884:	b2db      	uxtb	r3, r3
 8006886:	2b00      	cmp	r3, #0
 8006888:	d106      	bne.n	8006898 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f7fb fd34 	bl	8002300 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2202      	movs	r2, #2
 800689c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	3304      	adds	r3, #4
 80068a8:	4619      	mov	r1, r3
 80068aa:	4610      	mov	r0, r2
 80068ac:	f000 f89e 	bl	80069ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2201      	movs	r2, #1
 80068fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2201      	movs	r2, #1
 800690c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3708      	adds	r7, #8
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
	...

0800691c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800691c:	b480      	push	{r7}
 800691e:	b085      	sub	sp, #20
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800692a:	b2db      	uxtb	r3, r3
 800692c:	2b01      	cmp	r3, #1
 800692e:	d001      	beq.n	8006934 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e047      	b.n	80069c4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2202      	movs	r2, #2
 8006938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a23      	ldr	r2, [pc, #140]	@ (80069d0 <HAL_TIM_Base_Start+0xb4>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d01d      	beq.n	8006982 <HAL_TIM_Base_Start+0x66>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800694e:	d018      	beq.n	8006982 <HAL_TIM_Base_Start+0x66>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a1f      	ldr	r2, [pc, #124]	@ (80069d4 <HAL_TIM_Base_Start+0xb8>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d013      	beq.n	8006982 <HAL_TIM_Base_Start+0x66>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a1e      	ldr	r2, [pc, #120]	@ (80069d8 <HAL_TIM_Base_Start+0xbc>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d00e      	beq.n	8006982 <HAL_TIM_Base_Start+0x66>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a1c      	ldr	r2, [pc, #112]	@ (80069dc <HAL_TIM_Base_Start+0xc0>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d009      	beq.n	8006982 <HAL_TIM_Base_Start+0x66>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a1b      	ldr	r2, [pc, #108]	@ (80069e0 <HAL_TIM_Base_Start+0xc4>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d004      	beq.n	8006982 <HAL_TIM_Base_Start+0x66>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a19      	ldr	r2, [pc, #100]	@ (80069e4 <HAL_TIM_Base_Start+0xc8>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d115      	bne.n	80069ae <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	689a      	ldr	r2, [r3, #8]
 8006988:	4b17      	ldr	r3, [pc, #92]	@ (80069e8 <HAL_TIM_Base_Start+0xcc>)
 800698a:	4013      	ands	r3, r2
 800698c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2b06      	cmp	r3, #6
 8006992:	d015      	beq.n	80069c0 <HAL_TIM_Base_Start+0xa4>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800699a:	d011      	beq.n	80069c0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f042 0201 	orr.w	r2, r2, #1
 80069aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069ac:	e008      	b.n	80069c0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f042 0201 	orr.w	r2, r2, #1
 80069bc:	601a      	str	r2, [r3, #0]
 80069be:	e000      	b.n	80069c2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80069c2:	2300      	movs	r3, #0
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3714      	adds	r7, #20
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr
 80069d0:	40012c00 	.word	0x40012c00
 80069d4:	40000400 	.word	0x40000400
 80069d8:	40000800 	.word	0x40000800
 80069dc:	40013400 	.word	0x40013400
 80069e0:	40014000 	.word	0x40014000
 80069e4:	40015000 	.word	0x40015000
 80069e8:	00010007 	.word	0x00010007

080069ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b085      	sub	sp, #20
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a48      	ldr	r2, [pc, #288]	@ (8006b20 <TIM_Base_SetConfig+0x134>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d013      	beq.n	8006a2c <TIM_Base_SetConfig+0x40>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a0a:	d00f      	beq.n	8006a2c <TIM_Base_SetConfig+0x40>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a45      	ldr	r2, [pc, #276]	@ (8006b24 <TIM_Base_SetConfig+0x138>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d00b      	beq.n	8006a2c <TIM_Base_SetConfig+0x40>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a44      	ldr	r2, [pc, #272]	@ (8006b28 <TIM_Base_SetConfig+0x13c>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d007      	beq.n	8006a2c <TIM_Base_SetConfig+0x40>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a43      	ldr	r2, [pc, #268]	@ (8006b2c <TIM_Base_SetConfig+0x140>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d003      	beq.n	8006a2c <TIM_Base_SetConfig+0x40>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a42      	ldr	r2, [pc, #264]	@ (8006b30 <TIM_Base_SetConfig+0x144>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d108      	bne.n	8006a3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a37      	ldr	r2, [pc, #220]	@ (8006b20 <TIM_Base_SetConfig+0x134>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d01f      	beq.n	8006a86 <TIM_Base_SetConfig+0x9a>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a4c:	d01b      	beq.n	8006a86 <TIM_Base_SetConfig+0x9a>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a34      	ldr	r2, [pc, #208]	@ (8006b24 <TIM_Base_SetConfig+0x138>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d017      	beq.n	8006a86 <TIM_Base_SetConfig+0x9a>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a33      	ldr	r2, [pc, #204]	@ (8006b28 <TIM_Base_SetConfig+0x13c>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d013      	beq.n	8006a86 <TIM_Base_SetConfig+0x9a>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a32      	ldr	r2, [pc, #200]	@ (8006b2c <TIM_Base_SetConfig+0x140>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d00f      	beq.n	8006a86 <TIM_Base_SetConfig+0x9a>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4a32      	ldr	r2, [pc, #200]	@ (8006b34 <TIM_Base_SetConfig+0x148>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d00b      	beq.n	8006a86 <TIM_Base_SetConfig+0x9a>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4a31      	ldr	r2, [pc, #196]	@ (8006b38 <TIM_Base_SetConfig+0x14c>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d007      	beq.n	8006a86 <TIM_Base_SetConfig+0x9a>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a30      	ldr	r2, [pc, #192]	@ (8006b3c <TIM_Base_SetConfig+0x150>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d003      	beq.n	8006a86 <TIM_Base_SetConfig+0x9a>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a2b      	ldr	r2, [pc, #172]	@ (8006b30 <TIM_Base_SetConfig+0x144>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d108      	bne.n	8006a98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	695b      	ldr	r3, [r3, #20]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	689a      	ldr	r2, [r3, #8]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a18      	ldr	r2, [pc, #96]	@ (8006b20 <TIM_Base_SetConfig+0x134>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d013      	beq.n	8006aec <TIM_Base_SetConfig+0x100>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a19      	ldr	r2, [pc, #100]	@ (8006b2c <TIM_Base_SetConfig+0x140>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d00f      	beq.n	8006aec <TIM_Base_SetConfig+0x100>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4a19      	ldr	r2, [pc, #100]	@ (8006b34 <TIM_Base_SetConfig+0x148>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d00b      	beq.n	8006aec <TIM_Base_SetConfig+0x100>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	4a18      	ldr	r2, [pc, #96]	@ (8006b38 <TIM_Base_SetConfig+0x14c>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d007      	beq.n	8006aec <TIM_Base_SetConfig+0x100>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4a17      	ldr	r2, [pc, #92]	@ (8006b3c <TIM_Base_SetConfig+0x150>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d003      	beq.n	8006aec <TIM_Base_SetConfig+0x100>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	4a12      	ldr	r2, [pc, #72]	@ (8006b30 <TIM_Base_SetConfig+0x144>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d103      	bne.n	8006af4 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	691a      	ldr	r2, [r3, #16]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	f003 0301 	and.w	r3, r3, #1
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d105      	bne.n	8006b12 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	691b      	ldr	r3, [r3, #16]
 8006b0a:	f023 0201 	bic.w	r2, r3, #1
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	611a      	str	r2, [r3, #16]
  }
}
 8006b12:	bf00      	nop
 8006b14:	3714      	adds	r7, #20
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr
 8006b1e:	bf00      	nop
 8006b20:	40012c00 	.word	0x40012c00
 8006b24:	40000400 	.word	0x40000400
 8006b28:	40000800 	.word	0x40000800
 8006b2c:	40013400 	.word	0x40013400
 8006b30:	40015000 	.word	0x40015000
 8006b34:	40014000 	.word	0x40014000
 8006b38:	40014400 	.word	0x40014400
 8006b3c:	40014800 	.word	0x40014800

08006b40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d101      	bne.n	8006b58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b54:	2302      	movs	r3, #2
 8006b56:	e06f      	b.n	8006c38 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2202      	movs	r2, #2
 8006b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a31      	ldr	r2, [pc, #196]	@ (8006c44 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d009      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a30      	ldr	r2, [pc, #192]	@ (8006c48 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d004      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a2e      	ldr	r2, [pc, #184]	@ (8006c4c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d108      	bne.n	8006ba8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006b9c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	68fa      	ldr	r2, [r7, #12]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006bae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a1e      	ldr	r2, [pc, #120]	@ (8006c44 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d01d      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bd8:	d018      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a1c      	ldr	r2, [pc, #112]	@ (8006c50 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d013      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a1a      	ldr	r2, [pc, #104]	@ (8006c54 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d00e      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a15      	ldr	r2, [pc, #84]	@ (8006c48 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d009      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a16      	ldr	r2, [pc, #88]	@ (8006c58 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d004      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a11      	ldr	r2, [pc, #68]	@ (8006c4c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d10c      	bne.n	8006c26 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c12:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	68ba      	ldr	r2, [r7, #8]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68ba      	ldr	r2, [r7, #8]
 8006c24:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2201      	movs	r2, #1
 8006c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c36:	2300      	movs	r3, #0
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3714      	adds	r7, #20
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr
 8006c44:	40012c00 	.word	0x40012c00
 8006c48:	40013400 	.word	0x40013400
 8006c4c:	40015000 	.word	0x40015000
 8006c50:	40000400 	.word	0x40000400
 8006c54:	40000800 	.word	0x40000800
 8006c58:	40014000 	.word	0x40014000

08006c5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b082      	sub	sp, #8
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d101      	bne.n	8006c6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e042      	b.n	8006cf4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d106      	bne.n	8006c86 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f000 f83b 	bl	8006cfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2224      	movs	r2, #36	@ 0x24
 8006c8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f022 0201 	bic.w	r2, r2, #1
 8006c9c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d002      	beq.n	8006cac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 fbbc 	bl	8007424 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f000 f8bd 	bl	8006e2c <UART_SetConfig>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d101      	bne.n	8006cbc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e01b      	b.n	8006cf4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	685a      	ldr	r2, [r3, #4]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006cca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	689a      	ldr	r2, [r3, #8]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006cda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f042 0201 	orr.w	r2, r2, #1
 8006cea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 fc3b 	bl	8007568 <UART_CheckIdleState>
 8006cf2:	4603      	mov	r3, r0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3708      	adds	r7, #8
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8006d04:	bf00      	nop
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b08a      	sub	sp, #40	@ 0x28
 8006d14:	af02      	add	r7, sp, #8
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	603b      	str	r3, [r7, #0]
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d26:	2b20      	cmp	r3, #32
 8006d28:	d17b      	bne.n	8006e22 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d002      	beq.n	8006d36 <HAL_UART_Transmit+0x26>
 8006d30:	88fb      	ldrh	r3, [r7, #6]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d101      	bne.n	8006d3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e074      	b.n	8006e24 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2221      	movs	r2, #33	@ 0x21
 8006d46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d4a:	f7fb fcb7 	bl	80026bc <HAL_GetTick>
 8006d4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	88fa      	ldrh	r2, [r7, #6]
 8006d54:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	88fa      	ldrh	r2, [r7, #6]
 8006d5c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d68:	d108      	bne.n	8006d7c <HAL_UART_Transmit+0x6c>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	691b      	ldr	r3, [r3, #16]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d104      	bne.n	8006d7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d72:	2300      	movs	r3, #0
 8006d74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	61bb      	str	r3, [r7, #24]
 8006d7a:	e003      	b.n	8006d84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d80:	2300      	movs	r3, #0
 8006d82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d84:	e030      	b.n	8006de8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	9300      	str	r3, [sp, #0]
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	2180      	movs	r1, #128	@ 0x80
 8006d90:	68f8      	ldr	r0, [r7, #12]
 8006d92:	f000 fc93 	bl	80076bc <UART_WaitOnFlagUntilTimeout>
 8006d96:	4603      	mov	r3, r0
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d005      	beq.n	8006da8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2220      	movs	r2, #32
 8006da0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006da4:	2303      	movs	r3, #3
 8006da6:	e03d      	b.n	8006e24 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006da8:	69fb      	ldr	r3, [r7, #28]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d10b      	bne.n	8006dc6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	881b      	ldrh	r3, [r3, #0]
 8006db2:	461a      	mov	r2, r3
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dbc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006dbe:	69bb      	ldr	r3, [r7, #24]
 8006dc0:	3302      	adds	r3, #2
 8006dc2:	61bb      	str	r3, [r7, #24]
 8006dc4:	e007      	b.n	8006dd6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006dc6:	69fb      	ldr	r3, [r7, #28]
 8006dc8:	781a      	ldrb	r2, [r3, #0]
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	3b01      	subs	r3, #1
 8006de0:	b29a      	uxth	r2, r3
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d1c8      	bne.n	8006d86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	9300      	str	r3, [sp, #0]
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	2140      	movs	r1, #64	@ 0x40
 8006dfe:	68f8      	ldr	r0, [r7, #12]
 8006e00:	f000 fc5c 	bl	80076bc <UART_WaitOnFlagUntilTimeout>
 8006e04:	4603      	mov	r3, r0
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d005      	beq.n	8006e16 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2220      	movs	r2, #32
 8006e0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006e12:	2303      	movs	r3, #3
 8006e14:	e006      	b.n	8006e24 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2220      	movs	r2, #32
 8006e1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	e000      	b.n	8006e24 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006e22:	2302      	movs	r3, #2
  }
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3720      	adds	r7, #32
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e30:	b08c      	sub	sp, #48	@ 0x30
 8006e32:	af00      	add	r7, sp, #0
 8006e34:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e36:	2300      	movs	r3, #0
 8006e38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	689a      	ldr	r2, [r3, #8]
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	691b      	ldr	r3, [r3, #16]
 8006e44:	431a      	orrs	r2, r3
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	695b      	ldr	r3, [r3, #20]
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	69db      	ldr	r3, [r3, #28]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	4baa      	ldr	r3, [pc, #680]	@ (8007104 <UART_SetConfig+0x2d8>)
 8006e5c:	4013      	ands	r3, r2
 8006e5e:	697a      	ldr	r2, [r7, #20]
 8006e60:	6812      	ldr	r2, [r2, #0]
 8006e62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e64:	430b      	orrs	r3, r1
 8006e66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	68da      	ldr	r2, [r3, #12]
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	430a      	orrs	r2, r1
 8006e7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	699b      	ldr	r3, [r3, #24]
 8006e82:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a9f      	ldr	r2, [pc, #636]	@ (8007108 <UART_SetConfig+0x2dc>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d004      	beq.n	8006e98 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	6a1b      	ldr	r3, [r3, #32]
 8006e92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e94:	4313      	orrs	r3, r2
 8006e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006ea2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006ea6:	697a      	ldr	r2, [r7, #20]
 8006ea8:	6812      	ldr	r2, [r2, #0]
 8006eaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006eac:	430b      	orrs	r3, r1
 8006eae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb6:	f023 010f 	bic.w	r1, r3, #15
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	430a      	orrs	r2, r1
 8006ec4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a90      	ldr	r2, [pc, #576]	@ (800710c <UART_SetConfig+0x2e0>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d125      	bne.n	8006f1c <UART_SetConfig+0xf0>
 8006ed0:	4b8f      	ldr	r3, [pc, #572]	@ (8007110 <UART_SetConfig+0x2e4>)
 8006ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ed6:	f003 0303 	and.w	r3, r3, #3
 8006eda:	2b03      	cmp	r3, #3
 8006edc:	d81a      	bhi.n	8006f14 <UART_SetConfig+0xe8>
 8006ede:	a201      	add	r2, pc, #4	@ (adr r2, 8006ee4 <UART_SetConfig+0xb8>)
 8006ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee4:	08006ef5 	.word	0x08006ef5
 8006ee8:	08006f05 	.word	0x08006f05
 8006eec:	08006efd 	.word	0x08006efd
 8006ef0:	08006f0d 	.word	0x08006f0d
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006efa:	e116      	b.n	800712a <UART_SetConfig+0x2fe>
 8006efc:	2302      	movs	r3, #2
 8006efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f02:	e112      	b.n	800712a <UART_SetConfig+0x2fe>
 8006f04:	2304      	movs	r3, #4
 8006f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f0a:	e10e      	b.n	800712a <UART_SetConfig+0x2fe>
 8006f0c:	2308      	movs	r3, #8
 8006f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f12:	e10a      	b.n	800712a <UART_SetConfig+0x2fe>
 8006f14:	2310      	movs	r3, #16
 8006f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f1a:	e106      	b.n	800712a <UART_SetConfig+0x2fe>
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a7c      	ldr	r2, [pc, #496]	@ (8007114 <UART_SetConfig+0x2e8>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d138      	bne.n	8006f98 <UART_SetConfig+0x16c>
 8006f26:	4b7a      	ldr	r3, [pc, #488]	@ (8007110 <UART_SetConfig+0x2e4>)
 8006f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f2c:	f003 030c 	and.w	r3, r3, #12
 8006f30:	2b0c      	cmp	r3, #12
 8006f32:	d82d      	bhi.n	8006f90 <UART_SetConfig+0x164>
 8006f34:	a201      	add	r2, pc, #4	@ (adr r2, 8006f3c <UART_SetConfig+0x110>)
 8006f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3a:	bf00      	nop
 8006f3c:	08006f71 	.word	0x08006f71
 8006f40:	08006f91 	.word	0x08006f91
 8006f44:	08006f91 	.word	0x08006f91
 8006f48:	08006f91 	.word	0x08006f91
 8006f4c:	08006f81 	.word	0x08006f81
 8006f50:	08006f91 	.word	0x08006f91
 8006f54:	08006f91 	.word	0x08006f91
 8006f58:	08006f91 	.word	0x08006f91
 8006f5c:	08006f79 	.word	0x08006f79
 8006f60:	08006f91 	.word	0x08006f91
 8006f64:	08006f91 	.word	0x08006f91
 8006f68:	08006f91 	.word	0x08006f91
 8006f6c:	08006f89 	.word	0x08006f89
 8006f70:	2300      	movs	r3, #0
 8006f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f76:	e0d8      	b.n	800712a <UART_SetConfig+0x2fe>
 8006f78:	2302      	movs	r3, #2
 8006f7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f7e:	e0d4      	b.n	800712a <UART_SetConfig+0x2fe>
 8006f80:	2304      	movs	r3, #4
 8006f82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f86:	e0d0      	b.n	800712a <UART_SetConfig+0x2fe>
 8006f88:	2308      	movs	r3, #8
 8006f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f8e:	e0cc      	b.n	800712a <UART_SetConfig+0x2fe>
 8006f90:	2310      	movs	r3, #16
 8006f92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f96:	e0c8      	b.n	800712a <UART_SetConfig+0x2fe>
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a5e      	ldr	r2, [pc, #376]	@ (8007118 <UART_SetConfig+0x2ec>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d125      	bne.n	8006fee <UART_SetConfig+0x1c2>
 8006fa2:	4b5b      	ldr	r3, [pc, #364]	@ (8007110 <UART_SetConfig+0x2e4>)
 8006fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fa8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006fac:	2b30      	cmp	r3, #48	@ 0x30
 8006fae:	d016      	beq.n	8006fde <UART_SetConfig+0x1b2>
 8006fb0:	2b30      	cmp	r3, #48	@ 0x30
 8006fb2:	d818      	bhi.n	8006fe6 <UART_SetConfig+0x1ba>
 8006fb4:	2b20      	cmp	r3, #32
 8006fb6:	d00a      	beq.n	8006fce <UART_SetConfig+0x1a2>
 8006fb8:	2b20      	cmp	r3, #32
 8006fba:	d814      	bhi.n	8006fe6 <UART_SetConfig+0x1ba>
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d002      	beq.n	8006fc6 <UART_SetConfig+0x19a>
 8006fc0:	2b10      	cmp	r3, #16
 8006fc2:	d008      	beq.n	8006fd6 <UART_SetConfig+0x1aa>
 8006fc4:	e00f      	b.n	8006fe6 <UART_SetConfig+0x1ba>
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fcc:	e0ad      	b.n	800712a <UART_SetConfig+0x2fe>
 8006fce:	2302      	movs	r3, #2
 8006fd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fd4:	e0a9      	b.n	800712a <UART_SetConfig+0x2fe>
 8006fd6:	2304      	movs	r3, #4
 8006fd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fdc:	e0a5      	b.n	800712a <UART_SetConfig+0x2fe>
 8006fde:	2308      	movs	r3, #8
 8006fe0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fe4:	e0a1      	b.n	800712a <UART_SetConfig+0x2fe>
 8006fe6:	2310      	movs	r3, #16
 8006fe8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fec:	e09d      	b.n	800712a <UART_SetConfig+0x2fe>
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a4a      	ldr	r2, [pc, #296]	@ (800711c <UART_SetConfig+0x2f0>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d125      	bne.n	8007044 <UART_SetConfig+0x218>
 8006ff8:	4b45      	ldr	r3, [pc, #276]	@ (8007110 <UART_SetConfig+0x2e4>)
 8006ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ffe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007002:	2bc0      	cmp	r3, #192	@ 0xc0
 8007004:	d016      	beq.n	8007034 <UART_SetConfig+0x208>
 8007006:	2bc0      	cmp	r3, #192	@ 0xc0
 8007008:	d818      	bhi.n	800703c <UART_SetConfig+0x210>
 800700a:	2b80      	cmp	r3, #128	@ 0x80
 800700c:	d00a      	beq.n	8007024 <UART_SetConfig+0x1f8>
 800700e:	2b80      	cmp	r3, #128	@ 0x80
 8007010:	d814      	bhi.n	800703c <UART_SetConfig+0x210>
 8007012:	2b00      	cmp	r3, #0
 8007014:	d002      	beq.n	800701c <UART_SetConfig+0x1f0>
 8007016:	2b40      	cmp	r3, #64	@ 0x40
 8007018:	d008      	beq.n	800702c <UART_SetConfig+0x200>
 800701a:	e00f      	b.n	800703c <UART_SetConfig+0x210>
 800701c:	2300      	movs	r3, #0
 800701e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007022:	e082      	b.n	800712a <UART_SetConfig+0x2fe>
 8007024:	2302      	movs	r3, #2
 8007026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800702a:	e07e      	b.n	800712a <UART_SetConfig+0x2fe>
 800702c:	2304      	movs	r3, #4
 800702e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007032:	e07a      	b.n	800712a <UART_SetConfig+0x2fe>
 8007034:	2308      	movs	r3, #8
 8007036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800703a:	e076      	b.n	800712a <UART_SetConfig+0x2fe>
 800703c:	2310      	movs	r3, #16
 800703e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007042:	e072      	b.n	800712a <UART_SetConfig+0x2fe>
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a35      	ldr	r2, [pc, #212]	@ (8007120 <UART_SetConfig+0x2f4>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d12a      	bne.n	80070a4 <UART_SetConfig+0x278>
 800704e:	4b30      	ldr	r3, [pc, #192]	@ (8007110 <UART_SetConfig+0x2e4>)
 8007050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007054:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007058:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800705c:	d01a      	beq.n	8007094 <UART_SetConfig+0x268>
 800705e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007062:	d81b      	bhi.n	800709c <UART_SetConfig+0x270>
 8007064:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007068:	d00c      	beq.n	8007084 <UART_SetConfig+0x258>
 800706a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800706e:	d815      	bhi.n	800709c <UART_SetConfig+0x270>
 8007070:	2b00      	cmp	r3, #0
 8007072:	d003      	beq.n	800707c <UART_SetConfig+0x250>
 8007074:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007078:	d008      	beq.n	800708c <UART_SetConfig+0x260>
 800707a:	e00f      	b.n	800709c <UART_SetConfig+0x270>
 800707c:	2300      	movs	r3, #0
 800707e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007082:	e052      	b.n	800712a <UART_SetConfig+0x2fe>
 8007084:	2302      	movs	r3, #2
 8007086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800708a:	e04e      	b.n	800712a <UART_SetConfig+0x2fe>
 800708c:	2304      	movs	r3, #4
 800708e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007092:	e04a      	b.n	800712a <UART_SetConfig+0x2fe>
 8007094:	2308      	movs	r3, #8
 8007096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800709a:	e046      	b.n	800712a <UART_SetConfig+0x2fe>
 800709c:	2310      	movs	r3, #16
 800709e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070a2:	e042      	b.n	800712a <UART_SetConfig+0x2fe>
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a17      	ldr	r2, [pc, #92]	@ (8007108 <UART_SetConfig+0x2dc>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d13a      	bne.n	8007124 <UART_SetConfig+0x2f8>
 80070ae:	4b18      	ldr	r3, [pc, #96]	@ (8007110 <UART_SetConfig+0x2e4>)
 80070b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80070b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80070bc:	d01a      	beq.n	80070f4 <UART_SetConfig+0x2c8>
 80070be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80070c2:	d81b      	bhi.n	80070fc <UART_SetConfig+0x2d0>
 80070c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070c8:	d00c      	beq.n	80070e4 <UART_SetConfig+0x2b8>
 80070ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070ce:	d815      	bhi.n	80070fc <UART_SetConfig+0x2d0>
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d003      	beq.n	80070dc <UART_SetConfig+0x2b0>
 80070d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070d8:	d008      	beq.n	80070ec <UART_SetConfig+0x2c0>
 80070da:	e00f      	b.n	80070fc <UART_SetConfig+0x2d0>
 80070dc:	2300      	movs	r3, #0
 80070de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070e2:	e022      	b.n	800712a <UART_SetConfig+0x2fe>
 80070e4:	2302      	movs	r3, #2
 80070e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070ea:	e01e      	b.n	800712a <UART_SetConfig+0x2fe>
 80070ec:	2304      	movs	r3, #4
 80070ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070f2:	e01a      	b.n	800712a <UART_SetConfig+0x2fe>
 80070f4:	2308      	movs	r3, #8
 80070f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070fa:	e016      	b.n	800712a <UART_SetConfig+0x2fe>
 80070fc:	2310      	movs	r3, #16
 80070fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007102:	e012      	b.n	800712a <UART_SetConfig+0x2fe>
 8007104:	cfff69f3 	.word	0xcfff69f3
 8007108:	40008000 	.word	0x40008000
 800710c:	40013800 	.word	0x40013800
 8007110:	40021000 	.word	0x40021000
 8007114:	40004400 	.word	0x40004400
 8007118:	40004800 	.word	0x40004800
 800711c:	40004c00 	.word	0x40004c00
 8007120:	40005000 	.word	0x40005000
 8007124:	2310      	movs	r3, #16
 8007126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4aae      	ldr	r2, [pc, #696]	@ (80073e8 <UART_SetConfig+0x5bc>)
 8007130:	4293      	cmp	r3, r2
 8007132:	f040 8097 	bne.w	8007264 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007136:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800713a:	2b08      	cmp	r3, #8
 800713c:	d823      	bhi.n	8007186 <UART_SetConfig+0x35a>
 800713e:	a201      	add	r2, pc, #4	@ (adr r2, 8007144 <UART_SetConfig+0x318>)
 8007140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007144:	08007169 	.word	0x08007169
 8007148:	08007187 	.word	0x08007187
 800714c:	08007171 	.word	0x08007171
 8007150:	08007187 	.word	0x08007187
 8007154:	08007177 	.word	0x08007177
 8007158:	08007187 	.word	0x08007187
 800715c:	08007187 	.word	0x08007187
 8007160:	08007187 	.word	0x08007187
 8007164:	0800717f 	.word	0x0800717f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007168:	f7fe fbbe 	bl	80058e8 <HAL_RCC_GetPCLK1Freq>
 800716c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800716e:	e010      	b.n	8007192 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007170:	4b9e      	ldr	r3, [pc, #632]	@ (80073ec <UART_SetConfig+0x5c0>)
 8007172:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007174:	e00d      	b.n	8007192 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007176:	f7fe fb49 	bl	800580c <HAL_RCC_GetSysClockFreq>
 800717a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800717c:	e009      	b.n	8007192 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800717e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007182:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007184:	e005      	b.n	8007192 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007186:	2300      	movs	r3, #0
 8007188:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007190:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007194:	2b00      	cmp	r3, #0
 8007196:	f000 8130 	beq.w	80073fa <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800719e:	4a94      	ldr	r2, [pc, #592]	@ (80073f0 <UART_SetConfig+0x5c4>)
 80071a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071a4:	461a      	mov	r2, r3
 80071a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80071ac:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	4613      	mov	r3, r2
 80071b4:	005b      	lsls	r3, r3, #1
 80071b6:	4413      	add	r3, r2
 80071b8:	69ba      	ldr	r2, [r7, #24]
 80071ba:	429a      	cmp	r2, r3
 80071bc:	d305      	bcc.n	80071ca <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80071c4:	69ba      	ldr	r2, [r7, #24]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d903      	bls.n	80071d2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80071d0:	e113      	b.n	80073fa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d4:	2200      	movs	r2, #0
 80071d6:	60bb      	str	r3, [r7, #8]
 80071d8:	60fa      	str	r2, [r7, #12]
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071de:	4a84      	ldr	r2, [pc, #528]	@ (80073f0 <UART_SetConfig+0x5c4>)
 80071e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	2200      	movs	r2, #0
 80071e8:	603b      	str	r3, [r7, #0]
 80071ea:	607a      	str	r2, [r7, #4]
 80071ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80071f4:	f7f9 fd00 	bl	8000bf8 <__aeabi_uldivmod>
 80071f8:	4602      	mov	r2, r0
 80071fa:	460b      	mov	r3, r1
 80071fc:	4610      	mov	r0, r2
 80071fe:	4619      	mov	r1, r3
 8007200:	f04f 0200 	mov.w	r2, #0
 8007204:	f04f 0300 	mov.w	r3, #0
 8007208:	020b      	lsls	r3, r1, #8
 800720a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800720e:	0202      	lsls	r2, r0, #8
 8007210:	6979      	ldr	r1, [r7, #20]
 8007212:	6849      	ldr	r1, [r1, #4]
 8007214:	0849      	lsrs	r1, r1, #1
 8007216:	2000      	movs	r0, #0
 8007218:	460c      	mov	r4, r1
 800721a:	4605      	mov	r5, r0
 800721c:	eb12 0804 	adds.w	r8, r2, r4
 8007220:	eb43 0905 	adc.w	r9, r3, r5
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	469a      	mov	sl, r3
 800722c:	4693      	mov	fp, r2
 800722e:	4652      	mov	r2, sl
 8007230:	465b      	mov	r3, fp
 8007232:	4640      	mov	r0, r8
 8007234:	4649      	mov	r1, r9
 8007236:	f7f9 fcdf 	bl	8000bf8 <__aeabi_uldivmod>
 800723a:	4602      	mov	r2, r0
 800723c:	460b      	mov	r3, r1
 800723e:	4613      	mov	r3, r2
 8007240:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007242:	6a3b      	ldr	r3, [r7, #32]
 8007244:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007248:	d308      	bcc.n	800725c <UART_SetConfig+0x430>
 800724a:	6a3b      	ldr	r3, [r7, #32]
 800724c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007250:	d204      	bcs.n	800725c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	6a3a      	ldr	r2, [r7, #32]
 8007258:	60da      	str	r2, [r3, #12]
 800725a:	e0ce      	b.n	80073fa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800725c:	2301      	movs	r3, #1
 800725e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007262:	e0ca      	b.n	80073fa <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	69db      	ldr	r3, [r3, #28]
 8007268:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800726c:	d166      	bne.n	800733c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800726e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007272:	2b08      	cmp	r3, #8
 8007274:	d827      	bhi.n	80072c6 <UART_SetConfig+0x49a>
 8007276:	a201      	add	r2, pc, #4	@ (adr r2, 800727c <UART_SetConfig+0x450>)
 8007278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800727c:	080072a1 	.word	0x080072a1
 8007280:	080072a9 	.word	0x080072a9
 8007284:	080072b1 	.word	0x080072b1
 8007288:	080072c7 	.word	0x080072c7
 800728c:	080072b7 	.word	0x080072b7
 8007290:	080072c7 	.word	0x080072c7
 8007294:	080072c7 	.word	0x080072c7
 8007298:	080072c7 	.word	0x080072c7
 800729c:	080072bf 	.word	0x080072bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072a0:	f7fe fb22 	bl	80058e8 <HAL_RCC_GetPCLK1Freq>
 80072a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072a6:	e014      	b.n	80072d2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072a8:	f7fe fb34 	bl	8005914 <HAL_RCC_GetPCLK2Freq>
 80072ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072ae:	e010      	b.n	80072d2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072b0:	4b4e      	ldr	r3, [pc, #312]	@ (80073ec <UART_SetConfig+0x5c0>)
 80072b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072b4:	e00d      	b.n	80072d2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072b6:	f7fe faa9 	bl	800580c <HAL_RCC_GetSysClockFreq>
 80072ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072bc:	e009      	b.n	80072d2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072c4:	e005      	b.n	80072d2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80072c6:	2300      	movs	r3, #0
 80072c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80072d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80072d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f000 8090 	beq.w	80073fa <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072de:	4a44      	ldr	r2, [pc, #272]	@ (80073f0 <UART_SetConfig+0x5c4>)
 80072e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072e4:	461a      	mov	r2, r3
 80072e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80072ec:	005a      	lsls	r2, r3, #1
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	085b      	lsrs	r3, r3, #1
 80072f4:	441a      	add	r2, r3
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80072fe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007300:	6a3b      	ldr	r3, [r7, #32]
 8007302:	2b0f      	cmp	r3, #15
 8007304:	d916      	bls.n	8007334 <UART_SetConfig+0x508>
 8007306:	6a3b      	ldr	r3, [r7, #32]
 8007308:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800730c:	d212      	bcs.n	8007334 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800730e:	6a3b      	ldr	r3, [r7, #32]
 8007310:	b29b      	uxth	r3, r3
 8007312:	f023 030f 	bic.w	r3, r3, #15
 8007316:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007318:	6a3b      	ldr	r3, [r7, #32]
 800731a:	085b      	lsrs	r3, r3, #1
 800731c:	b29b      	uxth	r3, r3
 800731e:	f003 0307 	and.w	r3, r3, #7
 8007322:	b29a      	uxth	r2, r3
 8007324:	8bfb      	ldrh	r3, [r7, #30]
 8007326:	4313      	orrs	r3, r2
 8007328:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	8bfa      	ldrh	r2, [r7, #30]
 8007330:	60da      	str	r2, [r3, #12]
 8007332:	e062      	b.n	80073fa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800733a:	e05e      	b.n	80073fa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800733c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007340:	2b08      	cmp	r3, #8
 8007342:	d828      	bhi.n	8007396 <UART_SetConfig+0x56a>
 8007344:	a201      	add	r2, pc, #4	@ (adr r2, 800734c <UART_SetConfig+0x520>)
 8007346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800734a:	bf00      	nop
 800734c:	08007371 	.word	0x08007371
 8007350:	08007379 	.word	0x08007379
 8007354:	08007381 	.word	0x08007381
 8007358:	08007397 	.word	0x08007397
 800735c:	08007387 	.word	0x08007387
 8007360:	08007397 	.word	0x08007397
 8007364:	08007397 	.word	0x08007397
 8007368:	08007397 	.word	0x08007397
 800736c:	0800738f 	.word	0x0800738f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007370:	f7fe faba 	bl	80058e8 <HAL_RCC_GetPCLK1Freq>
 8007374:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007376:	e014      	b.n	80073a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007378:	f7fe facc 	bl	8005914 <HAL_RCC_GetPCLK2Freq>
 800737c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800737e:	e010      	b.n	80073a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007380:	4b1a      	ldr	r3, [pc, #104]	@ (80073ec <UART_SetConfig+0x5c0>)
 8007382:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007384:	e00d      	b.n	80073a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007386:	f7fe fa41 	bl	800580c <HAL_RCC_GetSysClockFreq>
 800738a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800738c:	e009      	b.n	80073a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800738e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007392:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007394:	e005      	b.n	80073a2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007396:	2300      	movs	r3, #0
 8007398:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80073a0:	bf00      	nop
    }

    if (pclk != 0U)
 80073a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d028      	beq.n	80073fa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ac:	4a10      	ldr	r2, [pc, #64]	@ (80073f0 <UART_SetConfig+0x5c4>)
 80073ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073b2:	461a      	mov	r2, r3
 80073b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	085b      	lsrs	r3, r3, #1
 80073c0:	441a      	add	r2, r3
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073cc:	6a3b      	ldr	r3, [r7, #32]
 80073ce:	2b0f      	cmp	r3, #15
 80073d0:	d910      	bls.n	80073f4 <UART_SetConfig+0x5c8>
 80073d2:	6a3b      	ldr	r3, [r7, #32]
 80073d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073d8:	d20c      	bcs.n	80073f4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80073da:	6a3b      	ldr	r3, [r7, #32]
 80073dc:	b29a      	uxth	r2, r3
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	60da      	str	r2, [r3, #12]
 80073e4:	e009      	b.n	80073fa <UART_SetConfig+0x5ce>
 80073e6:	bf00      	nop
 80073e8:	40008000 	.word	0x40008000
 80073ec:	00f42400 	.word	0x00f42400
 80073f0:	0800b614 	.word	0x0800b614
      }
      else
      {
        ret = HAL_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	2201      	movs	r2, #1
 80073fe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	2201      	movs	r2, #1
 8007406:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	2200      	movs	r2, #0
 800740e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	2200      	movs	r2, #0
 8007414:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007416:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800741a:	4618      	mov	r0, r3
 800741c:	3730      	adds	r7, #48	@ 0x30
 800741e:	46bd      	mov	sp, r7
 8007420:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007424 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007424:	b480      	push	{r7}
 8007426:	b083      	sub	sp, #12
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007430:	f003 0308 	and.w	r3, r3, #8
 8007434:	2b00      	cmp	r3, #0
 8007436:	d00a      	beq.n	800744e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	430a      	orrs	r2, r1
 800744c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	2b00      	cmp	r3, #0
 8007458:	d00a      	beq.n	8007470 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	430a      	orrs	r2, r1
 800746e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007474:	f003 0302 	and.w	r3, r3, #2
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00a      	beq.n	8007492 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	430a      	orrs	r2, r1
 8007490:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007496:	f003 0304 	and.w	r3, r3, #4
 800749a:	2b00      	cmp	r3, #0
 800749c:	d00a      	beq.n	80074b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	430a      	orrs	r2, r1
 80074b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074b8:	f003 0310 	and.w	r3, r3, #16
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00a      	beq.n	80074d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	430a      	orrs	r2, r1
 80074d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074da:	f003 0320 	and.w	r3, r3, #32
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d00a      	beq.n	80074f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	430a      	orrs	r2, r1
 80074f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007500:	2b00      	cmp	r3, #0
 8007502:	d01a      	beq.n	800753a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	430a      	orrs	r2, r1
 8007518:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800751e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007522:	d10a      	bne.n	800753a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	430a      	orrs	r2, r1
 8007538:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800753e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007542:	2b00      	cmp	r3, #0
 8007544:	d00a      	beq.n	800755c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	430a      	orrs	r2, r1
 800755a:	605a      	str	r2, [r3, #4]
  }
}
 800755c:	bf00      	nop
 800755e:	370c      	adds	r7, #12
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr

08007568 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b098      	sub	sp, #96	@ 0x60
 800756c:	af02      	add	r7, sp, #8
 800756e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2200      	movs	r2, #0
 8007574:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007578:	f7fb f8a0 	bl	80026bc <HAL_GetTick>
 800757c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f003 0308 	and.w	r3, r3, #8
 8007588:	2b08      	cmp	r3, #8
 800758a:	d12f      	bne.n	80075ec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800758c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007590:	9300      	str	r3, [sp, #0]
 8007592:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007594:	2200      	movs	r2, #0
 8007596:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 f88e 	bl	80076bc <UART_WaitOnFlagUntilTimeout>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d022      	beq.n	80075ec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ae:	e853 3f00 	ldrex	r3, [r3]
 80075b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	461a      	mov	r2, r3
 80075c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80075c6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075cc:	e841 2300 	strex	r3, r2, [r1]
 80075d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d1e6      	bne.n	80075a6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2220      	movs	r2, #32
 80075dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075e8:	2303      	movs	r3, #3
 80075ea:	e063      	b.n	80076b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f003 0304 	and.w	r3, r3, #4
 80075f6:	2b04      	cmp	r3, #4
 80075f8:	d149      	bne.n	800768e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075fa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80075fe:	9300      	str	r3, [sp, #0]
 8007600:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007602:	2200      	movs	r2, #0
 8007604:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f000 f857 	bl	80076bc <UART_WaitOnFlagUntilTimeout>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d03c      	beq.n	800768e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800761c:	e853 3f00 	ldrex	r3, [r3]
 8007620:	623b      	str	r3, [r7, #32]
   return(result);
 8007622:	6a3b      	ldr	r3, [r7, #32]
 8007624:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007628:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	461a      	mov	r2, r3
 8007630:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007632:	633b      	str	r3, [r7, #48]	@ 0x30
 8007634:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007636:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007638:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800763a:	e841 2300 	strex	r3, r2, [r1]
 800763e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007642:	2b00      	cmp	r3, #0
 8007644:	d1e6      	bne.n	8007614 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	3308      	adds	r3, #8
 800764c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	e853 3f00 	ldrex	r3, [r3]
 8007654:	60fb      	str	r3, [r7, #12]
   return(result);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f023 0301 	bic.w	r3, r3, #1
 800765c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	3308      	adds	r3, #8
 8007664:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007666:	61fa      	str	r2, [r7, #28]
 8007668:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766a:	69b9      	ldr	r1, [r7, #24]
 800766c:	69fa      	ldr	r2, [r7, #28]
 800766e:	e841 2300 	strex	r3, r2, [r1]
 8007672:	617b      	str	r3, [r7, #20]
   return(result);
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1e5      	bne.n	8007646 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2220      	movs	r2, #32
 800767e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e012      	b.n	80076b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2220      	movs	r2, #32
 8007692:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2220      	movs	r2, #32
 800769a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2200      	movs	r2, #0
 80076a8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076b2:	2300      	movs	r3, #0
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3758      	adds	r7, #88	@ 0x58
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	603b      	str	r3, [r7, #0]
 80076c8:	4613      	mov	r3, r2
 80076ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076cc:	e04f      	b.n	800776e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076d4:	d04b      	beq.n	800776e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076d6:	f7fa fff1 	bl	80026bc <HAL_GetTick>
 80076da:	4602      	mov	r2, r0
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	1ad3      	subs	r3, r2, r3
 80076e0:	69ba      	ldr	r2, [r7, #24]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d302      	bcc.n	80076ec <UART_WaitOnFlagUntilTimeout+0x30>
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d101      	bne.n	80076f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	e04e      	b.n	800778e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f003 0304 	and.w	r3, r3, #4
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d037      	beq.n	800776e <UART_WaitOnFlagUntilTimeout+0xb2>
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	2b80      	cmp	r3, #128	@ 0x80
 8007702:	d034      	beq.n	800776e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	2b40      	cmp	r3, #64	@ 0x40
 8007708:	d031      	beq.n	800776e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	69db      	ldr	r3, [r3, #28]
 8007710:	f003 0308 	and.w	r3, r3, #8
 8007714:	2b08      	cmp	r3, #8
 8007716:	d110      	bne.n	800773a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2208      	movs	r2, #8
 800771e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	f000 f838 	bl	8007796 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2208      	movs	r2, #8
 800772a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2200      	movs	r2, #0
 8007732:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	e029      	b.n	800778e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	69db      	ldr	r3, [r3, #28]
 8007740:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007744:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007748:	d111      	bne.n	800776e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007752:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007754:	68f8      	ldr	r0, [r7, #12]
 8007756:	f000 f81e 	bl	8007796 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2220      	movs	r2, #32
 800775e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2200      	movs	r2, #0
 8007766:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800776a:	2303      	movs	r3, #3
 800776c:	e00f      	b.n	800778e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	69da      	ldr	r2, [r3, #28]
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	4013      	ands	r3, r2
 8007778:	68ba      	ldr	r2, [r7, #8]
 800777a:	429a      	cmp	r2, r3
 800777c:	bf0c      	ite	eq
 800777e:	2301      	moveq	r3, #1
 8007780:	2300      	movne	r3, #0
 8007782:	b2db      	uxtb	r3, r3
 8007784:	461a      	mov	r2, r3
 8007786:	79fb      	ldrb	r3, [r7, #7]
 8007788:	429a      	cmp	r2, r3
 800778a:	d0a0      	beq.n	80076ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	3710      	adds	r7, #16
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}

08007796 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007796:	b480      	push	{r7}
 8007798:	b095      	sub	sp, #84	@ 0x54
 800779a:	af00      	add	r7, sp, #0
 800779c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077a6:	e853 3f00 	ldrex	r3, [r3]
 80077aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	461a      	mov	r2, r3
 80077ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80077be:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077c4:	e841 2300 	strex	r3, r2, [r1]
 80077c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d1e6      	bne.n	800779e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	3308      	adds	r3, #8
 80077d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d8:	6a3b      	ldr	r3, [r7, #32]
 80077da:	e853 3f00 	ldrex	r3, [r3]
 80077de:	61fb      	str	r3, [r7, #28]
   return(result);
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077e6:	f023 0301 	bic.w	r3, r3, #1
 80077ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	3308      	adds	r3, #8
 80077f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80077f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077fc:	e841 2300 	strex	r3, r2, [r1]
 8007800:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007804:	2b00      	cmp	r3, #0
 8007806:	d1e3      	bne.n	80077d0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800780c:	2b01      	cmp	r3, #1
 800780e:	d118      	bne.n	8007842 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	e853 3f00 	ldrex	r3, [r3]
 800781c:	60bb      	str	r3, [r7, #8]
   return(result);
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	f023 0310 	bic.w	r3, r3, #16
 8007824:	647b      	str	r3, [r7, #68]	@ 0x44
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	461a      	mov	r2, r3
 800782c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800782e:	61bb      	str	r3, [r7, #24]
 8007830:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007832:	6979      	ldr	r1, [r7, #20]
 8007834:	69ba      	ldr	r2, [r7, #24]
 8007836:	e841 2300 	strex	r3, r2, [r1]
 800783a:	613b      	str	r3, [r7, #16]
   return(result);
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d1e6      	bne.n	8007810 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2220      	movs	r2, #32
 8007846:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2200      	movs	r2, #0
 8007854:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007856:	bf00      	nop
 8007858:	3754      	adds	r7, #84	@ 0x54
 800785a:	46bd      	mov	sp, r7
 800785c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007860:	4770      	bx	lr
	...

08007864 <arm_rfft_32_fast_init_f32>:
 8007864:	b178      	cbz	r0, 8007886 <arm_rfft_32_fast_init_f32+0x22>
 8007866:	b430      	push	{r4, r5}
 8007868:	4908      	ldr	r1, [pc, #32]	@ (800788c <arm_rfft_32_fast_init_f32+0x28>)
 800786a:	4a09      	ldr	r2, [pc, #36]	@ (8007890 <arm_rfft_32_fast_init_f32+0x2c>)
 800786c:	2310      	movs	r3, #16
 800786e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8007872:	8003      	strh	r3, [r0, #0]
 8007874:	2520      	movs	r5, #32
 8007876:	2414      	movs	r4, #20
 8007878:	4b06      	ldr	r3, [pc, #24]	@ (8007894 <arm_rfft_32_fast_init_f32+0x30>)
 800787a:	8205      	strh	r5, [r0, #16]
 800787c:	8184      	strh	r4, [r0, #12]
 800787e:	6143      	str	r3, [r0, #20]
 8007880:	bc30      	pop	{r4, r5}
 8007882:	2000      	movs	r0, #0
 8007884:	4770      	bx	lr
 8007886:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800788a:	4770      	bx	lr
 800788c:	0800c5dc 	.word	0x0800c5dc
 8007890:	08010f14 	.word	0x08010f14
 8007894:	08019c94 	.word	0x08019c94

08007898 <arm_rfft_64_fast_init_f32>:
 8007898:	b178      	cbz	r0, 80078ba <arm_rfft_64_fast_init_f32+0x22>
 800789a:	b430      	push	{r4, r5}
 800789c:	4908      	ldr	r1, [pc, #32]	@ (80078c0 <arm_rfft_64_fast_init_f32+0x28>)
 800789e:	4a09      	ldr	r2, [pc, #36]	@ (80078c4 <arm_rfft_64_fast_init_f32+0x2c>)
 80078a0:	2320      	movs	r3, #32
 80078a2:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80078a6:	8003      	strh	r3, [r0, #0]
 80078a8:	2540      	movs	r5, #64	@ 0x40
 80078aa:	2430      	movs	r4, #48	@ 0x30
 80078ac:	4b06      	ldr	r3, [pc, #24]	@ (80078c8 <arm_rfft_64_fast_init_f32+0x30>)
 80078ae:	8205      	strh	r5, [r0, #16]
 80078b0:	8184      	strh	r4, [r0, #12]
 80078b2:	6143      	str	r3, [r0, #20]
 80078b4:	bc30      	pop	{r4, r5}
 80078b6:	2000      	movs	r0, #0
 80078b8:	4770      	bx	lr
 80078ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078be:	4770      	bx	lr
 80078c0:	0800e734 	.word	0x0800e734
 80078c4:	08015794 	.word	0x08015794
 80078c8:	0801e514 	.word	0x0801e514

080078cc <arm_rfft_256_fast_init_f32>:
 80078cc:	b180      	cbz	r0, 80078f0 <arm_rfft_256_fast_init_f32+0x24>
 80078ce:	b430      	push	{r4, r5}
 80078d0:	4909      	ldr	r1, [pc, #36]	@ (80078f8 <arm_rfft_256_fast_init_f32+0x2c>)
 80078d2:	4a0a      	ldr	r2, [pc, #40]	@ (80078fc <arm_rfft_256_fast_init_f32+0x30>)
 80078d4:	2380      	movs	r3, #128	@ 0x80
 80078d6:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80078da:	8003      	strh	r3, [r0, #0]
 80078dc:	f44f 7580 	mov.w	r5, #256	@ 0x100
 80078e0:	24d0      	movs	r4, #208	@ 0xd0
 80078e2:	4b07      	ldr	r3, [pc, #28]	@ (8007900 <arm_rfft_256_fast_init_f32+0x34>)
 80078e4:	8205      	strh	r5, [r0, #16]
 80078e6:	8184      	strh	r4, [r0, #12]
 80078e8:	6143      	str	r3, [r0, #20]
 80078ea:	bc30      	pop	{r4, r5}
 80078ec:	2000      	movs	r0, #0
 80078ee:	4770      	bx	lr
 80078f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	0800c43c 	.word	0x0800c43c
 80078fc:	08010b14 	.word	0x08010b14
 8007900:	08019894 	.word	0x08019894

08007904 <arm_rfft_512_fast_init_f32>:
 8007904:	b190      	cbz	r0, 800792c <arm_rfft_512_fast_init_f32+0x28>
 8007906:	b430      	push	{r4, r5}
 8007908:	490a      	ldr	r1, [pc, #40]	@ (8007934 <arm_rfft_512_fast_init_f32+0x30>)
 800790a:	4a0b      	ldr	r2, [pc, #44]	@ (8007938 <arm_rfft_512_fast_init_f32+0x34>)
 800790c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007910:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8007914:	8003      	strh	r3, [r0, #0]
 8007916:	f44f 7500 	mov.w	r5, #512	@ 0x200
 800791a:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 800791e:	4b07      	ldr	r3, [pc, #28]	@ (800793c <arm_rfft_512_fast_init_f32+0x38>)
 8007920:	8205      	strh	r5, [r0, #16]
 8007922:	8184      	strh	r4, [r0, #12]
 8007924:	6143      	str	r3, [r0, #20]
 8007926:	bc30      	pop	{r4, r5}
 8007928:	2000      	movs	r0, #0
 800792a:	4770      	bx	lr
 800792c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007930:	4770      	bx	lr
 8007932:	bf00      	nop
 8007934:	0800e3c4 	.word	0x0800e3c4
 8007938:	08014f94 	.word	0x08014f94
 800793c:	0801dd14 	.word	0x0801dd14

08007940 <arm_rfft_1024_fast_init_f32>:
 8007940:	b190      	cbz	r0, 8007968 <arm_rfft_1024_fast_init_f32+0x28>
 8007942:	b430      	push	{r4, r5}
 8007944:	490a      	ldr	r1, [pc, #40]	@ (8007970 <arm_rfft_1024_fast_init_f32+0x30>)
 8007946:	4a0b      	ldr	r2, [pc, #44]	@ (8007974 <arm_rfft_1024_fast_init_f32+0x34>)
 8007948:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800794c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8007950:	8003      	strh	r3, [r0, #0]
 8007952:	f44f 6580 	mov.w	r5, #1024	@ 0x400
 8007956:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 800795a:	4b07      	ldr	r3, [pc, #28]	@ (8007978 <arm_rfft_1024_fast_init_f32+0x38>)
 800795c:	8205      	strh	r5, [r0, #16]
 800795e:	8184      	strh	r4, [r0, #12]
 8007960:	6143      	str	r3, [r0, #20]
 8007962:	bc30      	pop	{r4, r5}
 8007964:	2000      	movs	r0, #0
 8007966:	4770      	bx	lr
 8007968:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800796c:	4770      	bx	lr
 800796e:	bf00      	nop
 8007970:	0800e794 	.word	0x0800e794
 8007974:	08015894 	.word	0x08015894
 8007978:	08016894 	.word	0x08016894

0800797c <arm_rfft_2048_fast_init_f32>:
 800797c:	b190      	cbz	r0, 80079a4 <arm_rfft_2048_fast_init_f32+0x28>
 800797e:	b430      	push	{r4, r5}
 8007980:	490a      	ldr	r1, [pc, #40]	@ (80079ac <arm_rfft_2048_fast_init_f32+0x30>)
 8007982:	4a0b      	ldr	r2, [pc, #44]	@ (80079b0 <arm_rfft_2048_fast_init_f32+0x34>)
 8007984:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007988:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800798c:	8003      	strh	r3, [r0, #0]
 800798e:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 8007992:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8007996:	4b07      	ldr	r3, [pc, #28]	@ (80079b4 <arm_rfft_2048_fast_init_f32+0x38>)
 8007998:	8205      	strh	r5, [r0, #16]
 800799a:	8184      	strh	r4, [r0, #12]
 800799c:	6143      	str	r3, [r0, #20]
 800799e:	bc30      	pop	{r4, r5}
 80079a0:	2000      	movs	r0, #0
 80079a2:	4770      	bx	lr
 80079a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	0800b62c 	.word	0x0800b62c
 80079b0:	0800eb14 	.word	0x0800eb14
 80079b4:	08017894 	.word	0x08017894

080079b8 <arm_rfft_4096_fast_init_f32>:
 80079b8:	b190      	cbz	r0, 80079e0 <arm_rfft_4096_fast_init_f32+0x28>
 80079ba:	b430      	push	{r4, r5}
 80079bc:	490a      	ldr	r1, [pc, #40]	@ (80079e8 <arm_rfft_4096_fast_init_f32+0x30>)
 80079be:	4a0b      	ldr	r2, [pc, #44]	@ (80079ec <arm_rfft_4096_fast_init_f32+0x34>)
 80079c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80079c4:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80079c8:	8003      	strh	r3, [r0, #0]
 80079ca:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 80079ce:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 80079d2:	4b07      	ldr	r3, [pc, #28]	@ (80079f0 <arm_rfft_4096_fast_init_f32+0x38>)
 80079d4:	8205      	strh	r5, [r0, #16]
 80079d6:	8184      	strh	r4, [r0, #12]
 80079d8:	6143      	str	r3, [r0, #20]
 80079da:	bc30      	pop	{r4, r5}
 80079dc:	2000      	movs	r0, #0
 80079de:	4770      	bx	lr
 80079e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80079e4:	4770      	bx	lr
 80079e6:	bf00      	nop
 80079e8:	0800c604 	.word	0x0800c604
 80079ec:	08010f94 	.word	0x08010f94
 80079f0:	08019d14 	.word	0x08019d14

080079f4 <arm_rfft_fast_init_f32>:
 80079f4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80079f8:	d01f      	beq.n	8007a3a <arm_rfft_fast_init_f32+0x46>
 80079fa:	d90b      	bls.n	8007a14 <arm_rfft_fast_init_f32+0x20>
 80079fc:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8007a00:	d019      	beq.n	8007a36 <arm_rfft_fast_init_f32+0x42>
 8007a02:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8007a06:	d012      	beq.n	8007a2e <arm_rfft_fast_init_f32+0x3a>
 8007a08:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007a0c:	d00d      	beq.n	8007a2a <arm_rfft_fast_init_f32+0x36>
 8007a0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a12:	4770      	bx	lr
 8007a14:	2940      	cmp	r1, #64	@ 0x40
 8007a16:	d00c      	beq.n	8007a32 <arm_rfft_fast_init_f32+0x3e>
 8007a18:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8007a1c:	d003      	beq.n	8007a26 <arm_rfft_fast_init_f32+0x32>
 8007a1e:	2920      	cmp	r1, #32
 8007a20:	d1f5      	bne.n	8007a0e <arm_rfft_fast_init_f32+0x1a>
 8007a22:	4b07      	ldr	r3, [pc, #28]	@ (8007a40 <arm_rfft_fast_init_f32+0x4c>)
 8007a24:	4718      	bx	r3
 8007a26:	4b07      	ldr	r3, [pc, #28]	@ (8007a44 <arm_rfft_fast_init_f32+0x50>)
 8007a28:	4718      	bx	r3
 8007a2a:	4b07      	ldr	r3, [pc, #28]	@ (8007a48 <arm_rfft_fast_init_f32+0x54>)
 8007a2c:	4718      	bx	r3
 8007a2e:	4b07      	ldr	r3, [pc, #28]	@ (8007a4c <arm_rfft_fast_init_f32+0x58>)
 8007a30:	4718      	bx	r3
 8007a32:	4b07      	ldr	r3, [pc, #28]	@ (8007a50 <arm_rfft_fast_init_f32+0x5c>)
 8007a34:	e7f6      	b.n	8007a24 <arm_rfft_fast_init_f32+0x30>
 8007a36:	4b07      	ldr	r3, [pc, #28]	@ (8007a54 <arm_rfft_fast_init_f32+0x60>)
 8007a38:	e7f4      	b.n	8007a24 <arm_rfft_fast_init_f32+0x30>
 8007a3a:	4b07      	ldr	r3, [pc, #28]	@ (8007a58 <arm_rfft_fast_init_f32+0x64>)
 8007a3c:	e7f2      	b.n	8007a24 <arm_rfft_fast_init_f32+0x30>
 8007a3e:	bf00      	nop
 8007a40:	08007865 	.word	0x08007865
 8007a44:	080078cd 	.word	0x080078cd
 8007a48:	08007941 	.word	0x08007941
 8007a4c:	080079b9 	.word	0x080079b9
 8007a50:	08007899 	.word	0x08007899
 8007a54:	0800797d 	.word	0x0800797d
 8007a58:	08007905 	.word	0x08007905

08007a5c <stage_rfft_f32>:
 8007a5c:	b410      	push	{r4}
 8007a5e:	edd1 7a00 	vldr	s15, [r1]
 8007a62:	ed91 7a01 	vldr	s14, [r1, #4]
 8007a66:	8804      	ldrh	r4, [r0, #0]
 8007a68:	6940      	ldr	r0, [r0, #20]
 8007a6a:	ee37 7a07 	vadd.f32	s14, s14, s14
 8007a6e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007a72:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8007a76:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007a7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007a7e:	3c01      	subs	r4, #1
 8007a80:	ee26 7a84 	vmul.f32	s14, s13, s8
 8007a84:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007a88:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8007a8c:	ed82 7a00 	vstr	s14, [r2]
 8007a90:	edc2 7a01 	vstr	s15, [r2, #4]
 8007a94:	3010      	adds	r0, #16
 8007a96:	3210      	adds	r2, #16
 8007a98:	3b08      	subs	r3, #8
 8007a9a:	3110      	adds	r1, #16
 8007a9c:	ed11 5a02 	vldr	s10, [r1, #-8]
 8007aa0:	ed93 7a02 	vldr	s14, [r3, #8]
 8007aa4:	ed50 6a02 	vldr	s13, [r0, #-8]
 8007aa8:	edd3 4a03 	vldr	s9, [r3, #12]
 8007aac:	ed51 7a01 	vldr	s15, [r1, #-4]
 8007ab0:	ed10 6a01 	vldr	s12, [r0, #-4]
 8007ab4:	ee77 5a45 	vsub.f32	s11, s14, s10
 8007ab8:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007abc:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8007ac0:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8007ac4:	ee66 5a25 	vmul.f32	s11, s12, s11
 8007ac8:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007acc:	ee37 7a23 	vadd.f32	s14, s14, s7
 8007ad0:	ee66 6a85 	vmul.f32	s13, s13, s10
 8007ad4:	ee26 6a05 	vmul.f32	s12, s12, s10
 8007ad8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007adc:	ee37 7a06 	vadd.f32	s14, s14, s12
 8007ae0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007ae4:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007ae8:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007aec:	3c01      	subs	r4, #1
 8007aee:	ed02 7a02 	vstr	s14, [r2, #-8]
 8007af2:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007af6:	f1a3 0308 	sub.w	r3, r3, #8
 8007afa:	f101 0108 	add.w	r1, r1, #8
 8007afe:	f100 0008 	add.w	r0, r0, #8
 8007b02:	f102 0208 	add.w	r2, r2, #8
 8007b06:	d1c9      	bne.n	8007a9c <stage_rfft_f32+0x40>
 8007b08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop

08007b10 <merge_rfft_f32>:
 8007b10:	b410      	push	{r4}
 8007b12:	edd1 7a00 	vldr	s15, [r1]
 8007b16:	edd1 6a01 	vldr	s13, [r1, #4]
 8007b1a:	8804      	ldrh	r4, [r0, #0]
 8007b1c:	6940      	ldr	r0, [r0, #20]
 8007b1e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007b22:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007b26:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8007b2a:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007b2e:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007b32:	3c01      	subs	r4, #1
 8007b34:	ed82 7a00 	vstr	s14, [r2]
 8007b38:	edc2 7a01 	vstr	s15, [r2, #4]
 8007b3c:	b3dc      	cbz	r4, 8007bb6 <merge_rfft_f32+0xa6>
 8007b3e:	00e3      	lsls	r3, r4, #3
 8007b40:	3b08      	subs	r3, #8
 8007b42:	440b      	add	r3, r1
 8007b44:	3010      	adds	r0, #16
 8007b46:	3210      	adds	r2, #16
 8007b48:	3110      	adds	r1, #16
 8007b4a:	ed11 5a02 	vldr	s10, [r1, #-8]
 8007b4e:	ed93 7a02 	vldr	s14, [r3, #8]
 8007b52:	ed50 6a02 	vldr	s13, [r0, #-8]
 8007b56:	edd3 4a03 	vldr	s9, [r3, #12]
 8007b5a:	ed51 7a01 	vldr	s15, [r1, #-4]
 8007b5e:	ed10 6a01 	vldr	s12, [r0, #-4]
 8007b62:	ee75 5a47 	vsub.f32	s11, s10, s14
 8007b66:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007b6a:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8007b6e:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8007b72:	ee66 5a25 	vmul.f32	s11, s12, s11
 8007b76:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007b7a:	ee37 7a63 	vsub.f32	s14, s14, s7
 8007b7e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8007b82:	ee26 6a05 	vmul.f32	s12, s12, s10
 8007b86:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007b8a:	ee37 7a46 	vsub.f32	s14, s14, s12
 8007b8e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007b92:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007b96:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007b9a:	3c01      	subs	r4, #1
 8007b9c:	ed02 7a02 	vstr	s14, [r2, #-8]
 8007ba0:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007ba4:	f1a3 0308 	sub.w	r3, r3, #8
 8007ba8:	f101 0108 	add.w	r1, r1, #8
 8007bac:	f100 0008 	add.w	r0, r0, #8
 8007bb0:	f102 0208 	add.w	r2, r2, #8
 8007bb4:	d1c9      	bne.n	8007b4a <merge_rfft_f32+0x3a>
 8007bb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bba:	4770      	bx	lr

08007bbc <arm_rfft_fast_f32>:
 8007bbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bc0:	8a05      	ldrh	r5, [r0, #16]
 8007bc2:	086d      	lsrs	r5, r5, #1
 8007bc4:	8005      	strh	r5, [r0, #0]
 8007bc6:	4604      	mov	r4, r0
 8007bc8:	4616      	mov	r6, r2
 8007bca:	461d      	mov	r5, r3
 8007bcc:	b14b      	cbz	r3, 8007be2 <arm_rfft_fast_f32+0x26>
 8007bce:	f7ff ff9f 	bl	8007b10 <merge_rfft_f32>
 8007bd2:	462a      	mov	r2, r5
 8007bd4:	4631      	mov	r1, r6
 8007bd6:	4620      	mov	r0, r4
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bde:	f000 bb33 	b.w	8008248 <arm_cfft_f32>
 8007be2:	460f      	mov	r7, r1
 8007be4:	461a      	mov	r2, r3
 8007be6:	2301      	movs	r3, #1
 8007be8:	f000 fb2e 	bl	8008248 <arm_cfft_f32>
 8007bec:	4632      	mov	r2, r6
 8007bee:	4639      	mov	r1, r7
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bf6:	f7ff bf31 	b.w	8007a5c <stage_rfft_f32>
 8007bfa:	bf00      	nop

08007bfc <arm_cfft_radix8by2_f32>:
 8007bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c00:	ed2d 8b08 	vpush	{d8-d11}
 8007c04:	4607      	mov	r7, r0
 8007c06:	4608      	mov	r0, r1
 8007c08:	f8b7 c000 	ldrh.w	ip, [r7]
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8007c12:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8007c16:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8007c1a:	f000 80b0 	beq.w	8007d7e <arm_cfft_radix8by2_f32+0x182>
 8007c1e:	008c      	lsls	r4, r1, #2
 8007c20:	3410      	adds	r4, #16
 8007c22:	f100 0310 	add.w	r3, r0, #16
 8007c26:	1906      	adds	r6, r0, r4
 8007c28:	3210      	adds	r2, #16
 8007c2a:	4444      	add	r4, r8
 8007c2c:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8007c30:	f108 0510 	add.w	r5, r8, #16
 8007c34:	ed15 2a04 	vldr	s4, [r5, #-16]
 8007c38:	ed55 2a03 	vldr	s5, [r5, #-12]
 8007c3c:	ed54 4a04 	vldr	s9, [r4, #-16]
 8007c40:	ed14 4a03 	vldr	s8, [r4, #-12]
 8007c44:	ed14 6a02 	vldr	s12, [r4, #-8]
 8007c48:	ed54 5a01 	vldr	s11, [r4, #-4]
 8007c4c:	ed53 3a04 	vldr	s7, [r3, #-16]
 8007c50:	ed15 0a02 	vldr	s0, [r5, #-8]
 8007c54:	ed55 0a01 	vldr	s1, [r5, #-4]
 8007c58:	ed56 6a04 	vldr	s13, [r6, #-16]
 8007c5c:	ed16 3a03 	vldr	s6, [r6, #-12]
 8007c60:	ed13 7a03 	vldr	s14, [r3, #-12]
 8007c64:	ed13 5a02 	vldr	s10, [r3, #-8]
 8007c68:	ed53 7a01 	vldr	s15, [r3, #-4]
 8007c6c:	ed16 1a02 	vldr	s2, [r6, #-8]
 8007c70:	ed56 1a01 	vldr	s3, [r6, #-4]
 8007c74:	ee73 ba82 	vadd.f32	s23, s7, s4
 8007c78:	ee37 ba22 	vadd.f32	s22, s14, s5
 8007c7c:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8007c80:	ee33 9a04 	vadd.f32	s18, s6, s8
 8007c84:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8007c88:	ee75 aa00 	vadd.f32	s21, s10, s0
 8007c8c:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8007c90:	ee71 8a06 	vadd.f32	s17, s2, s12
 8007c94:	ed43 ba04 	vstr	s23, [r3, #-16]
 8007c98:	ed03 ba03 	vstr	s22, [r3, #-12]
 8007c9c:	ed43 aa02 	vstr	s21, [r3, #-8]
 8007ca0:	ed03 aa01 	vstr	s20, [r3, #-4]
 8007ca4:	ed06 8a01 	vstr	s16, [r6, #-4]
 8007ca8:	ed46 9a04 	vstr	s19, [r6, #-16]
 8007cac:	ed06 9a03 	vstr	s18, [r6, #-12]
 8007cb0:	ed46 8a02 	vstr	s17, [r6, #-8]
 8007cb4:	ee37 7a62 	vsub.f32	s14, s14, s5
 8007cb8:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8007cbc:	ee34 4a43 	vsub.f32	s8, s8, s6
 8007cc0:	ed52 6a03 	vldr	s13, [r2, #-12]
 8007cc4:	ed12 3a04 	vldr	s6, [r2, #-16]
 8007cc8:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8007ccc:	ee27 8a26 	vmul.f32	s16, s14, s13
 8007cd0:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8007cd4:	ee23 2a83 	vmul.f32	s4, s7, s6
 8007cd8:	ee64 4a83 	vmul.f32	s9, s9, s6
 8007cdc:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8007ce0:	ee27 7a03 	vmul.f32	s14, s14, s6
 8007ce4:	ee64 6a26 	vmul.f32	s13, s8, s13
 8007ce8:	ee24 4a03 	vmul.f32	s8, s8, s6
 8007cec:	ee37 7a63 	vsub.f32	s14, s14, s7
 8007cf0:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007cf4:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8007cf8:	ee32 3a08 	vadd.f32	s6, s4, s16
 8007cfc:	ed05 7a03 	vstr	s14, [r5, #-12]
 8007d00:	ed05 3a04 	vstr	s6, [r5, #-16]
 8007d04:	ed04 4a04 	vstr	s8, [r4, #-16]
 8007d08:	ed44 6a03 	vstr	s13, [r4, #-12]
 8007d0c:	ed12 7a01 	vldr	s14, [r2, #-4]
 8007d10:	ee76 6a41 	vsub.f32	s13, s12, s2
 8007d14:	ee35 5a40 	vsub.f32	s10, s10, s0
 8007d18:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8007d1c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007d20:	ed52 5a02 	vldr	s11, [r2, #-8]
 8007d24:	ee67 3a87 	vmul.f32	s7, s15, s14
 8007d28:	ee66 4a87 	vmul.f32	s9, s13, s14
 8007d2c:	ee25 4a25 	vmul.f32	s8, s10, s11
 8007d30:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007d34:	ee25 5a07 	vmul.f32	s10, s10, s14
 8007d38:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8007d3c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8007d40:	ee26 6a25 	vmul.f32	s12, s12, s11
 8007d44:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8007d48:	ee74 5a23 	vadd.f32	s11, s8, s7
 8007d4c:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8007d50:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007d54:	3310      	adds	r3, #16
 8007d56:	4563      	cmp	r3, ip
 8007d58:	ed45 5a02 	vstr	s11, [r5, #-8]
 8007d5c:	f106 0610 	add.w	r6, r6, #16
 8007d60:	ed45 7a01 	vstr	s15, [r5, #-4]
 8007d64:	f102 0210 	add.w	r2, r2, #16
 8007d68:	ed04 6a02 	vstr	s12, [r4, #-8]
 8007d6c:	ed04 7a01 	vstr	s14, [r4, #-4]
 8007d70:	f105 0510 	add.w	r5, r5, #16
 8007d74:	f104 0410 	add.w	r4, r4, #16
 8007d78:	f47f af5c 	bne.w	8007c34 <arm_cfft_radix8by2_f32+0x38>
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	b28c      	uxth	r4, r1
 8007d80:	4621      	mov	r1, r4
 8007d82:	2302      	movs	r3, #2
 8007d84:	f000 fc1c 	bl	80085c0 <arm_radix8_butterfly_f32>
 8007d88:	ecbd 8b08 	vpop	{d8-d11}
 8007d8c:	4621      	mov	r1, r4
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	4640      	mov	r0, r8
 8007d92:	2302      	movs	r3, #2
 8007d94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d98:	f000 bc12 	b.w	80085c0 <arm_radix8_butterfly_f32>

08007d9c <arm_cfft_radix8by4_f32>:
 8007d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da0:	ed2d 8b0a 	vpush	{d8-d12}
 8007da4:	b08d      	sub	sp, #52	@ 0x34
 8007da6:	460d      	mov	r5, r1
 8007da8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007daa:	8801      	ldrh	r1, [r0, #0]
 8007dac:	6842      	ldr	r2, [r0, #4]
 8007dae:	900a      	str	r0, [sp, #40]	@ 0x28
 8007db0:	0849      	lsrs	r1, r1, #1
 8007db2:	008b      	lsls	r3, r1, #2
 8007db4:	18ee      	adds	r6, r5, r3
 8007db6:	18f0      	adds	r0, r6, r3
 8007db8:	edd0 5a00 	vldr	s11, [r0]
 8007dbc:	edd5 7a00 	vldr	s15, [r5]
 8007dc0:	ed96 7a00 	vldr	s14, [r6]
 8007dc4:	edd0 3a01 	vldr	s7, [r0, #4]
 8007dc8:	ed96 4a01 	vldr	s8, [r6, #4]
 8007dcc:	ed95 5a01 	vldr	s10, [r5, #4]
 8007dd0:	9008      	str	r0, [sp, #32]
 8007dd2:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8007dd6:	18c7      	adds	r7, r0, r3
 8007dd8:	edd7 4a00 	vldr	s9, [r7]
 8007ddc:	ed97 3a01 	vldr	s6, [r7, #4]
 8007de0:	9701      	str	r7, [sp, #4]
 8007de2:	ee77 6a06 	vadd.f32	s13, s14, s12
 8007de6:	462c      	mov	r4, r5
 8007de8:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007dec:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8007df0:	ee16 ca90 	vmov	ip, s13
 8007df4:	f844 cb08 	str.w	ip, [r4], #8
 8007df8:	ee75 6a23 	vadd.f32	s13, s10, s7
 8007dfc:	edd6 5a01 	vldr	s11, [r6, #4]
 8007e00:	edd7 2a01 	vldr	s5, [r7, #4]
 8007e04:	9404      	str	r4, [sp, #16]
 8007e06:	ee35 5a63 	vsub.f32	s10, s10, s7
 8007e0a:	ee74 3a27 	vadd.f32	s7, s8, s15
 8007e0e:	ee36 6a47 	vsub.f32	s12, s12, s14
 8007e12:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8007e16:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8007e1a:	0849      	lsrs	r1, r1, #1
 8007e1c:	f102 0e08 	add.w	lr, r2, #8
 8007e20:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8007e24:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8007e28:	9109      	str	r1, [sp, #36]	@ 0x24
 8007e2a:	ee35 4a47 	vsub.f32	s8, s10, s14
 8007e2e:	f1a1 0902 	sub.w	r9, r1, #2
 8007e32:	f8cd e00c 	str.w	lr, [sp, #12]
 8007e36:	4631      	mov	r1, r6
 8007e38:	ee13 ea90 	vmov	lr, s7
 8007e3c:	ee36 6a64 	vsub.f32	s12, s12, s9
 8007e40:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8007e44:	4604      	mov	r4, r0
 8007e46:	edc5 5a01 	vstr	s11, [r5, #4]
 8007e4a:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007e4e:	f841 eb08 	str.w	lr, [r1], #8
 8007e52:	ee34 5a24 	vadd.f32	s10, s8, s9
 8007e56:	ee16 ea10 	vmov	lr, s12
 8007e5a:	ed86 5a01 	vstr	s10, [r6, #4]
 8007e5e:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8007e62:	f844 eb08 	str.w	lr, [r4], #8
 8007e66:	ee77 7a83 	vadd.f32	s15, s15, s6
 8007e6a:	edc0 6a01 	vstr	s13, [r0, #4]
 8007e6e:	9405      	str	r4, [sp, #20]
 8007e70:	4604      	mov	r4, r0
 8007e72:	ee17 0a90 	vmov	r0, s15
 8007e76:	9106      	str	r1, [sp, #24]
 8007e78:	ee37 7a64 	vsub.f32	s14, s14, s9
 8007e7c:	f102 0110 	add.w	r1, r2, #16
 8007e80:	46bc      	mov	ip, r7
 8007e82:	9100      	str	r1, [sp, #0]
 8007e84:	f847 0b08 	str.w	r0, [r7], #8
 8007e88:	f102 0118 	add.w	r1, r2, #24
 8007e8c:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8007e90:	9102      	str	r1, [sp, #8]
 8007e92:	ed8c 7a01 	vstr	s14, [ip, #4]
 8007e96:	9007      	str	r0, [sp, #28]
 8007e98:	f000 8134 	beq.w	8008104 <arm_cfft_radix8by4_f32+0x368>
 8007e9c:	f102 0920 	add.w	r9, r2, #32
 8007ea0:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 8007ea4:	9a01      	ldr	r2, [sp, #4]
 8007ea6:	f8dd a000 	ldr.w	sl, [sp]
 8007eaa:	3b0c      	subs	r3, #12
 8007eac:	4683      	mov	fp, r0
 8007eae:	4463      	add	r3, ip
 8007eb0:	f105 0e10 	add.w	lr, r5, #16
 8007eb4:	f1a4 010c 	sub.w	r1, r4, #12
 8007eb8:	f104 0510 	add.w	r5, r4, #16
 8007ebc:	f1a6 0c0c 	sub.w	ip, r6, #12
 8007ec0:	f1a2 040c 	sub.w	r4, r2, #12
 8007ec4:	f106 0010 	add.w	r0, r6, #16
 8007ec8:	3210      	adds	r2, #16
 8007eca:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8007ece:	ed55 5a02 	vldr	s11, [r5, #-8]
 8007ed2:	ed50 7a02 	vldr	s15, [r0, #-8]
 8007ed6:	ed52 1a02 	vldr	s3, [r2, #-8]
 8007eda:	ed55 6a01 	vldr	s13, [r5, #-4]
 8007ede:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8007ee2:	ed12 1a01 	vldr	s2, [r2, #-4]
 8007ee6:	ed10 8a01 	vldr	s16, [r0, #-4]
 8007eea:	ee35 4a25 	vadd.f32	s8, s10, s11
 8007eee:	ee30 6a26 	vadd.f32	s12, s0, s13
 8007ef2:	ee37 7a84 	vadd.f32	s14, s15, s8
 8007ef6:	ee30 0a66 	vsub.f32	s0, s0, s13
 8007efa:	ee37 7a21 	vadd.f32	s14, s14, s3
 8007efe:	ee75 5a65 	vsub.f32	s11, s10, s11
 8007f02:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8007f06:	ed10 7a01 	vldr	s14, [r0, #-4]
 8007f0a:	ed52 6a01 	vldr	s13, [r2, #-4]
 8007f0e:	ee36 7a07 	vadd.f32	s14, s12, s14
 8007f12:	ee78 aa25 	vadd.f32	s21, s16, s11
 8007f16:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007f1a:	ee70 3a67 	vsub.f32	s7, s0, s15
 8007f1e:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8007f22:	ed94 7a02 	vldr	s14, [r4, #8]
 8007f26:	ed9c 2a02 	vldr	s4, [ip, #8]
 8007f2a:	ed91 ba02 	vldr	s22, [r1, #8]
 8007f2e:	edd3 9a02 	vldr	s19, [r3, #8]
 8007f32:	edd4 2a01 	vldr	s5, [r4, #4]
 8007f36:	ed9c 9a01 	vldr	s18, [ip, #4]
 8007f3a:	ed93 5a01 	vldr	s10, [r3, #4]
 8007f3e:	edd1 0a01 	vldr	s1, [r1, #4]
 8007f42:	ee72 6a07 	vadd.f32	s13, s4, s14
 8007f46:	ee32 2a47 	vsub.f32	s4, s4, s14
 8007f4a:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8007f4e:	ee79 4a22 	vadd.f32	s9, s18, s5
 8007f52:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8007f56:	ee79 2a62 	vsub.f32	s5, s18, s5
 8007f5a:	ed8c 7a02 	vstr	s14, [ip, #8]
 8007f5e:	ed91 7a01 	vldr	s14, [r1, #4]
 8007f62:	edd3 8a01 	vldr	s17, [r3, #4]
 8007f66:	ee34 7a87 	vadd.f32	s14, s9, s14
 8007f6a:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8007f6e:	ee37 7a28 	vadd.f32	s14, s14, s17
 8007f72:	ee32 9a60 	vsub.f32	s18, s4, s1
 8007f76:	ed8c 7a01 	vstr	s14, [ip, #4]
 8007f7a:	ed1a 7a01 	vldr	s14, [sl, #-4]
 8007f7e:	ed1a aa02 	vldr	s20, [sl, #-8]
 8007f82:	ee73 8a22 	vadd.f32	s17, s6, s5
 8007f86:	ee39 9a05 	vadd.f32	s18, s18, s10
 8007f8a:	ee7a aac1 	vsub.f32	s21, s21, s2
 8007f8e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8007f92:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8007f96:	ee69 ba07 	vmul.f32	s23, s18, s14
 8007f9a:	ee6a aa87 	vmul.f32	s21, s21, s14
 8007f9e:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8007fa2:	ee63 ca87 	vmul.f32	s25, s7, s14
 8007fa6:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8007faa:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8007fae:	ee68 8a87 	vmul.f32	s17, s17, s14
 8007fb2:	ee73 3aea 	vsub.f32	s7, s7, s21
 8007fb6:	ee78 8a89 	vadd.f32	s17, s17, s18
 8007fba:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8007fbe:	ee3b aaca 	vsub.f32	s20, s23, s20
 8007fc2:	ee34 4a67 	vsub.f32	s8, s8, s15
 8007fc6:	ee76 6acb 	vsub.f32	s13, s13, s22
 8007fca:	ee36 6a48 	vsub.f32	s12, s12, s16
 8007fce:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8007fd2:	ed00 7a02 	vstr	s14, [r0, #-8]
 8007fd6:	ed40 3a01 	vstr	s7, [r0, #-4]
 8007fda:	edc1 8a01 	vstr	s17, [r1, #4]
 8007fde:	ed81 aa02 	vstr	s20, [r1, #8]
 8007fe2:	ed59 3a04 	vldr	s7, [r9, #-16]
 8007fe6:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8007fea:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8007fee:	ed59 6a03 	vldr	s13, [r9, #-12]
 8007ff2:	ee34 4a61 	vsub.f32	s8, s8, s3
 8007ff6:	ee36 6a41 	vsub.f32	s12, s12, s2
 8007ffa:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8007ffe:	ee66 9a26 	vmul.f32	s19, s12, s13
 8008002:	ee24 9a23 	vmul.f32	s18, s8, s7
 8008006:	ee26 6a23 	vmul.f32	s12, s12, s7
 800800a:	ee24 4a26 	vmul.f32	s8, s8, s13
 800800e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008012:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8008016:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800801a:	ee36 6a44 	vsub.f32	s12, s12, s8
 800801e:	ee37 7a64 	vsub.f32	s14, s14, s9
 8008022:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8008026:	ee79 3a29 	vadd.f32	s7, s18, s19
 800802a:	ee75 6a60 	vsub.f32	s13, s10, s1
 800802e:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8008032:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008036:	ed45 3a02 	vstr	s7, [r5, #-8]
 800803a:	ed05 6a01 	vstr	s12, [r5, #-4]
 800803e:	ed84 7a01 	vstr	s14, [r4, #4]
 8008042:	ed84 4a02 	vstr	s8, [r4, #8]
 8008046:	ee35 6a81 	vadd.f32	s12, s11, s2
 800804a:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800804e:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 8008052:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 8008056:	ee33 3a62 	vsub.f32	s6, s6, s5
 800805a:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800805e:	ee67 2a26 	vmul.f32	s5, s14, s13
 8008062:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8008066:	ee26 5a25 	vmul.f32	s10, s12, s11
 800806a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800806e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8008072:	ee27 7a25 	vmul.f32	s14, s14, s11
 8008076:	ee63 6a26 	vmul.f32	s13, s6, s13
 800807a:	ee23 3a25 	vmul.f32	s6, s6, s11
 800807e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8008082:	ee75 5a24 	vadd.f32	s11, s10, s9
 8008086:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800808a:	ee36 7a87 	vadd.f32	s14, s13, s14
 800808e:	f1bb 0b01 	subs.w	fp, fp, #1
 8008092:	ed42 5a02 	vstr	s11, [r2, #-8]
 8008096:	ed42 7a01 	vstr	s15, [r2, #-4]
 800809a:	f10e 0e08 	add.w	lr, lr, #8
 800809e:	ed83 3a02 	vstr	s6, [r3, #8]
 80080a2:	ed83 7a01 	vstr	s14, [r3, #4]
 80080a6:	f1ac 0c08 	sub.w	ip, ip, #8
 80080aa:	f10a 0a08 	add.w	sl, sl, #8
 80080ae:	f100 0008 	add.w	r0, r0, #8
 80080b2:	f1a1 0108 	sub.w	r1, r1, #8
 80080b6:	f109 0910 	add.w	r9, r9, #16
 80080ba:	f105 0508 	add.w	r5, r5, #8
 80080be:	f1a4 0408 	sub.w	r4, r4, #8
 80080c2:	f108 0818 	add.w	r8, r8, #24
 80080c6:	f102 0208 	add.w	r2, r2, #8
 80080ca:	f1a3 0308 	sub.w	r3, r3, #8
 80080ce:	f47f aefc 	bne.w	8007eca <arm_cfft_radix8by4_f32+0x12e>
 80080d2:	9907      	ldr	r1, [sp, #28]
 80080d4:	9800      	ldr	r0, [sp, #0]
 80080d6:	00cb      	lsls	r3, r1, #3
 80080d8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80080dc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80080e0:	9100      	str	r1, [sp, #0]
 80080e2:	9904      	ldr	r1, [sp, #16]
 80080e4:	4419      	add	r1, r3
 80080e6:	9104      	str	r1, [sp, #16]
 80080e8:	9903      	ldr	r1, [sp, #12]
 80080ea:	4419      	add	r1, r3
 80080ec:	9103      	str	r1, [sp, #12]
 80080ee:	9906      	ldr	r1, [sp, #24]
 80080f0:	4419      	add	r1, r3
 80080f2:	9106      	str	r1, [sp, #24]
 80080f4:	9905      	ldr	r1, [sp, #20]
 80080f6:	441f      	add	r7, r3
 80080f8:	4419      	add	r1, r3
 80080fa:	9b02      	ldr	r3, [sp, #8]
 80080fc:	9105      	str	r1, [sp, #20]
 80080fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008102:	9302      	str	r3, [sp, #8]
 8008104:	9904      	ldr	r1, [sp, #16]
 8008106:	9805      	ldr	r0, [sp, #20]
 8008108:	ed91 4a00 	vldr	s8, [r1]
 800810c:	edd0 6a00 	vldr	s13, [r0]
 8008110:	9b06      	ldr	r3, [sp, #24]
 8008112:	ed97 3a00 	vldr	s6, [r7]
 8008116:	edd3 7a00 	vldr	s15, [r3]
 800811a:	edd0 4a01 	vldr	s9, [r0, #4]
 800811e:	edd1 3a01 	vldr	s7, [r1, #4]
 8008122:	ed97 2a01 	vldr	s4, [r7, #4]
 8008126:	ed93 7a01 	vldr	s14, [r3, #4]
 800812a:	9a03      	ldr	r2, [sp, #12]
 800812c:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 8008130:	ee34 6a26 	vadd.f32	s12, s8, s13
 8008134:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8008138:	ee37 5a86 	vadd.f32	s10, s15, s12
 800813c:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8008140:	ee35 5a03 	vadd.f32	s10, s10, s6
 8008144:	ee74 6a66 	vsub.f32	s13, s8, s13
 8008148:	ed81 5a00 	vstr	s10, [r1]
 800814c:	ed93 5a01 	vldr	s10, [r3, #4]
 8008150:	edd7 4a01 	vldr	s9, [r7, #4]
 8008154:	ee35 5a85 	vadd.f32	s10, s11, s10
 8008158:	ee37 4a26 	vadd.f32	s8, s14, s13
 800815c:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008160:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8008164:	ed81 5a01 	vstr	s10, [r1, #4]
 8008168:	edd2 1a00 	vldr	s3, [r2]
 800816c:	edd2 2a01 	vldr	s5, [r2, #4]
 8008170:	ee34 5a83 	vadd.f32	s10, s9, s6
 8008174:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008178:	ee36 6a67 	vsub.f32	s12, s12, s15
 800817c:	ee64 4a21 	vmul.f32	s9, s8, s3
 8008180:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008184:	ee65 2a22 	vmul.f32	s5, s10, s5
 8008188:	ee25 5a21 	vmul.f32	s10, s10, s3
 800818c:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8008190:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008194:	edc3 2a00 	vstr	s5, [r3]
 8008198:	ed83 5a01 	vstr	s10, [r3, #4]
 800819c:	ee75 5ac7 	vsub.f32	s11, s11, s14
 80081a0:	9b00      	ldr	r3, [sp, #0]
 80081a2:	ee36 6a43 	vsub.f32	s12, s12, s6
 80081a6:	ed93 4a01 	vldr	s8, [r3, #4]
 80081aa:	ed93 5a00 	vldr	s10, [r3]
 80081ae:	9b02      	ldr	r3, [sp, #8]
 80081b0:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80081b4:	ee66 4a05 	vmul.f32	s9, s12, s10
 80081b8:	ee25 5a85 	vmul.f32	s10, s11, s10
 80081bc:	ee26 6a04 	vmul.f32	s12, s12, s8
 80081c0:	ee65 5a84 	vmul.f32	s11, s11, s8
 80081c4:	ee35 6a46 	vsub.f32	s12, s10, s12
 80081c8:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80081cc:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80081d0:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80081d4:	ed80 6a01 	vstr	s12, [r0, #4]
 80081d8:	edc0 5a00 	vstr	s11, [r0]
 80081dc:	edd3 5a01 	vldr	s11, [r3, #4]
 80081e0:	edd3 6a00 	vldr	s13, [r3]
 80081e4:	ee37 7a02 	vadd.f32	s14, s14, s4
 80081e8:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80081ec:	ee27 6a26 	vmul.f32	s12, s14, s13
 80081f0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80081f4:	ee27 7a25 	vmul.f32	s14, s14, s11
 80081f8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80081fc:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008200:	ee76 7a27 	vadd.f32	s15, s12, s15
 8008204:	ed87 7a01 	vstr	s14, [r7, #4]
 8008208:	edc7 7a00 	vstr	s15, [r7]
 800820c:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 8008210:	4621      	mov	r1, r4
 8008212:	686a      	ldr	r2, [r5, #4]
 8008214:	2304      	movs	r3, #4
 8008216:	f000 f9d3 	bl	80085c0 <arm_radix8_butterfly_f32>
 800821a:	4630      	mov	r0, r6
 800821c:	4621      	mov	r1, r4
 800821e:	686a      	ldr	r2, [r5, #4]
 8008220:	2304      	movs	r3, #4
 8008222:	f000 f9cd 	bl	80085c0 <arm_radix8_butterfly_f32>
 8008226:	9808      	ldr	r0, [sp, #32]
 8008228:	686a      	ldr	r2, [r5, #4]
 800822a:	4621      	mov	r1, r4
 800822c:	2304      	movs	r3, #4
 800822e:	f000 f9c7 	bl	80085c0 <arm_radix8_butterfly_f32>
 8008232:	686a      	ldr	r2, [r5, #4]
 8008234:	9801      	ldr	r0, [sp, #4]
 8008236:	4621      	mov	r1, r4
 8008238:	2304      	movs	r3, #4
 800823a:	b00d      	add	sp, #52	@ 0x34
 800823c:	ecbd 8b0a 	vpop	{d8-d12}
 8008240:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008244:	f000 b9bc 	b.w	80085c0 <arm_radix8_butterfly_f32>

08008248 <arm_cfft_f32>:
 8008248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800824c:	2a01      	cmp	r2, #1
 800824e:	4606      	mov	r6, r0
 8008250:	4617      	mov	r7, r2
 8008252:	460c      	mov	r4, r1
 8008254:	4698      	mov	r8, r3
 8008256:	8805      	ldrh	r5, [r0, #0]
 8008258:	d056      	beq.n	8008308 <arm_cfft_f32+0xc0>
 800825a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800825e:	d063      	beq.n	8008328 <arm_cfft_f32+0xe0>
 8008260:	d916      	bls.n	8008290 <arm_cfft_f32+0x48>
 8008262:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8008266:	d01a      	beq.n	800829e <arm_cfft_f32+0x56>
 8008268:	d947      	bls.n	80082fa <arm_cfft_f32+0xb2>
 800826a:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800826e:	d05b      	beq.n	8008328 <arm_cfft_f32+0xe0>
 8008270:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8008274:	d105      	bne.n	8008282 <arm_cfft_f32+0x3a>
 8008276:	2301      	movs	r3, #1
 8008278:	6872      	ldr	r2, [r6, #4]
 800827a:	4629      	mov	r1, r5
 800827c:	4620      	mov	r0, r4
 800827e:	f000 f99f 	bl	80085c0 <arm_radix8_butterfly_f32>
 8008282:	f1b8 0f00 	cmp.w	r8, #0
 8008286:	d111      	bne.n	80082ac <arm_cfft_f32+0x64>
 8008288:	2f01      	cmp	r7, #1
 800828a:	d016      	beq.n	80082ba <arm_cfft_f32+0x72>
 800828c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008290:	2d20      	cmp	r5, #32
 8008292:	d049      	beq.n	8008328 <arm_cfft_f32+0xe0>
 8008294:	d935      	bls.n	8008302 <arm_cfft_f32+0xba>
 8008296:	2d40      	cmp	r5, #64	@ 0x40
 8008298:	d0ed      	beq.n	8008276 <arm_cfft_f32+0x2e>
 800829a:	2d80      	cmp	r5, #128	@ 0x80
 800829c:	d1f1      	bne.n	8008282 <arm_cfft_f32+0x3a>
 800829e:	4621      	mov	r1, r4
 80082a0:	4630      	mov	r0, r6
 80082a2:	f7ff fcab 	bl	8007bfc <arm_cfft_radix8by2_f32>
 80082a6:	f1b8 0f00 	cmp.w	r8, #0
 80082aa:	d0ed      	beq.n	8008288 <arm_cfft_f32+0x40>
 80082ac:	68b2      	ldr	r2, [r6, #8]
 80082ae:	89b1      	ldrh	r1, [r6, #12]
 80082b0:	4620      	mov	r0, r4
 80082b2:	f000 f841 	bl	8008338 <arm_bitreversal_32>
 80082b6:	2f01      	cmp	r7, #1
 80082b8:	d1e8      	bne.n	800828c <arm_cfft_f32+0x44>
 80082ba:	ee07 5a90 	vmov	s15, r5
 80082be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80082c6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80082ca:	2d00      	cmp	r5, #0
 80082cc:	d0de      	beq.n	800828c <arm_cfft_f32+0x44>
 80082ce:	f104 0108 	add.w	r1, r4, #8
 80082d2:	2300      	movs	r3, #0
 80082d4:	3301      	adds	r3, #1
 80082d6:	429d      	cmp	r5, r3
 80082d8:	f101 0108 	add.w	r1, r1, #8
 80082dc:	ed11 7a04 	vldr	s14, [r1, #-16]
 80082e0:	ed51 7a03 	vldr	s15, [r1, #-12]
 80082e4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80082e8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80082ec:	ed01 7a04 	vstr	s14, [r1, #-16]
 80082f0:	ed41 7a03 	vstr	s15, [r1, #-12]
 80082f4:	d1ee      	bne.n	80082d4 <arm_cfft_f32+0x8c>
 80082f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082fa:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 80082fe:	d0ba      	beq.n	8008276 <arm_cfft_f32+0x2e>
 8008300:	e7bf      	b.n	8008282 <arm_cfft_f32+0x3a>
 8008302:	2d10      	cmp	r5, #16
 8008304:	d0cb      	beq.n	800829e <arm_cfft_f32+0x56>
 8008306:	e7bc      	b.n	8008282 <arm_cfft_f32+0x3a>
 8008308:	b19d      	cbz	r5, 8008332 <arm_cfft_f32+0xea>
 800830a:	f101 030c 	add.w	r3, r1, #12
 800830e:	2200      	movs	r2, #0
 8008310:	ed53 7a02 	vldr	s15, [r3, #-8]
 8008314:	3201      	adds	r2, #1
 8008316:	eef1 7a67 	vneg.f32	s15, s15
 800831a:	4295      	cmp	r5, r2
 800831c:	ed43 7a02 	vstr	s15, [r3, #-8]
 8008320:	f103 0308 	add.w	r3, r3, #8
 8008324:	d1f4      	bne.n	8008310 <arm_cfft_f32+0xc8>
 8008326:	e798      	b.n	800825a <arm_cfft_f32+0x12>
 8008328:	4621      	mov	r1, r4
 800832a:	4630      	mov	r0, r6
 800832c:	f7ff fd36 	bl	8007d9c <arm_cfft_radix8by4_f32>
 8008330:	e7a7      	b.n	8008282 <arm_cfft_f32+0x3a>
 8008332:	2b00      	cmp	r3, #0
 8008334:	d0aa      	beq.n	800828c <arm_cfft_f32+0x44>
 8008336:	e7b9      	b.n	80082ac <arm_cfft_f32+0x64>

08008338 <arm_bitreversal_32>:
 8008338:	b1e9      	cbz	r1, 8008376 <arm_bitreversal_32+0x3e>
 800833a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800833c:	2500      	movs	r5, #0
 800833e:	f102 0e02 	add.w	lr, r2, #2
 8008342:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8008346:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800834a:	08a4      	lsrs	r4, r4, #2
 800834c:	089b      	lsrs	r3, r3, #2
 800834e:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8008352:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8008356:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800835a:	00a6      	lsls	r6, r4, #2
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8008362:	3304      	adds	r3, #4
 8008364:	1d34      	adds	r4, r6, #4
 8008366:	3502      	adds	r5, #2
 8008368:	58c6      	ldr	r6, [r0, r3]
 800836a:	5907      	ldr	r7, [r0, r4]
 800836c:	50c7      	str	r7, [r0, r3]
 800836e:	428d      	cmp	r5, r1
 8008370:	5106      	str	r6, [r0, r4]
 8008372:	d3e6      	bcc.n	8008342 <arm_bitreversal_32+0xa>
 8008374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008376:	4770      	bx	lr

08008378 <arm_cmplx_mag_f32>:
 8008378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800837c:	ed2d 8b02 	vpush	{d8}
 8008380:	0897      	lsrs	r7, r2, #2
 8008382:	b084      	sub	sp, #16
 8008384:	d077      	beq.n	8008476 <arm_cmplx_mag_f32+0xfe>
 8008386:	f04f 0800 	mov.w	r8, #0
 800838a:	f100 0420 	add.w	r4, r0, #32
 800838e:	f101 0510 	add.w	r5, r1, #16
 8008392:	463e      	mov	r6, r7
 8008394:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 8008398:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 800839c:	ee20 0a00 	vmul.f32	s0, s0, s0
 80083a0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80083a4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80083a8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80083ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083b0:	f2c0 80c5 	blt.w	800853e <arm_cmplx_mag_f32+0x1c6>
 80083b4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80083b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083bc:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80083c0:	f100 80cb 	bmi.w	800855a <arm_cmplx_mag_f32+0x1e2>
 80083c4:	ed05 8a04 	vstr	s16, [r5, #-16]
 80083c8:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 80083cc:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 80083d0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80083d4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80083d8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80083dc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80083e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083e4:	f2c0 80a8 	blt.w	8008538 <arm_cmplx_mag_f32+0x1c0>
 80083e8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80083ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083f0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80083f4:	f100 80a8 	bmi.w	8008548 <arm_cmplx_mag_f32+0x1d0>
 80083f8:	ed05 8a03 	vstr	s16, [r5, #-12]
 80083fc:	ed14 0a04 	vldr	s0, [r4, #-16]
 8008400:	ed54 7a03 	vldr	s15, [r4, #-12]
 8008404:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008408:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800840c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008410:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008418:	f2c0 808b 	blt.w	8008532 <arm_cmplx_mag_f32+0x1ba>
 800841c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008424:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008428:	f100 80a9 	bmi.w	800857e <arm_cmplx_mag_f32+0x206>
 800842c:	ed05 8a02 	vstr	s16, [r5, #-8]
 8008430:	ed14 0a02 	vldr	s0, [r4, #-8]
 8008434:	ed54 7a01 	vldr	s15, [r4, #-4]
 8008438:	ee20 0a00 	vmul.f32	s0, s0, s0
 800843c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008440:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008444:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800844c:	db6e      	blt.n	800852c <arm_cmplx_mag_f32+0x1b4>
 800844e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008456:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800845a:	f100 8087 	bmi.w	800856c <arm_cmplx_mag_f32+0x1f4>
 800845e:	ed05 8a01 	vstr	s16, [r5, #-4]
 8008462:	3e01      	subs	r6, #1
 8008464:	f104 0420 	add.w	r4, r4, #32
 8008468:	f105 0510 	add.w	r5, r5, #16
 800846c:	d192      	bne.n	8008394 <arm_cmplx_mag_f32+0x1c>
 800846e:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 8008472:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8008476:	f012 0203 	ands.w	r2, r2, #3
 800847a:	d052      	beq.n	8008522 <arm_cmplx_mag_f32+0x1aa>
 800847c:	ed90 0a00 	vldr	s0, [r0]
 8008480:	edd0 7a01 	vldr	s15, [r0, #4]
 8008484:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008488:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800848c:	2300      	movs	r3, #0
 800848e:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008492:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800849a:	bfb8      	it	lt
 800849c:	600b      	strlt	r3, [r1, #0]
 800849e:	db08      	blt.n	80084b2 <arm_cmplx_mag_f32+0x13a>
 80084a0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80084a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084a8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80084ac:	d479      	bmi.n	80085a2 <arm_cmplx_mag_f32+0x22a>
 80084ae:	ed81 8a00 	vstr	s16, [r1]
 80084b2:	3a01      	subs	r2, #1
 80084b4:	d035      	beq.n	8008522 <arm_cmplx_mag_f32+0x1aa>
 80084b6:	ed90 0a02 	vldr	s0, [r0, #8]
 80084ba:	edd0 7a03 	vldr	s15, [r0, #12]
 80084be:	ee20 0a00 	vmul.f32	s0, s0, s0
 80084c2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80084c6:	2300      	movs	r3, #0
 80084c8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80084cc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80084d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084d4:	bfb8      	it	lt
 80084d6:	604b      	strlt	r3, [r1, #4]
 80084d8:	db08      	blt.n	80084ec <arm_cmplx_mag_f32+0x174>
 80084da:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80084de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084e2:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80084e6:	d453      	bmi.n	8008590 <arm_cmplx_mag_f32+0x218>
 80084e8:	ed81 8a01 	vstr	s16, [r1, #4]
 80084ec:	2a01      	cmp	r2, #1
 80084ee:	d018      	beq.n	8008522 <arm_cmplx_mag_f32+0x1aa>
 80084f0:	ed90 0a04 	vldr	s0, [r0, #16]
 80084f4:	edd0 7a05 	vldr	s15, [r0, #20]
 80084f8:	ee20 0a00 	vmul.f32	s0, s0, s0
 80084fc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008500:	2300      	movs	r3, #0
 8008502:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008506:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800850a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800850e:	db19      	blt.n	8008544 <arm_cmplx_mag_f32+0x1cc>
 8008510:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008518:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800851c:	d44a      	bmi.n	80085b4 <arm_cmplx_mag_f32+0x23c>
 800851e:	ed81 8a02 	vstr	s16, [r1, #8]
 8008522:	b004      	add	sp, #16
 8008524:	ecbd 8b02 	vpop	{d8}
 8008528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800852c:	f845 8c04 	str.w	r8, [r5, #-4]
 8008530:	e797      	b.n	8008462 <arm_cmplx_mag_f32+0xea>
 8008532:	f845 8c08 	str.w	r8, [r5, #-8]
 8008536:	e77b      	b.n	8008430 <arm_cmplx_mag_f32+0xb8>
 8008538:	f845 8c0c 	str.w	r8, [r5, #-12]
 800853c:	e75e      	b.n	80083fc <arm_cmplx_mag_f32+0x84>
 800853e:	f845 8c10 	str.w	r8, [r5, #-16]
 8008542:	e741      	b.n	80083c8 <arm_cmplx_mag_f32+0x50>
 8008544:	608b      	str	r3, [r1, #8]
 8008546:	e7ec      	b.n	8008522 <arm_cmplx_mag_f32+0x1aa>
 8008548:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800854c:	9001      	str	r0, [sp, #4]
 800854e:	f002 ffd5 	bl	800b4fc <sqrtf>
 8008552:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008556:	9801      	ldr	r0, [sp, #4]
 8008558:	e74e      	b.n	80083f8 <arm_cmplx_mag_f32+0x80>
 800855a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800855e:	9001      	str	r0, [sp, #4]
 8008560:	f002 ffcc 	bl	800b4fc <sqrtf>
 8008564:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008568:	9801      	ldr	r0, [sp, #4]
 800856a:	e72b      	b.n	80083c4 <arm_cmplx_mag_f32+0x4c>
 800856c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008570:	9001      	str	r0, [sp, #4]
 8008572:	f002 ffc3 	bl	800b4fc <sqrtf>
 8008576:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800857a:	9801      	ldr	r0, [sp, #4]
 800857c:	e76f      	b.n	800845e <arm_cmplx_mag_f32+0xe6>
 800857e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008582:	9001      	str	r0, [sp, #4]
 8008584:	f002 ffba 	bl	800b4fc <sqrtf>
 8008588:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800858c:	9801      	ldr	r0, [sp, #4]
 800858e:	e74d      	b.n	800842c <arm_cmplx_mag_f32+0xb4>
 8008590:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008594:	9201      	str	r2, [sp, #4]
 8008596:	f002 ffb1 	bl	800b4fc <sqrtf>
 800859a:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800859e:	9903      	ldr	r1, [sp, #12]
 80085a0:	e7a2      	b.n	80084e8 <arm_cmplx_mag_f32+0x170>
 80085a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085a6:	9201      	str	r2, [sp, #4]
 80085a8:	f002 ffa8 	bl	800b4fc <sqrtf>
 80085ac:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80085b0:	9903      	ldr	r1, [sp, #12]
 80085b2:	e77c      	b.n	80084ae <arm_cmplx_mag_f32+0x136>
 80085b4:	9101      	str	r1, [sp, #4]
 80085b6:	f002 ffa1 	bl	800b4fc <sqrtf>
 80085ba:	9901      	ldr	r1, [sp, #4]
 80085bc:	e7af      	b.n	800851e <arm_cmplx_mag_f32+0x1a6>
 80085be:	bf00      	nop

080085c0 <arm_radix8_butterfly_f32>:
 80085c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c4:	ed2d 8b10 	vpush	{d8-d15}
 80085c8:	b095      	sub	sp, #84	@ 0x54
 80085ca:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 80085ce:	4603      	mov	r3, r0
 80085d0:	3304      	adds	r3, #4
 80085d2:	ed9f bab9 	vldr	s22, [pc, #740]	@ 80088b8 <arm_radix8_butterfly_f32+0x2f8>
 80085d6:	9012      	str	r0, [sp, #72]	@ 0x48
 80085d8:	468b      	mov	fp, r1
 80085da:	9313      	str	r3, [sp, #76]	@ 0x4c
 80085dc:	4689      	mov	r9, r1
 80085de:	ea4f 06db 	mov.w	r6, fp, lsr #3
 80085e2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80085e4:	960f      	str	r6, [sp, #60]	@ 0x3c
 80085e6:	ea4f 1846 	mov.w	r8, r6, lsl #5
 80085ea:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 80085ee:	eb03 0508 	add.w	r5, r3, r8
 80085f2:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 80085f6:	eb05 040e 	add.w	r4, r5, lr
 80085fa:	0137      	lsls	r7, r6, #4
 80085fc:	eba6 030a 	sub.w	r3, r6, sl
 8008600:	eb04 000e 	add.w	r0, r4, lr
 8008604:	44b2      	add	sl, r6
 8008606:	1d3a      	adds	r2, r7, #4
 8008608:	9702      	str	r7, [sp, #8]
 800860a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800860e:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 8008612:	ebae 0c06 	sub.w	ip, lr, r6
 8008616:	9703      	str	r7, [sp, #12]
 8008618:	eb03 0708 	add.w	r7, r3, r8
 800861c:	9701      	str	r7, [sp, #4]
 800861e:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 8008622:	9706      	str	r7, [sp, #24]
 8008624:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8008626:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800862a:	f10e 0104 	add.w	r1, lr, #4
 800862e:	4439      	add	r1, r7
 8008630:	443a      	add	r2, r7
 8008632:	0137      	lsls	r7, r6, #4
 8008634:	00f6      	lsls	r6, r6, #3
 8008636:	9704      	str	r7, [sp, #16]
 8008638:	9605      	str	r6, [sp, #20]
 800863a:	9f01      	ldr	r7, [sp, #4]
 800863c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800863e:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8008642:	f04f 0c00 	mov.w	ip, #0
 8008646:	edd4 6a00 	vldr	s13, [r4]
 800864a:	edd7 1a00 	vldr	s3, [r7]
 800864e:	ed16 aa01 	vldr	s20, [r6, #-4]
 8008652:	edd5 5a00 	vldr	s11, [r5]
 8008656:	ed52 9a01 	vldr	s19, [r2, #-4]
 800865a:	ed90 6a00 	vldr	s12, [r0]
 800865e:	ed51 7a01 	vldr	s15, [r1, #-4]
 8008662:	ed93 3a00 	vldr	s6, [r3]
 8008666:	ee39 0a86 	vadd.f32	s0, s19, s12
 800866a:	ee33 2a21 	vadd.f32	s4, s6, s3
 800866e:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8008672:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8008676:	ee35 7a02 	vadd.f32	s14, s10, s4
 800867a:	ee34 4a80 	vadd.f32	s8, s9, s0
 800867e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008682:	ee74 6a07 	vadd.f32	s13, s8, s14
 8008686:	ee34 4a47 	vsub.f32	s8, s8, s14
 800868a:	ed46 6a01 	vstr	s13, [r6, #-4]
 800868e:	ed85 4a00 	vstr	s8, [r5]
 8008692:	edd1 6a00 	vldr	s13, [r1]
 8008696:	ed94 9a01 	vldr	s18, [r4, #4]
 800869a:	edd3 2a01 	vldr	s5, [r3, #4]
 800869e:	edd7 8a01 	vldr	s17, [r7, #4]
 80086a2:	edd6 0a00 	vldr	s1, [r6]
 80086a6:	edd5 3a01 	vldr	s7, [r5, #4]
 80086aa:	ed90 8a01 	vldr	s16, [r0, #4]
 80086ae:	ed92 7a00 	vldr	s14, [r2]
 80086b2:	ee33 3a61 	vsub.f32	s6, s6, s3
 80086b6:	ee36 4ac9 	vsub.f32	s8, s13, s18
 80086ba:	ee72 aae8 	vsub.f32	s21, s5, s17
 80086be:	ee77 1ac3 	vsub.f32	s3, s15, s6
 80086c2:	ee34 1a2a 	vadd.f32	s2, s8, s21
 80086c6:	ee77 7a83 	vadd.f32	s15, s15, s6
 80086ca:	ee34 4a6a 	vsub.f32	s8, s8, s21
 80086ce:	ee30 3aa3 	vadd.f32	s6, s1, s7
 80086d2:	ee39 6ac6 	vsub.f32	s12, s19, s12
 80086d6:	ee70 3ae3 	vsub.f32	s7, s1, s7
 80086da:	ee72 2aa8 	vadd.f32	s5, s5, s17
 80086de:	ee77 0a08 	vadd.f32	s1, s14, s16
 80086e2:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80086e6:	ee37 7a48 	vsub.f32	s14, s14, s16
 80086ea:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80086ee:	ee7a 5a65 	vsub.f32	s11, s20, s11
 80086f2:	ee76 6a89 	vadd.f32	s13, s13, s18
 80086f6:	ee24 4a0b 	vmul.f32	s8, s8, s22
 80086fa:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80086fe:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8008702:	ee35 5a42 	vsub.f32	s10, s10, s4
 8008706:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800870a:	ee33 2a20 	vadd.f32	s4, s6, s1
 800870e:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8008712:	ee33 3a60 	vsub.f32	s6, s6, s1
 8008716:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800871a:	ee77 0a01 	vadd.f32	s1, s14, s2
 800871e:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8008722:	ee37 7a41 	vsub.f32	s14, s14, s2
 8008726:	ee73 1a84 	vadd.f32	s3, s7, s8
 800872a:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800872e:	ee76 3a27 	vadd.f32	s7, s12, s15
 8008732:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008736:	ee32 8a00 	vadd.f32	s16, s4, s0
 800873a:	ee33 1a45 	vsub.f32	s2, s6, s10
 800873e:	ee32 2a40 	vsub.f32	s4, s4, s0
 8008742:	ee35 5a03 	vadd.f32	s10, s10, s6
 8008746:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800874a:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800874e:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8008752:	ee34 6a67 	vsub.f32	s12, s8, s15
 8008756:	ee75 4a87 	vadd.f32	s9, s11, s14
 800875a:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800875e:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8008762:	ee77 7a84 	vadd.f32	s15, s15, s8
 8008766:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800876a:	44dc      	add	ip, fp
 800876c:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8008770:	45e1      	cmp	r9, ip
 8008772:	ed86 8a00 	vstr	s16, [r6]
 8008776:	ed85 2a01 	vstr	s4, [r5, #4]
 800877a:	4456      	add	r6, sl
 800877c:	ed02 0a01 	vstr	s0, [r2, #-4]
 8008780:	4455      	add	r5, sl
 8008782:	edc0 6a00 	vstr	s13, [r0]
 8008786:	ed82 1a00 	vstr	s2, [r2]
 800878a:	ed80 5a01 	vstr	s10, [r0, #4]
 800878e:	4452      	add	r2, sl
 8008790:	ed01 3a01 	vstr	s6, [r1, #-4]
 8008794:	4450      	add	r0, sl
 8008796:	edc7 2a00 	vstr	s5, [r7]
 800879a:	edc4 4a00 	vstr	s9, [r4]
 800879e:	ed83 7a00 	vstr	s14, [r3]
 80087a2:	edc1 5a00 	vstr	s11, [r1]
 80087a6:	edc7 3a01 	vstr	s7, [r7, #4]
 80087aa:	4451      	add	r1, sl
 80087ac:	ed84 6a01 	vstr	s12, [r4, #4]
 80087b0:	4457      	add	r7, sl
 80087b2:	edc3 7a01 	vstr	s15, [r3, #4]
 80087b6:	4454      	add	r4, sl
 80087b8:	4453      	add	r3, sl
 80087ba:	f63f af44 	bhi.w	8008646 <arm_radix8_butterfly_f32+0x86>
 80087be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087c0:	2b07      	cmp	r3, #7
 80087c2:	f240 81b7 	bls.w	8008b34 <arm_radix8_butterfly_f32+0x574>
 80087c6:	9b06      	ldr	r3, [sp, #24]
 80087c8:	9903      	ldr	r1, [sp, #12]
 80087ca:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80087cc:	9e05      	ldr	r6, [sp, #20]
 80087ce:	9a04      	ldr	r2, [sp, #16]
 80087d0:	f103 0c08 	add.w	ip, r3, #8
 80087d4:	9b02      	ldr	r3, [sp, #8]
 80087d6:	3108      	adds	r1, #8
 80087d8:	f108 0808 	add.w	r8, r8, #8
 80087dc:	1841      	adds	r1, r0, r1
 80087de:	3608      	adds	r6, #8
 80087e0:	330c      	adds	r3, #12
 80087e2:	4604      	mov	r4, r0
 80087e4:	4444      	add	r4, r8
 80087e6:	18c3      	adds	r3, r0, r3
 80087e8:	9109      	str	r1, [sp, #36]	@ 0x24
 80087ea:	1981      	adds	r1, r0, r6
 80087ec:	f10e 0e08 	add.w	lr, lr, #8
 80087f0:	3208      	adds	r2, #8
 80087f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80087f4:	9107      	str	r1, [sp, #28]
 80087f6:	4604      	mov	r4, r0
 80087f8:	4601      	mov	r1, r0
 80087fa:	9304      	str	r3, [sp, #16]
 80087fc:	f100 030c 	add.w	r3, r0, #12
 8008800:	4474      	add	r4, lr
 8008802:	f04f 0801 	mov.w	r8, #1
 8008806:	1882      	adds	r2, r0, r2
 8008808:	4461      	add	r1, ip
 800880a:	9305      	str	r3, [sp, #20]
 800880c:	464b      	mov	r3, r9
 800880e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008810:	46c1      	mov	r9, r8
 8008812:	9208      	str	r2, [sp, #32]
 8008814:	46d8      	mov	r8, fp
 8008816:	9106      	str	r1, [sp, #24]
 8008818:	f04f 0e00 	mov.w	lr, #0
 800881c:	469b      	mov	fp, r3
 800881e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008820:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008822:	449e      	add	lr, r3
 8008824:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 8008828:	441a      	add	r2, r3
 800882a:	920e      	str	r2, [sp, #56]	@ 0x38
 800882c:	441a      	add	r2, r3
 800882e:	18d4      	adds	r4, r2, r3
 8008830:	18e5      	adds	r5, r4, r3
 8008832:	18ee      	adds	r6, r5, r3
 8008834:	18f7      	adds	r7, r6, r3
 8008836:	eb07 0c03 	add.w	ip, r7, r3
 800883a:	920d      	str	r2, [sp, #52]	@ 0x34
 800883c:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8008840:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8008844:	910c      	str	r1, [sp, #48]	@ 0x30
 8008846:	4419      	add	r1, r3
 8008848:	9103      	str	r1, [sp, #12]
 800884a:	4419      	add	r1, r3
 800884c:	18ca      	adds	r2, r1, r3
 800884e:	9202      	str	r2, [sp, #8]
 8008850:	441a      	add	r2, r3
 8008852:	18d0      	adds	r0, r2, r3
 8008854:	ed92 ea01 	vldr	s28, [r2, #4]
 8008858:	9a02      	ldr	r2, [sp, #8]
 800885a:	edd4 7a00 	vldr	s15, [r4]
 800885e:	edd2 da01 	vldr	s27, [r2, #4]
 8008862:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008864:	ed91 da01 	vldr	s26, [r1, #4]
 8008868:	ed92 ca01 	vldr	s24, [r2, #4]
 800886c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800886e:	9903      	ldr	r1, [sp, #12]
 8008870:	edcd 7a03 	vstr	s15, [sp, #12]
 8008874:	edd2 7a00 	vldr	s15, [r2]
 8008878:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800887a:	edcd 7a02 	vstr	s15, [sp, #8]
 800887e:	edd2 7a00 	vldr	s15, [r2]
 8008882:	edd0 ea01 	vldr	s29, [r0, #4]
 8008886:	edd1 ca01 	vldr	s25, [r1, #4]
 800888a:	eddc ba00 	vldr	s23, [ip]
 800888e:	edd7 aa00 	vldr	s21, [r7]
 8008892:	ed96 aa00 	vldr	s20, [r6]
 8008896:	edd5 9a00 	vldr	s19, [r5]
 800889a:	edcd 7a01 	vstr	s15, [sp, #4]
 800889e:	4403      	add	r3, r0
 80088a0:	ed93 fa01 	vldr	s30, [r3, #4]
 80088a4:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 80088a8:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 80088ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80088b0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80088b4:	46cc      	mov	ip, r9
 80088b6:	e001      	b.n	80088bc <arm_radix8_butterfly_f32+0x2fc>
 80088b8:	3f3504f3 	.word	0x3f3504f3
 80088bc:	ed91 6a00 	vldr	s12, [r1]
 80088c0:	ed93 5a00 	vldr	s10, [r3]
 80088c4:	edd0 fa00 	vldr	s31, [r0]
 80088c8:	edd4 7a00 	vldr	s15, [r4]
 80088cc:	ed95 7a00 	vldr	s14, [r5]
 80088d0:	ed56 3a01 	vldr	s7, [r6, #-4]
 80088d4:	ed17 3a01 	vldr	s6, [r7, #-4]
 80088d8:	ed92 2a00 	vldr	s4, [r2]
 80088dc:	ed96 0a00 	vldr	s0, [r6]
 80088e0:	ee33 8a85 	vadd.f32	s16, s7, s10
 80088e4:	ee32 1a06 	vadd.f32	s2, s4, s12
 80088e8:	ee33 4a2f 	vadd.f32	s8, s6, s31
 80088ec:	ee77 4a87 	vadd.f32	s9, s15, s14
 80088f0:	ee78 1a04 	vadd.f32	s3, s16, s8
 80088f4:	ee71 6a24 	vadd.f32	s13, s2, s9
 80088f8:	ee32 2a46 	vsub.f32	s4, s4, s12
 80088fc:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8008900:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008904:	ed06 6a01 	vstr	s12, [r6, #-4]
 8008908:	edd4 8a01 	vldr	s17, [r4, #4]
 800890c:	ed92 9a01 	vldr	s18, [r2, #4]
 8008910:	edd7 0a00 	vldr	s1, [r7]
 8008914:	edd1 2a01 	vldr	s5, [r1, #4]
 8008918:	ed95 7a01 	vldr	s14, [r5, #4]
 800891c:	ed93 6a01 	vldr	s12, [r3, #4]
 8008920:	edd0 5a01 	vldr	s11, [r0, #4]
 8008924:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8008928:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800892c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8008930:	ee78 fac7 	vsub.f32	s31, s17, s14
 8008934:	ee38 4a44 	vsub.f32	s8, s16, s8
 8008938:	ee38 7a87 	vadd.f32	s14, s17, s14
 800893c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8008940:	ee79 2a22 	vadd.f32	s5, s18, s5
 8008944:	ee32 9a27 	vadd.f32	s18, s4, s15
 8008948:	ee72 7a67 	vsub.f32	s15, s4, s15
 800894c:	ee30 2a06 	vadd.f32	s4, s0, s12
 8008950:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8008954:	ee71 4a64 	vsub.f32	s9, s2, s9
 8008958:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800895c:	ee32 1a08 	vadd.f32	s2, s4, s16
 8008960:	ee72 fa87 	vadd.f32	s31, s5, s14
 8008964:	ee32 2a48 	vsub.f32	s4, s4, s16
 8008968:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800896c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8008970:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8008974:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8008978:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800897c:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8008980:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8008984:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008988:	ee30 6a46 	vsub.f32	s12, s0, s12
 800898c:	ee74 0a22 	vadd.f32	s1, s8, s5
 8008990:	ee36 0a28 	vadd.f32	s0, s12, s17
 8008994:	ee74 2a62 	vsub.f32	s5, s8, s5
 8008998:	ee36 6a68 	vsub.f32	s12, s12, s17
 800899c:	ee32 4a64 	vsub.f32	s8, s4, s9
 80089a0:	ee73 8a09 	vadd.f32	s17, s6, s18
 80089a4:	ee74 4a82 	vadd.f32	s9, s9, s4
 80089a8:	ee33 9a49 	vsub.f32	s18, s6, s18
 80089ac:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 80089b0:	ee35 3a85 	vadd.f32	s6, s11, s10
 80089b4:	ee75 5ac5 	vsub.f32	s11, s11, s10
 80089b8:	ee33 5aa7 	vadd.f32	s10, s7, s15
 80089bc:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80089c0:	ee69 3aa6 	vmul.f32	s7, s19, s13
 80089c4:	ee30 7a68 	vsub.f32	s14, s0, s17
 80089c8:	ee35 8a03 	vadd.f32	s16, s10, s6
 80089cc:	ee38 0a80 	vadd.f32	s0, s17, s0
 80089d0:	ee73 3a82 	vadd.f32	s7, s7, s4
 80089d4:	ee69 8aa1 	vmul.f32	s17, s19, s3
 80089d8:	ed9d 2a01 	vldr	s4, [sp, #4]
 80089dc:	eddd 1a02 	vldr	s3, [sp, #8]
 80089e0:	ee35 5a43 	vsub.f32	s10, s10, s6
 80089e4:	ee71 fa2f 	vadd.f32	s31, s2, s31
 80089e8:	ee37 3aa5 	vadd.f32	s6, s15, s11
 80089ec:	ee21 1aa0 	vmul.f32	s2, s3, s1
 80089f0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80089f4:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 80089f8:	ee76 5a49 	vsub.f32	s11, s12, s18
 80089fc:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8008a00:	ee39 6a06 	vadd.f32	s12, s18, s12
 8008a04:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8008a08:	ee21 4a84 	vmul.f32	s8, s3, s8
 8008a0c:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8008a10:	ee22 7a07 	vmul.f32	s14, s4, s14
 8008a14:	ee22 2a08 	vmul.f32	s4, s4, s16
 8008a18:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8008a1c:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8008a20:	ee31 1a09 	vadd.f32	s2, s2, s18
 8008a24:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8008a28:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8008a2c:	ee74 0a60 	vsub.f32	s1, s8, s1
 8008a30:	ee37 7a48 	vsub.f32	s14, s14, s16
 8008a34:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8008a38:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8008a3c:	ee72 1a21 	vadd.f32	s3, s4, s3
 8008a40:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8008a44:	ee38 2a89 	vadd.f32	s4, s17, s18
 8008a48:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8008a4c:	ee38 8a04 	vadd.f32	s16, s16, s8
 8008a50:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8008a54:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8008a58:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8008a5c:	eddd 5a03 	vldr	s11, [sp, #12]
 8008a60:	edc6 fa00 	vstr	s31, [r6]
 8008a64:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8008a68:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8008a6c:	ee30 0a45 	vsub.f32	s0, s0, s10
 8008a70:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8008a74:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8008a78:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8008a7c:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8008a80:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8008a84:	ee25 6a86 	vmul.f32	s12, s11, s12
 8008a88:	ee74 4a89 	vadd.f32	s9, s9, s18
 8008a8c:	ee34 3a43 	vsub.f32	s6, s8, s6
 8008a90:	ee78 8a85 	vadd.f32	s17, s17, s10
 8008a94:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008a98:	44c4      	add	ip, r8
 8008a9a:	45e3      	cmp	fp, ip
 8008a9c:	edc3 3a00 	vstr	s7, [r3]
 8008aa0:	edc3 6a01 	vstr	s13, [r3, #4]
 8008aa4:	4456      	add	r6, sl
 8008aa6:	ed07 1a01 	vstr	s2, [r7, #-4]
 8008aaa:	edc7 0a00 	vstr	s1, [r7]
 8008aae:	4453      	add	r3, sl
 8008ab0:	ed80 2a00 	vstr	s4, [r0]
 8008ab4:	edc0 2a01 	vstr	s5, [r0, #4]
 8008ab8:	4457      	add	r7, sl
 8008aba:	edc2 1a00 	vstr	s3, [r2]
 8008abe:	ed82 7a01 	vstr	s14, [r2, #4]
 8008ac2:	4450      	add	r0, sl
 8008ac4:	ed85 8a00 	vstr	s16, [r5]
 8008ac8:	ed85 0a01 	vstr	s0, [r5, #4]
 8008acc:	4452      	add	r2, sl
 8008ace:	edc1 4a00 	vstr	s9, [r1]
 8008ad2:	4455      	add	r5, sl
 8008ad4:	ed81 3a01 	vstr	s6, [r1, #4]
 8008ad8:	edc4 8a00 	vstr	s17, [r4]
 8008adc:	ed84 6a01 	vstr	s12, [r4, #4]
 8008ae0:	4451      	add	r1, sl
 8008ae2:	4454      	add	r4, sl
 8008ae4:	f63f aeea 	bhi.w	80088bc <arm_radix8_butterfly_f32+0x2fc>
 8008ae8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008aea:	3308      	adds	r3, #8
 8008aec:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008aee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008af0:	3308      	adds	r3, #8
 8008af2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008af4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008af6:	3308      	adds	r3, #8
 8008af8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008afa:	9b08      	ldr	r3, [sp, #32]
 8008afc:	3308      	adds	r3, #8
 8008afe:	9308      	str	r3, [sp, #32]
 8008b00:	9b07      	ldr	r3, [sp, #28]
 8008b02:	3308      	adds	r3, #8
 8008b04:	9307      	str	r3, [sp, #28]
 8008b06:	9b06      	ldr	r3, [sp, #24]
 8008b08:	3308      	adds	r3, #8
 8008b0a:	9306      	str	r3, [sp, #24]
 8008b0c:	9b05      	ldr	r3, [sp, #20]
 8008b0e:	3308      	adds	r3, #8
 8008b10:	9305      	str	r3, [sp, #20]
 8008b12:	9b04      	ldr	r3, [sp, #16]
 8008b14:	3308      	adds	r3, #8
 8008b16:	9304      	str	r3, [sp, #16]
 8008b18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b1a:	f109 0901 	add.w	r9, r9, #1
 8008b1e:	454b      	cmp	r3, r9
 8008b20:	f47f ae7d 	bne.w	800881e <arm_radix8_butterfly_f32+0x25e>
 8008b24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008b26:	00db      	lsls	r3, r3, #3
 8008b28:	b29b      	uxth	r3, r3
 8008b2a:	46d9      	mov	r9, fp
 8008b2c:	9310      	str	r3, [sp, #64]	@ 0x40
 8008b2e:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 8008b32:	e554      	b.n	80085de <arm_radix8_butterfly_f32+0x1e>
 8008b34:	b015      	add	sp, #84	@ 0x54
 8008b36:	ecbd 8b10 	vpop	{d8-d15}
 8008b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b3e:	bf00      	nop

08008b40 <__cvt>:
 8008b40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b44:	ec57 6b10 	vmov	r6, r7, d0
 8008b48:	2f00      	cmp	r7, #0
 8008b4a:	460c      	mov	r4, r1
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	463b      	mov	r3, r7
 8008b50:	bfbb      	ittet	lt
 8008b52:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008b56:	461f      	movlt	r7, r3
 8008b58:	2300      	movge	r3, #0
 8008b5a:	232d      	movlt	r3, #45	@ 0x2d
 8008b5c:	700b      	strb	r3, [r1, #0]
 8008b5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b60:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008b64:	4691      	mov	r9, r2
 8008b66:	f023 0820 	bic.w	r8, r3, #32
 8008b6a:	bfbc      	itt	lt
 8008b6c:	4632      	movlt	r2, r6
 8008b6e:	4616      	movlt	r6, r2
 8008b70:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008b74:	d005      	beq.n	8008b82 <__cvt+0x42>
 8008b76:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008b7a:	d100      	bne.n	8008b7e <__cvt+0x3e>
 8008b7c:	3401      	adds	r4, #1
 8008b7e:	2102      	movs	r1, #2
 8008b80:	e000      	b.n	8008b84 <__cvt+0x44>
 8008b82:	2103      	movs	r1, #3
 8008b84:	ab03      	add	r3, sp, #12
 8008b86:	9301      	str	r3, [sp, #4]
 8008b88:	ab02      	add	r3, sp, #8
 8008b8a:	9300      	str	r3, [sp, #0]
 8008b8c:	ec47 6b10 	vmov	d0, r6, r7
 8008b90:	4653      	mov	r3, sl
 8008b92:	4622      	mov	r2, r4
 8008b94:	f000 fe0c 	bl	80097b0 <_dtoa_r>
 8008b98:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008b9c:	4605      	mov	r5, r0
 8008b9e:	d119      	bne.n	8008bd4 <__cvt+0x94>
 8008ba0:	f019 0f01 	tst.w	r9, #1
 8008ba4:	d00e      	beq.n	8008bc4 <__cvt+0x84>
 8008ba6:	eb00 0904 	add.w	r9, r0, r4
 8008baa:	2200      	movs	r2, #0
 8008bac:	2300      	movs	r3, #0
 8008bae:	4630      	mov	r0, r6
 8008bb0:	4639      	mov	r1, r7
 8008bb2:	f7f7 ffb1 	bl	8000b18 <__aeabi_dcmpeq>
 8008bb6:	b108      	cbz	r0, 8008bbc <__cvt+0x7c>
 8008bb8:	f8cd 900c 	str.w	r9, [sp, #12]
 8008bbc:	2230      	movs	r2, #48	@ 0x30
 8008bbe:	9b03      	ldr	r3, [sp, #12]
 8008bc0:	454b      	cmp	r3, r9
 8008bc2:	d31e      	bcc.n	8008c02 <__cvt+0xc2>
 8008bc4:	9b03      	ldr	r3, [sp, #12]
 8008bc6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bc8:	1b5b      	subs	r3, r3, r5
 8008bca:	4628      	mov	r0, r5
 8008bcc:	6013      	str	r3, [r2, #0]
 8008bce:	b004      	add	sp, #16
 8008bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bd4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008bd8:	eb00 0904 	add.w	r9, r0, r4
 8008bdc:	d1e5      	bne.n	8008baa <__cvt+0x6a>
 8008bde:	7803      	ldrb	r3, [r0, #0]
 8008be0:	2b30      	cmp	r3, #48	@ 0x30
 8008be2:	d10a      	bne.n	8008bfa <__cvt+0xba>
 8008be4:	2200      	movs	r2, #0
 8008be6:	2300      	movs	r3, #0
 8008be8:	4630      	mov	r0, r6
 8008bea:	4639      	mov	r1, r7
 8008bec:	f7f7 ff94 	bl	8000b18 <__aeabi_dcmpeq>
 8008bf0:	b918      	cbnz	r0, 8008bfa <__cvt+0xba>
 8008bf2:	f1c4 0401 	rsb	r4, r4, #1
 8008bf6:	f8ca 4000 	str.w	r4, [sl]
 8008bfa:	f8da 3000 	ldr.w	r3, [sl]
 8008bfe:	4499      	add	r9, r3
 8008c00:	e7d3      	b.n	8008baa <__cvt+0x6a>
 8008c02:	1c59      	adds	r1, r3, #1
 8008c04:	9103      	str	r1, [sp, #12]
 8008c06:	701a      	strb	r2, [r3, #0]
 8008c08:	e7d9      	b.n	8008bbe <__cvt+0x7e>

08008c0a <__exponent>:
 8008c0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c0c:	2900      	cmp	r1, #0
 8008c0e:	bfba      	itte	lt
 8008c10:	4249      	neglt	r1, r1
 8008c12:	232d      	movlt	r3, #45	@ 0x2d
 8008c14:	232b      	movge	r3, #43	@ 0x2b
 8008c16:	2909      	cmp	r1, #9
 8008c18:	7002      	strb	r2, [r0, #0]
 8008c1a:	7043      	strb	r3, [r0, #1]
 8008c1c:	dd29      	ble.n	8008c72 <__exponent+0x68>
 8008c1e:	f10d 0307 	add.w	r3, sp, #7
 8008c22:	461d      	mov	r5, r3
 8008c24:	270a      	movs	r7, #10
 8008c26:	461a      	mov	r2, r3
 8008c28:	fbb1 f6f7 	udiv	r6, r1, r7
 8008c2c:	fb07 1416 	mls	r4, r7, r6, r1
 8008c30:	3430      	adds	r4, #48	@ 0x30
 8008c32:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008c36:	460c      	mov	r4, r1
 8008c38:	2c63      	cmp	r4, #99	@ 0x63
 8008c3a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8008c3e:	4631      	mov	r1, r6
 8008c40:	dcf1      	bgt.n	8008c26 <__exponent+0x1c>
 8008c42:	3130      	adds	r1, #48	@ 0x30
 8008c44:	1e94      	subs	r4, r2, #2
 8008c46:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008c4a:	1c41      	adds	r1, r0, #1
 8008c4c:	4623      	mov	r3, r4
 8008c4e:	42ab      	cmp	r3, r5
 8008c50:	d30a      	bcc.n	8008c68 <__exponent+0x5e>
 8008c52:	f10d 0309 	add.w	r3, sp, #9
 8008c56:	1a9b      	subs	r3, r3, r2
 8008c58:	42ac      	cmp	r4, r5
 8008c5a:	bf88      	it	hi
 8008c5c:	2300      	movhi	r3, #0
 8008c5e:	3302      	adds	r3, #2
 8008c60:	4403      	add	r3, r0
 8008c62:	1a18      	subs	r0, r3, r0
 8008c64:	b003      	add	sp, #12
 8008c66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c68:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008c6c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008c70:	e7ed      	b.n	8008c4e <__exponent+0x44>
 8008c72:	2330      	movs	r3, #48	@ 0x30
 8008c74:	3130      	adds	r1, #48	@ 0x30
 8008c76:	7083      	strb	r3, [r0, #2]
 8008c78:	70c1      	strb	r1, [r0, #3]
 8008c7a:	1d03      	adds	r3, r0, #4
 8008c7c:	e7f1      	b.n	8008c62 <__exponent+0x58>
	...

08008c80 <_printf_float>:
 8008c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c84:	b08d      	sub	sp, #52	@ 0x34
 8008c86:	460c      	mov	r4, r1
 8008c88:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008c8c:	4616      	mov	r6, r2
 8008c8e:	461f      	mov	r7, r3
 8008c90:	4605      	mov	r5, r0
 8008c92:	f000 fd01 	bl	8009698 <_localeconv_r>
 8008c96:	6803      	ldr	r3, [r0, #0]
 8008c98:	9304      	str	r3, [sp, #16]
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f7f7 fb10 	bl	80002c0 <strlen>
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ca4:	f8d8 3000 	ldr.w	r3, [r8]
 8008ca8:	9005      	str	r0, [sp, #20]
 8008caa:	3307      	adds	r3, #7
 8008cac:	f023 0307 	bic.w	r3, r3, #7
 8008cb0:	f103 0208 	add.w	r2, r3, #8
 8008cb4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008cb8:	f8d4 b000 	ldr.w	fp, [r4]
 8008cbc:	f8c8 2000 	str.w	r2, [r8]
 8008cc0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008cc4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008cc8:	9307      	str	r3, [sp, #28]
 8008cca:	f8cd 8018 	str.w	r8, [sp, #24]
 8008cce:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008cd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008cd6:	4b9c      	ldr	r3, [pc, #624]	@ (8008f48 <_printf_float+0x2c8>)
 8008cd8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008cdc:	f7f7 ff4e 	bl	8000b7c <__aeabi_dcmpun>
 8008ce0:	bb70      	cbnz	r0, 8008d40 <_printf_float+0xc0>
 8008ce2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ce6:	4b98      	ldr	r3, [pc, #608]	@ (8008f48 <_printf_float+0x2c8>)
 8008ce8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008cec:	f7f7 ff28 	bl	8000b40 <__aeabi_dcmple>
 8008cf0:	bb30      	cbnz	r0, 8008d40 <_printf_float+0xc0>
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	4640      	mov	r0, r8
 8008cf8:	4649      	mov	r1, r9
 8008cfa:	f7f7 ff17 	bl	8000b2c <__aeabi_dcmplt>
 8008cfe:	b110      	cbz	r0, 8008d06 <_printf_float+0x86>
 8008d00:	232d      	movs	r3, #45	@ 0x2d
 8008d02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d06:	4a91      	ldr	r2, [pc, #580]	@ (8008f4c <_printf_float+0x2cc>)
 8008d08:	4b91      	ldr	r3, [pc, #580]	@ (8008f50 <_printf_float+0x2d0>)
 8008d0a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008d0e:	bf8c      	ite	hi
 8008d10:	4690      	movhi	r8, r2
 8008d12:	4698      	movls	r8, r3
 8008d14:	2303      	movs	r3, #3
 8008d16:	6123      	str	r3, [r4, #16]
 8008d18:	f02b 0304 	bic.w	r3, fp, #4
 8008d1c:	6023      	str	r3, [r4, #0]
 8008d1e:	f04f 0900 	mov.w	r9, #0
 8008d22:	9700      	str	r7, [sp, #0]
 8008d24:	4633      	mov	r3, r6
 8008d26:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008d28:	4621      	mov	r1, r4
 8008d2a:	4628      	mov	r0, r5
 8008d2c:	f000 f9d2 	bl	80090d4 <_printf_common>
 8008d30:	3001      	adds	r0, #1
 8008d32:	f040 808d 	bne.w	8008e50 <_printf_float+0x1d0>
 8008d36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008d3a:	b00d      	add	sp, #52	@ 0x34
 8008d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d40:	4642      	mov	r2, r8
 8008d42:	464b      	mov	r3, r9
 8008d44:	4640      	mov	r0, r8
 8008d46:	4649      	mov	r1, r9
 8008d48:	f7f7 ff18 	bl	8000b7c <__aeabi_dcmpun>
 8008d4c:	b140      	cbz	r0, 8008d60 <_printf_float+0xe0>
 8008d4e:	464b      	mov	r3, r9
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	bfbc      	itt	lt
 8008d54:	232d      	movlt	r3, #45	@ 0x2d
 8008d56:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008d5a:	4a7e      	ldr	r2, [pc, #504]	@ (8008f54 <_printf_float+0x2d4>)
 8008d5c:	4b7e      	ldr	r3, [pc, #504]	@ (8008f58 <_printf_float+0x2d8>)
 8008d5e:	e7d4      	b.n	8008d0a <_printf_float+0x8a>
 8008d60:	6863      	ldr	r3, [r4, #4]
 8008d62:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008d66:	9206      	str	r2, [sp, #24]
 8008d68:	1c5a      	adds	r2, r3, #1
 8008d6a:	d13b      	bne.n	8008de4 <_printf_float+0x164>
 8008d6c:	2306      	movs	r3, #6
 8008d6e:	6063      	str	r3, [r4, #4]
 8008d70:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008d74:	2300      	movs	r3, #0
 8008d76:	6022      	str	r2, [r4, #0]
 8008d78:	9303      	str	r3, [sp, #12]
 8008d7a:	ab0a      	add	r3, sp, #40	@ 0x28
 8008d7c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008d80:	ab09      	add	r3, sp, #36	@ 0x24
 8008d82:	9300      	str	r3, [sp, #0]
 8008d84:	6861      	ldr	r1, [r4, #4]
 8008d86:	ec49 8b10 	vmov	d0, r8, r9
 8008d8a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008d8e:	4628      	mov	r0, r5
 8008d90:	f7ff fed6 	bl	8008b40 <__cvt>
 8008d94:	9b06      	ldr	r3, [sp, #24]
 8008d96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d98:	2b47      	cmp	r3, #71	@ 0x47
 8008d9a:	4680      	mov	r8, r0
 8008d9c:	d129      	bne.n	8008df2 <_printf_float+0x172>
 8008d9e:	1cc8      	adds	r0, r1, #3
 8008da0:	db02      	blt.n	8008da8 <_printf_float+0x128>
 8008da2:	6863      	ldr	r3, [r4, #4]
 8008da4:	4299      	cmp	r1, r3
 8008da6:	dd41      	ble.n	8008e2c <_printf_float+0x1ac>
 8008da8:	f1aa 0a02 	sub.w	sl, sl, #2
 8008dac:	fa5f fa8a 	uxtb.w	sl, sl
 8008db0:	3901      	subs	r1, #1
 8008db2:	4652      	mov	r2, sl
 8008db4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008db8:	9109      	str	r1, [sp, #36]	@ 0x24
 8008dba:	f7ff ff26 	bl	8008c0a <__exponent>
 8008dbe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008dc0:	1813      	adds	r3, r2, r0
 8008dc2:	2a01      	cmp	r2, #1
 8008dc4:	4681      	mov	r9, r0
 8008dc6:	6123      	str	r3, [r4, #16]
 8008dc8:	dc02      	bgt.n	8008dd0 <_printf_float+0x150>
 8008dca:	6822      	ldr	r2, [r4, #0]
 8008dcc:	07d2      	lsls	r2, r2, #31
 8008dce:	d501      	bpl.n	8008dd4 <_printf_float+0x154>
 8008dd0:	3301      	adds	r3, #1
 8008dd2:	6123      	str	r3, [r4, #16]
 8008dd4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d0a2      	beq.n	8008d22 <_printf_float+0xa2>
 8008ddc:	232d      	movs	r3, #45	@ 0x2d
 8008dde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008de2:	e79e      	b.n	8008d22 <_printf_float+0xa2>
 8008de4:	9a06      	ldr	r2, [sp, #24]
 8008de6:	2a47      	cmp	r2, #71	@ 0x47
 8008de8:	d1c2      	bne.n	8008d70 <_printf_float+0xf0>
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d1c0      	bne.n	8008d70 <_printf_float+0xf0>
 8008dee:	2301      	movs	r3, #1
 8008df0:	e7bd      	b.n	8008d6e <_printf_float+0xee>
 8008df2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008df6:	d9db      	bls.n	8008db0 <_printf_float+0x130>
 8008df8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008dfc:	d118      	bne.n	8008e30 <_printf_float+0x1b0>
 8008dfe:	2900      	cmp	r1, #0
 8008e00:	6863      	ldr	r3, [r4, #4]
 8008e02:	dd0b      	ble.n	8008e1c <_printf_float+0x19c>
 8008e04:	6121      	str	r1, [r4, #16]
 8008e06:	b913      	cbnz	r3, 8008e0e <_printf_float+0x18e>
 8008e08:	6822      	ldr	r2, [r4, #0]
 8008e0a:	07d0      	lsls	r0, r2, #31
 8008e0c:	d502      	bpl.n	8008e14 <_printf_float+0x194>
 8008e0e:	3301      	adds	r3, #1
 8008e10:	440b      	add	r3, r1
 8008e12:	6123      	str	r3, [r4, #16]
 8008e14:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008e16:	f04f 0900 	mov.w	r9, #0
 8008e1a:	e7db      	b.n	8008dd4 <_printf_float+0x154>
 8008e1c:	b913      	cbnz	r3, 8008e24 <_printf_float+0x1a4>
 8008e1e:	6822      	ldr	r2, [r4, #0]
 8008e20:	07d2      	lsls	r2, r2, #31
 8008e22:	d501      	bpl.n	8008e28 <_printf_float+0x1a8>
 8008e24:	3302      	adds	r3, #2
 8008e26:	e7f4      	b.n	8008e12 <_printf_float+0x192>
 8008e28:	2301      	movs	r3, #1
 8008e2a:	e7f2      	b.n	8008e12 <_printf_float+0x192>
 8008e2c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008e30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e32:	4299      	cmp	r1, r3
 8008e34:	db05      	blt.n	8008e42 <_printf_float+0x1c2>
 8008e36:	6823      	ldr	r3, [r4, #0]
 8008e38:	6121      	str	r1, [r4, #16]
 8008e3a:	07d8      	lsls	r0, r3, #31
 8008e3c:	d5ea      	bpl.n	8008e14 <_printf_float+0x194>
 8008e3e:	1c4b      	adds	r3, r1, #1
 8008e40:	e7e7      	b.n	8008e12 <_printf_float+0x192>
 8008e42:	2900      	cmp	r1, #0
 8008e44:	bfd4      	ite	le
 8008e46:	f1c1 0202 	rsble	r2, r1, #2
 8008e4a:	2201      	movgt	r2, #1
 8008e4c:	4413      	add	r3, r2
 8008e4e:	e7e0      	b.n	8008e12 <_printf_float+0x192>
 8008e50:	6823      	ldr	r3, [r4, #0]
 8008e52:	055a      	lsls	r2, r3, #21
 8008e54:	d407      	bmi.n	8008e66 <_printf_float+0x1e6>
 8008e56:	6923      	ldr	r3, [r4, #16]
 8008e58:	4642      	mov	r2, r8
 8008e5a:	4631      	mov	r1, r6
 8008e5c:	4628      	mov	r0, r5
 8008e5e:	47b8      	blx	r7
 8008e60:	3001      	adds	r0, #1
 8008e62:	d12b      	bne.n	8008ebc <_printf_float+0x23c>
 8008e64:	e767      	b.n	8008d36 <_printf_float+0xb6>
 8008e66:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008e6a:	f240 80dd 	bls.w	8009028 <_printf_float+0x3a8>
 8008e6e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008e72:	2200      	movs	r2, #0
 8008e74:	2300      	movs	r3, #0
 8008e76:	f7f7 fe4f 	bl	8000b18 <__aeabi_dcmpeq>
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	d033      	beq.n	8008ee6 <_printf_float+0x266>
 8008e7e:	4a37      	ldr	r2, [pc, #220]	@ (8008f5c <_printf_float+0x2dc>)
 8008e80:	2301      	movs	r3, #1
 8008e82:	4631      	mov	r1, r6
 8008e84:	4628      	mov	r0, r5
 8008e86:	47b8      	blx	r7
 8008e88:	3001      	adds	r0, #1
 8008e8a:	f43f af54 	beq.w	8008d36 <_printf_float+0xb6>
 8008e8e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008e92:	4543      	cmp	r3, r8
 8008e94:	db02      	blt.n	8008e9c <_printf_float+0x21c>
 8008e96:	6823      	ldr	r3, [r4, #0]
 8008e98:	07d8      	lsls	r0, r3, #31
 8008e9a:	d50f      	bpl.n	8008ebc <_printf_float+0x23c>
 8008e9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ea0:	4631      	mov	r1, r6
 8008ea2:	4628      	mov	r0, r5
 8008ea4:	47b8      	blx	r7
 8008ea6:	3001      	adds	r0, #1
 8008ea8:	f43f af45 	beq.w	8008d36 <_printf_float+0xb6>
 8008eac:	f04f 0900 	mov.w	r9, #0
 8008eb0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008eb4:	f104 0a1a 	add.w	sl, r4, #26
 8008eb8:	45c8      	cmp	r8, r9
 8008eba:	dc09      	bgt.n	8008ed0 <_printf_float+0x250>
 8008ebc:	6823      	ldr	r3, [r4, #0]
 8008ebe:	079b      	lsls	r3, r3, #30
 8008ec0:	f100 8103 	bmi.w	80090ca <_printf_float+0x44a>
 8008ec4:	68e0      	ldr	r0, [r4, #12]
 8008ec6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ec8:	4298      	cmp	r0, r3
 8008eca:	bfb8      	it	lt
 8008ecc:	4618      	movlt	r0, r3
 8008ece:	e734      	b.n	8008d3a <_printf_float+0xba>
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	4652      	mov	r2, sl
 8008ed4:	4631      	mov	r1, r6
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	47b8      	blx	r7
 8008eda:	3001      	adds	r0, #1
 8008edc:	f43f af2b 	beq.w	8008d36 <_printf_float+0xb6>
 8008ee0:	f109 0901 	add.w	r9, r9, #1
 8008ee4:	e7e8      	b.n	8008eb8 <_printf_float+0x238>
 8008ee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	dc39      	bgt.n	8008f60 <_printf_float+0x2e0>
 8008eec:	4a1b      	ldr	r2, [pc, #108]	@ (8008f5c <_printf_float+0x2dc>)
 8008eee:	2301      	movs	r3, #1
 8008ef0:	4631      	mov	r1, r6
 8008ef2:	4628      	mov	r0, r5
 8008ef4:	47b8      	blx	r7
 8008ef6:	3001      	adds	r0, #1
 8008ef8:	f43f af1d 	beq.w	8008d36 <_printf_float+0xb6>
 8008efc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008f00:	ea59 0303 	orrs.w	r3, r9, r3
 8008f04:	d102      	bne.n	8008f0c <_printf_float+0x28c>
 8008f06:	6823      	ldr	r3, [r4, #0]
 8008f08:	07d9      	lsls	r1, r3, #31
 8008f0a:	d5d7      	bpl.n	8008ebc <_printf_float+0x23c>
 8008f0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f10:	4631      	mov	r1, r6
 8008f12:	4628      	mov	r0, r5
 8008f14:	47b8      	blx	r7
 8008f16:	3001      	adds	r0, #1
 8008f18:	f43f af0d 	beq.w	8008d36 <_printf_float+0xb6>
 8008f1c:	f04f 0a00 	mov.w	sl, #0
 8008f20:	f104 0b1a 	add.w	fp, r4, #26
 8008f24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f26:	425b      	negs	r3, r3
 8008f28:	4553      	cmp	r3, sl
 8008f2a:	dc01      	bgt.n	8008f30 <_printf_float+0x2b0>
 8008f2c:	464b      	mov	r3, r9
 8008f2e:	e793      	b.n	8008e58 <_printf_float+0x1d8>
 8008f30:	2301      	movs	r3, #1
 8008f32:	465a      	mov	r2, fp
 8008f34:	4631      	mov	r1, r6
 8008f36:	4628      	mov	r0, r5
 8008f38:	47b8      	blx	r7
 8008f3a:	3001      	adds	r0, #1
 8008f3c:	f43f aefb 	beq.w	8008d36 <_printf_float+0xb6>
 8008f40:	f10a 0a01 	add.w	sl, sl, #1
 8008f44:	e7ee      	b.n	8008f24 <_printf_float+0x2a4>
 8008f46:	bf00      	nop
 8008f48:	7fefffff 	.word	0x7fefffff
 8008f4c:	0801e618 	.word	0x0801e618
 8008f50:	0801e614 	.word	0x0801e614
 8008f54:	0801e620 	.word	0x0801e620
 8008f58:	0801e61c 	.word	0x0801e61c
 8008f5c:	0801e624 	.word	0x0801e624
 8008f60:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008f62:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008f66:	4553      	cmp	r3, sl
 8008f68:	bfa8      	it	ge
 8008f6a:	4653      	movge	r3, sl
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	4699      	mov	r9, r3
 8008f70:	dc36      	bgt.n	8008fe0 <_printf_float+0x360>
 8008f72:	f04f 0b00 	mov.w	fp, #0
 8008f76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f7a:	f104 021a 	add.w	r2, r4, #26
 8008f7e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008f80:	9306      	str	r3, [sp, #24]
 8008f82:	eba3 0309 	sub.w	r3, r3, r9
 8008f86:	455b      	cmp	r3, fp
 8008f88:	dc31      	bgt.n	8008fee <_printf_float+0x36e>
 8008f8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f8c:	459a      	cmp	sl, r3
 8008f8e:	dc3a      	bgt.n	8009006 <_printf_float+0x386>
 8008f90:	6823      	ldr	r3, [r4, #0]
 8008f92:	07da      	lsls	r2, r3, #31
 8008f94:	d437      	bmi.n	8009006 <_printf_float+0x386>
 8008f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f98:	ebaa 0903 	sub.w	r9, sl, r3
 8008f9c:	9b06      	ldr	r3, [sp, #24]
 8008f9e:	ebaa 0303 	sub.w	r3, sl, r3
 8008fa2:	4599      	cmp	r9, r3
 8008fa4:	bfa8      	it	ge
 8008fa6:	4699      	movge	r9, r3
 8008fa8:	f1b9 0f00 	cmp.w	r9, #0
 8008fac:	dc33      	bgt.n	8009016 <_printf_float+0x396>
 8008fae:	f04f 0800 	mov.w	r8, #0
 8008fb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008fb6:	f104 0b1a 	add.w	fp, r4, #26
 8008fba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fbc:	ebaa 0303 	sub.w	r3, sl, r3
 8008fc0:	eba3 0309 	sub.w	r3, r3, r9
 8008fc4:	4543      	cmp	r3, r8
 8008fc6:	f77f af79 	ble.w	8008ebc <_printf_float+0x23c>
 8008fca:	2301      	movs	r3, #1
 8008fcc:	465a      	mov	r2, fp
 8008fce:	4631      	mov	r1, r6
 8008fd0:	4628      	mov	r0, r5
 8008fd2:	47b8      	blx	r7
 8008fd4:	3001      	adds	r0, #1
 8008fd6:	f43f aeae 	beq.w	8008d36 <_printf_float+0xb6>
 8008fda:	f108 0801 	add.w	r8, r8, #1
 8008fde:	e7ec      	b.n	8008fba <_printf_float+0x33a>
 8008fe0:	4642      	mov	r2, r8
 8008fe2:	4631      	mov	r1, r6
 8008fe4:	4628      	mov	r0, r5
 8008fe6:	47b8      	blx	r7
 8008fe8:	3001      	adds	r0, #1
 8008fea:	d1c2      	bne.n	8008f72 <_printf_float+0x2f2>
 8008fec:	e6a3      	b.n	8008d36 <_printf_float+0xb6>
 8008fee:	2301      	movs	r3, #1
 8008ff0:	4631      	mov	r1, r6
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	9206      	str	r2, [sp, #24]
 8008ff6:	47b8      	blx	r7
 8008ff8:	3001      	adds	r0, #1
 8008ffa:	f43f ae9c 	beq.w	8008d36 <_printf_float+0xb6>
 8008ffe:	9a06      	ldr	r2, [sp, #24]
 8009000:	f10b 0b01 	add.w	fp, fp, #1
 8009004:	e7bb      	b.n	8008f7e <_printf_float+0x2fe>
 8009006:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800900a:	4631      	mov	r1, r6
 800900c:	4628      	mov	r0, r5
 800900e:	47b8      	blx	r7
 8009010:	3001      	adds	r0, #1
 8009012:	d1c0      	bne.n	8008f96 <_printf_float+0x316>
 8009014:	e68f      	b.n	8008d36 <_printf_float+0xb6>
 8009016:	9a06      	ldr	r2, [sp, #24]
 8009018:	464b      	mov	r3, r9
 800901a:	4442      	add	r2, r8
 800901c:	4631      	mov	r1, r6
 800901e:	4628      	mov	r0, r5
 8009020:	47b8      	blx	r7
 8009022:	3001      	adds	r0, #1
 8009024:	d1c3      	bne.n	8008fae <_printf_float+0x32e>
 8009026:	e686      	b.n	8008d36 <_printf_float+0xb6>
 8009028:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800902c:	f1ba 0f01 	cmp.w	sl, #1
 8009030:	dc01      	bgt.n	8009036 <_printf_float+0x3b6>
 8009032:	07db      	lsls	r3, r3, #31
 8009034:	d536      	bpl.n	80090a4 <_printf_float+0x424>
 8009036:	2301      	movs	r3, #1
 8009038:	4642      	mov	r2, r8
 800903a:	4631      	mov	r1, r6
 800903c:	4628      	mov	r0, r5
 800903e:	47b8      	blx	r7
 8009040:	3001      	adds	r0, #1
 8009042:	f43f ae78 	beq.w	8008d36 <_printf_float+0xb6>
 8009046:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800904a:	4631      	mov	r1, r6
 800904c:	4628      	mov	r0, r5
 800904e:	47b8      	blx	r7
 8009050:	3001      	adds	r0, #1
 8009052:	f43f ae70 	beq.w	8008d36 <_printf_float+0xb6>
 8009056:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800905a:	2200      	movs	r2, #0
 800905c:	2300      	movs	r3, #0
 800905e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009062:	f7f7 fd59 	bl	8000b18 <__aeabi_dcmpeq>
 8009066:	b9c0      	cbnz	r0, 800909a <_printf_float+0x41a>
 8009068:	4653      	mov	r3, sl
 800906a:	f108 0201 	add.w	r2, r8, #1
 800906e:	4631      	mov	r1, r6
 8009070:	4628      	mov	r0, r5
 8009072:	47b8      	blx	r7
 8009074:	3001      	adds	r0, #1
 8009076:	d10c      	bne.n	8009092 <_printf_float+0x412>
 8009078:	e65d      	b.n	8008d36 <_printf_float+0xb6>
 800907a:	2301      	movs	r3, #1
 800907c:	465a      	mov	r2, fp
 800907e:	4631      	mov	r1, r6
 8009080:	4628      	mov	r0, r5
 8009082:	47b8      	blx	r7
 8009084:	3001      	adds	r0, #1
 8009086:	f43f ae56 	beq.w	8008d36 <_printf_float+0xb6>
 800908a:	f108 0801 	add.w	r8, r8, #1
 800908e:	45d0      	cmp	r8, sl
 8009090:	dbf3      	blt.n	800907a <_printf_float+0x3fa>
 8009092:	464b      	mov	r3, r9
 8009094:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009098:	e6df      	b.n	8008e5a <_printf_float+0x1da>
 800909a:	f04f 0800 	mov.w	r8, #0
 800909e:	f104 0b1a 	add.w	fp, r4, #26
 80090a2:	e7f4      	b.n	800908e <_printf_float+0x40e>
 80090a4:	2301      	movs	r3, #1
 80090a6:	4642      	mov	r2, r8
 80090a8:	e7e1      	b.n	800906e <_printf_float+0x3ee>
 80090aa:	2301      	movs	r3, #1
 80090ac:	464a      	mov	r2, r9
 80090ae:	4631      	mov	r1, r6
 80090b0:	4628      	mov	r0, r5
 80090b2:	47b8      	blx	r7
 80090b4:	3001      	adds	r0, #1
 80090b6:	f43f ae3e 	beq.w	8008d36 <_printf_float+0xb6>
 80090ba:	f108 0801 	add.w	r8, r8, #1
 80090be:	68e3      	ldr	r3, [r4, #12]
 80090c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80090c2:	1a5b      	subs	r3, r3, r1
 80090c4:	4543      	cmp	r3, r8
 80090c6:	dcf0      	bgt.n	80090aa <_printf_float+0x42a>
 80090c8:	e6fc      	b.n	8008ec4 <_printf_float+0x244>
 80090ca:	f04f 0800 	mov.w	r8, #0
 80090ce:	f104 0919 	add.w	r9, r4, #25
 80090d2:	e7f4      	b.n	80090be <_printf_float+0x43e>

080090d4 <_printf_common>:
 80090d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090d8:	4616      	mov	r6, r2
 80090da:	4698      	mov	r8, r3
 80090dc:	688a      	ldr	r2, [r1, #8]
 80090de:	690b      	ldr	r3, [r1, #16]
 80090e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80090e4:	4293      	cmp	r3, r2
 80090e6:	bfb8      	it	lt
 80090e8:	4613      	movlt	r3, r2
 80090ea:	6033      	str	r3, [r6, #0]
 80090ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80090f0:	4607      	mov	r7, r0
 80090f2:	460c      	mov	r4, r1
 80090f4:	b10a      	cbz	r2, 80090fa <_printf_common+0x26>
 80090f6:	3301      	adds	r3, #1
 80090f8:	6033      	str	r3, [r6, #0]
 80090fa:	6823      	ldr	r3, [r4, #0]
 80090fc:	0699      	lsls	r1, r3, #26
 80090fe:	bf42      	ittt	mi
 8009100:	6833      	ldrmi	r3, [r6, #0]
 8009102:	3302      	addmi	r3, #2
 8009104:	6033      	strmi	r3, [r6, #0]
 8009106:	6825      	ldr	r5, [r4, #0]
 8009108:	f015 0506 	ands.w	r5, r5, #6
 800910c:	d106      	bne.n	800911c <_printf_common+0x48>
 800910e:	f104 0a19 	add.w	sl, r4, #25
 8009112:	68e3      	ldr	r3, [r4, #12]
 8009114:	6832      	ldr	r2, [r6, #0]
 8009116:	1a9b      	subs	r3, r3, r2
 8009118:	42ab      	cmp	r3, r5
 800911a:	dc26      	bgt.n	800916a <_printf_common+0x96>
 800911c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009120:	6822      	ldr	r2, [r4, #0]
 8009122:	3b00      	subs	r3, #0
 8009124:	bf18      	it	ne
 8009126:	2301      	movne	r3, #1
 8009128:	0692      	lsls	r2, r2, #26
 800912a:	d42b      	bmi.n	8009184 <_printf_common+0xb0>
 800912c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009130:	4641      	mov	r1, r8
 8009132:	4638      	mov	r0, r7
 8009134:	47c8      	blx	r9
 8009136:	3001      	adds	r0, #1
 8009138:	d01e      	beq.n	8009178 <_printf_common+0xa4>
 800913a:	6823      	ldr	r3, [r4, #0]
 800913c:	6922      	ldr	r2, [r4, #16]
 800913e:	f003 0306 	and.w	r3, r3, #6
 8009142:	2b04      	cmp	r3, #4
 8009144:	bf02      	ittt	eq
 8009146:	68e5      	ldreq	r5, [r4, #12]
 8009148:	6833      	ldreq	r3, [r6, #0]
 800914a:	1aed      	subeq	r5, r5, r3
 800914c:	68a3      	ldr	r3, [r4, #8]
 800914e:	bf0c      	ite	eq
 8009150:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009154:	2500      	movne	r5, #0
 8009156:	4293      	cmp	r3, r2
 8009158:	bfc4      	itt	gt
 800915a:	1a9b      	subgt	r3, r3, r2
 800915c:	18ed      	addgt	r5, r5, r3
 800915e:	2600      	movs	r6, #0
 8009160:	341a      	adds	r4, #26
 8009162:	42b5      	cmp	r5, r6
 8009164:	d11a      	bne.n	800919c <_printf_common+0xc8>
 8009166:	2000      	movs	r0, #0
 8009168:	e008      	b.n	800917c <_printf_common+0xa8>
 800916a:	2301      	movs	r3, #1
 800916c:	4652      	mov	r2, sl
 800916e:	4641      	mov	r1, r8
 8009170:	4638      	mov	r0, r7
 8009172:	47c8      	blx	r9
 8009174:	3001      	adds	r0, #1
 8009176:	d103      	bne.n	8009180 <_printf_common+0xac>
 8009178:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800917c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009180:	3501      	adds	r5, #1
 8009182:	e7c6      	b.n	8009112 <_printf_common+0x3e>
 8009184:	18e1      	adds	r1, r4, r3
 8009186:	1c5a      	adds	r2, r3, #1
 8009188:	2030      	movs	r0, #48	@ 0x30
 800918a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800918e:	4422      	add	r2, r4
 8009190:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009194:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009198:	3302      	adds	r3, #2
 800919a:	e7c7      	b.n	800912c <_printf_common+0x58>
 800919c:	2301      	movs	r3, #1
 800919e:	4622      	mov	r2, r4
 80091a0:	4641      	mov	r1, r8
 80091a2:	4638      	mov	r0, r7
 80091a4:	47c8      	blx	r9
 80091a6:	3001      	adds	r0, #1
 80091a8:	d0e6      	beq.n	8009178 <_printf_common+0xa4>
 80091aa:	3601      	adds	r6, #1
 80091ac:	e7d9      	b.n	8009162 <_printf_common+0x8e>
	...

080091b0 <_printf_i>:
 80091b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091b4:	7e0f      	ldrb	r7, [r1, #24]
 80091b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80091b8:	2f78      	cmp	r7, #120	@ 0x78
 80091ba:	4691      	mov	r9, r2
 80091bc:	4680      	mov	r8, r0
 80091be:	460c      	mov	r4, r1
 80091c0:	469a      	mov	sl, r3
 80091c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80091c6:	d807      	bhi.n	80091d8 <_printf_i+0x28>
 80091c8:	2f62      	cmp	r7, #98	@ 0x62
 80091ca:	d80a      	bhi.n	80091e2 <_printf_i+0x32>
 80091cc:	2f00      	cmp	r7, #0
 80091ce:	f000 80d1 	beq.w	8009374 <_printf_i+0x1c4>
 80091d2:	2f58      	cmp	r7, #88	@ 0x58
 80091d4:	f000 80b8 	beq.w	8009348 <_printf_i+0x198>
 80091d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80091dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80091e0:	e03a      	b.n	8009258 <_printf_i+0xa8>
 80091e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80091e6:	2b15      	cmp	r3, #21
 80091e8:	d8f6      	bhi.n	80091d8 <_printf_i+0x28>
 80091ea:	a101      	add	r1, pc, #4	@ (adr r1, 80091f0 <_printf_i+0x40>)
 80091ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80091f0:	08009249 	.word	0x08009249
 80091f4:	0800925d 	.word	0x0800925d
 80091f8:	080091d9 	.word	0x080091d9
 80091fc:	080091d9 	.word	0x080091d9
 8009200:	080091d9 	.word	0x080091d9
 8009204:	080091d9 	.word	0x080091d9
 8009208:	0800925d 	.word	0x0800925d
 800920c:	080091d9 	.word	0x080091d9
 8009210:	080091d9 	.word	0x080091d9
 8009214:	080091d9 	.word	0x080091d9
 8009218:	080091d9 	.word	0x080091d9
 800921c:	0800935b 	.word	0x0800935b
 8009220:	08009287 	.word	0x08009287
 8009224:	08009315 	.word	0x08009315
 8009228:	080091d9 	.word	0x080091d9
 800922c:	080091d9 	.word	0x080091d9
 8009230:	0800937d 	.word	0x0800937d
 8009234:	080091d9 	.word	0x080091d9
 8009238:	08009287 	.word	0x08009287
 800923c:	080091d9 	.word	0x080091d9
 8009240:	080091d9 	.word	0x080091d9
 8009244:	0800931d 	.word	0x0800931d
 8009248:	6833      	ldr	r3, [r6, #0]
 800924a:	1d1a      	adds	r2, r3, #4
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	6032      	str	r2, [r6, #0]
 8009250:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009254:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009258:	2301      	movs	r3, #1
 800925a:	e09c      	b.n	8009396 <_printf_i+0x1e6>
 800925c:	6833      	ldr	r3, [r6, #0]
 800925e:	6820      	ldr	r0, [r4, #0]
 8009260:	1d19      	adds	r1, r3, #4
 8009262:	6031      	str	r1, [r6, #0]
 8009264:	0606      	lsls	r6, r0, #24
 8009266:	d501      	bpl.n	800926c <_printf_i+0xbc>
 8009268:	681d      	ldr	r5, [r3, #0]
 800926a:	e003      	b.n	8009274 <_printf_i+0xc4>
 800926c:	0645      	lsls	r5, r0, #25
 800926e:	d5fb      	bpl.n	8009268 <_printf_i+0xb8>
 8009270:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009274:	2d00      	cmp	r5, #0
 8009276:	da03      	bge.n	8009280 <_printf_i+0xd0>
 8009278:	232d      	movs	r3, #45	@ 0x2d
 800927a:	426d      	negs	r5, r5
 800927c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009280:	4858      	ldr	r0, [pc, #352]	@ (80093e4 <_printf_i+0x234>)
 8009282:	230a      	movs	r3, #10
 8009284:	e011      	b.n	80092aa <_printf_i+0xfa>
 8009286:	6821      	ldr	r1, [r4, #0]
 8009288:	6833      	ldr	r3, [r6, #0]
 800928a:	0608      	lsls	r0, r1, #24
 800928c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009290:	d402      	bmi.n	8009298 <_printf_i+0xe8>
 8009292:	0649      	lsls	r1, r1, #25
 8009294:	bf48      	it	mi
 8009296:	b2ad      	uxthmi	r5, r5
 8009298:	2f6f      	cmp	r7, #111	@ 0x6f
 800929a:	4852      	ldr	r0, [pc, #328]	@ (80093e4 <_printf_i+0x234>)
 800929c:	6033      	str	r3, [r6, #0]
 800929e:	bf14      	ite	ne
 80092a0:	230a      	movne	r3, #10
 80092a2:	2308      	moveq	r3, #8
 80092a4:	2100      	movs	r1, #0
 80092a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80092aa:	6866      	ldr	r6, [r4, #4]
 80092ac:	60a6      	str	r6, [r4, #8]
 80092ae:	2e00      	cmp	r6, #0
 80092b0:	db05      	blt.n	80092be <_printf_i+0x10e>
 80092b2:	6821      	ldr	r1, [r4, #0]
 80092b4:	432e      	orrs	r6, r5
 80092b6:	f021 0104 	bic.w	r1, r1, #4
 80092ba:	6021      	str	r1, [r4, #0]
 80092bc:	d04b      	beq.n	8009356 <_printf_i+0x1a6>
 80092be:	4616      	mov	r6, r2
 80092c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80092c4:	fb03 5711 	mls	r7, r3, r1, r5
 80092c8:	5dc7      	ldrb	r7, [r0, r7]
 80092ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80092ce:	462f      	mov	r7, r5
 80092d0:	42bb      	cmp	r3, r7
 80092d2:	460d      	mov	r5, r1
 80092d4:	d9f4      	bls.n	80092c0 <_printf_i+0x110>
 80092d6:	2b08      	cmp	r3, #8
 80092d8:	d10b      	bne.n	80092f2 <_printf_i+0x142>
 80092da:	6823      	ldr	r3, [r4, #0]
 80092dc:	07df      	lsls	r7, r3, #31
 80092de:	d508      	bpl.n	80092f2 <_printf_i+0x142>
 80092e0:	6923      	ldr	r3, [r4, #16]
 80092e2:	6861      	ldr	r1, [r4, #4]
 80092e4:	4299      	cmp	r1, r3
 80092e6:	bfde      	ittt	le
 80092e8:	2330      	movle	r3, #48	@ 0x30
 80092ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80092ee:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80092f2:	1b92      	subs	r2, r2, r6
 80092f4:	6122      	str	r2, [r4, #16]
 80092f6:	f8cd a000 	str.w	sl, [sp]
 80092fa:	464b      	mov	r3, r9
 80092fc:	aa03      	add	r2, sp, #12
 80092fe:	4621      	mov	r1, r4
 8009300:	4640      	mov	r0, r8
 8009302:	f7ff fee7 	bl	80090d4 <_printf_common>
 8009306:	3001      	adds	r0, #1
 8009308:	d14a      	bne.n	80093a0 <_printf_i+0x1f0>
 800930a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800930e:	b004      	add	sp, #16
 8009310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009314:	6823      	ldr	r3, [r4, #0]
 8009316:	f043 0320 	orr.w	r3, r3, #32
 800931a:	6023      	str	r3, [r4, #0]
 800931c:	4832      	ldr	r0, [pc, #200]	@ (80093e8 <_printf_i+0x238>)
 800931e:	2778      	movs	r7, #120	@ 0x78
 8009320:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009324:	6823      	ldr	r3, [r4, #0]
 8009326:	6831      	ldr	r1, [r6, #0]
 8009328:	061f      	lsls	r7, r3, #24
 800932a:	f851 5b04 	ldr.w	r5, [r1], #4
 800932e:	d402      	bmi.n	8009336 <_printf_i+0x186>
 8009330:	065f      	lsls	r7, r3, #25
 8009332:	bf48      	it	mi
 8009334:	b2ad      	uxthmi	r5, r5
 8009336:	6031      	str	r1, [r6, #0]
 8009338:	07d9      	lsls	r1, r3, #31
 800933a:	bf44      	itt	mi
 800933c:	f043 0320 	orrmi.w	r3, r3, #32
 8009340:	6023      	strmi	r3, [r4, #0]
 8009342:	b11d      	cbz	r5, 800934c <_printf_i+0x19c>
 8009344:	2310      	movs	r3, #16
 8009346:	e7ad      	b.n	80092a4 <_printf_i+0xf4>
 8009348:	4826      	ldr	r0, [pc, #152]	@ (80093e4 <_printf_i+0x234>)
 800934a:	e7e9      	b.n	8009320 <_printf_i+0x170>
 800934c:	6823      	ldr	r3, [r4, #0]
 800934e:	f023 0320 	bic.w	r3, r3, #32
 8009352:	6023      	str	r3, [r4, #0]
 8009354:	e7f6      	b.n	8009344 <_printf_i+0x194>
 8009356:	4616      	mov	r6, r2
 8009358:	e7bd      	b.n	80092d6 <_printf_i+0x126>
 800935a:	6833      	ldr	r3, [r6, #0]
 800935c:	6825      	ldr	r5, [r4, #0]
 800935e:	6961      	ldr	r1, [r4, #20]
 8009360:	1d18      	adds	r0, r3, #4
 8009362:	6030      	str	r0, [r6, #0]
 8009364:	062e      	lsls	r6, r5, #24
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	d501      	bpl.n	800936e <_printf_i+0x1be>
 800936a:	6019      	str	r1, [r3, #0]
 800936c:	e002      	b.n	8009374 <_printf_i+0x1c4>
 800936e:	0668      	lsls	r0, r5, #25
 8009370:	d5fb      	bpl.n	800936a <_printf_i+0x1ba>
 8009372:	8019      	strh	r1, [r3, #0]
 8009374:	2300      	movs	r3, #0
 8009376:	6123      	str	r3, [r4, #16]
 8009378:	4616      	mov	r6, r2
 800937a:	e7bc      	b.n	80092f6 <_printf_i+0x146>
 800937c:	6833      	ldr	r3, [r6, #0]
 800937e:	1d1a      	adds	r2, r3, #4
 8009380:	6032      	str	r2, [r6, #0]
 8009382:	681e      	ldr	r6, [r3, #0]
 8009384:	6862      	ldr	r2, [r4, #4]
 8009386:	2100      	movs	r1, #0
 8009388:	4630      	mov	r0, r6
 800938a:	f7f6 ff49 	bl	8000220 <memchr>
 800938e:	b108      	cbz	r0, 8009394 <_printf_i+0x1e4>
 8009390:	1b80      	subs	r0, r0, r6
 8009392:	6060      	str	r0, [r4, #4]
 8009394:	6863      	ldr	r3, [r4, #4]
 8009396:	6123      	str	r3, [r4, #16]
 8009398:	2300      	movs	r3, #0
 800939a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800939e:	e7aa      	b.n	80092f6 <_printf_i+0x146>
 80093a0:	6923      	ldr	r3, [r4, #16]
 80093a2:	4632      	mov	r2, r6
 80093a4:	4649      	mov	r1, r9
 80093a6:	4640      	mov	r0, r8
 80093a8:	47d0      	blx	sl
 80093aa:	3001      	adds	r0, #1
 80093ac:	d0ad      	beq.n	800930a <_printf_i+0x15a>
 80093ae:	6823      	ldr	r3, [r4, #0]
 80093b0:	079b      	lsls	r3, r3, #30
 80093b2:	d413      	bmi.n	80093dc <_printf_i+0x22c>
 80093b4:	68e0      	ldr	r0, [r4, #12]
 80093b6:	9b03      	ldr	r3, [sp, #12]
 80093b8:	4298      	cmp	r0, r3
 80093ba:	bfb8      	it	lt
 80093bc:	4618      	movlt	r0, r3
 80093be:	e7a6      	b.n	800930e <_printf_i+0x15e>
 80093c0:	2301      	movs	r3, #1
 80093c2:	4632      	mov	r2, r6
 80093c4:	4649      	mov	r1, r9
 80093c6:	4640      	mov	r0, r8
 80093c8:	47d0      	blx	sl
 80093ca:	3001      	adds	r0, #1
 80093cc:	d09d      	beq.n	800930a <_printf_i+0x15a>
 80093ce:	3501      	adds	r5, #1
 80093d0:	68e3      	ldr	r3, [r4, #12]
 80093d2:	9903      	ldr	r1, [sp, #12]
 80093d4:	1a5b      	subs	r3, r3, r1
 80093d6:	42ab      	cmp	r3, r5
 80093d8:	dcf2      	bgt.n	80093c0 <_printf_i+0x210>
 80093da:	e7eb      	b.n	80093b4 <_printf_i+0x204>
 80093dc:	2500      	movs	r5, #0
 80093de:	f104 0619 	add.w	r6, r4, #25
 80093e2:	e7f5      	b.n	80093d0 <_printf_i+0x220>
 80093e4:	0801e626 	.word	0x0801e626
 80093e8:	0801e637 	.word	0x0801e637

080093ec <std>:
 80093ec:	2300      	movs	r3, #0
 80093ee:	b510      	push	{r4, lr}
 80093f0:	4604      	mov	r4, r0
 80093f2:	e9c0 3300 	strd	r3, r3, [r0]
 80093f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093fa:	6083      	str	r3, [r0, #8]
 80093fc:	8181      	strh	r1, [r0, #12]
 80093fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8009400:	81c2      	strh	r2, [r0, #14]
 8009402:	6183      	str	r3, [r0, #24]
 8009404:	4619      	mov	r1, r3
 8009406:	2208      	movs	r2, #8
 8009408:	305c      	adds	r0, #92	@ 0x5c
 800940a:	f000 f90f 	bl	800962c <memset>
 800940e:	4b0d      	ldr	r3, [pc, #52]	@ (8009444 <std+0x58>)
 8009410:	6263      	str	r3, [r4, #36]	@ 0x24
 8009412:	4b0d      	ldr	r3, [pc, #52]	@ (8009448 <std+0x5c>)
 8009414:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009416:	4b0d      	ldr	r3, [pc, #52]	@ (800944c <std+0x60>)
 8009418:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800941a:	4b0d      	ldr	r3, [pc, #52]	@ (8009450 <std+0x64>)
 800941c:	6323      	str	r3, [r4, #48]	@ 0x30
 800941e:	4b0d      	ldr	r3, [pc, #52]	@ (8009454 <std+0x68>)
 8009420:	6224      	str	r4, [r4, #32]
 8009422:	429c      	cmp	r4, r3
 8009424:	d006      	beq.n	8009434 <std+0x48>
 8009426:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800942a:	4294      	cmp	r4, r2
 800942c:	d002      	beq.n	8009434 <std+0x48>
 800942e:	33d0      	adds	r3, #208	@ 0xd0
 8009430:	429c      	cmp	r4, r3
 8009432:	d105      	bne.n	8009440 <std+0x54>
 8009434:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800943c:	f000 b928 	b.w	8009690 <__retarget_lock_init_recursive>
 8009440:	bd10      	pop	{r4, pc}
 8009442:	bf00      	nop
 8009444:	0800ad09 	.word	0x0800ad09
 8009448:	0800ad2b 	.word	0x0800ad2b
 800944c:	0800ad63 	.word	0x0800ad63
 8009450:	0800ad87 	.word	0x0800ad87
 8009454:	20001e6c 	.word	0x20001e6c

08009458 <stdio_exit_handler>:
 8009458:	4a02      	ldr	r2, [pc, #8]	@ (8009464 <stdio_exit_handler+0xc>)
 800945a:	4903      	ldr	r1, [pc, #12]	@ (8009468 <stdio_exit_handler+0x10>)
 800945c:	4803      	ldr	r0, [pc, #12]	@ (800946c <stdio_exit_handler+0x14>)
 800945e:	f000 b869 	b.w	8009534 <_fwalk_sglue>
 8009462:	bf00      	nop
 8009464:	200000a0 	.word	0x200000a0
 8009468:	0800a5ad 	.word	0x0800a5ad
 800946c:	200000b0 	.word	0x200000b0

08009470 <cleanup_stdio>:
 8009470:	6841      	ldr	r1, [r0, #4]
 8009472:	4b0c      	ldr	r3, [pc, #48]	@ (80094a4 <cleanup_stdio+0x34>)
 8009474:	4299      	cmp	r1, r3
 8009476:	b510      	push	{r4, lr}
 8009478:	4604      	mov	r4, r0
 800947a:	d001      	beq.n	8009480 <cleanup_stdio+0x10>
 800947c:	f001 f896 	bl	800a5ac <_fflush_r>
 8009480:	68a1      	ldr	r1, [r4, #8]
 8009482:	4b09      	ldr	r3, [pc, #36]	@ (80094a8 <cleanup_stdio+0x38>)
 8009484:	4299      	cmp	r1, r3
 8009486:	d002      	beq.n	800948e <cleanup_stdio+0x1e>
 8009488:	4620      	mov	r0, r4
 800948a:	f001 f88f 	bl	800a5ac <_fflush_r>
 800948e:	68e1      	ldr	r1, [r4, #12]
 8009490:	4b06      	ldr	r3, [pc, #24]	@ (80094ac <cleanup_stdio+0x3c>)
 8009492:	4299      	cmp	r1, r3
 8009494:	d004      	beq.n	80094a0 <cleanup_stdio+0x30>
 8009496:	4620      	mov	r0, r4
 8009498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800949c:	f001 b886 	b.w	800a5ac <_fflush_r>
 80094a0:	bd10      	pop	{r4, pc}
 80094a2:	bf00      	nop
 80094a4:	20001e6c 	.word	0x20001e6c
 80094a8:	20001ed4 	.word	0x20001ed4
 80094ac:	20001f3c 	.word	0x20001f3c

080094b0 <global_stdio_init.part.0>:
 80094b0:	b510      	push	{r4, lr}
 80094b2:	4b0b      	ldr	r3, [pc, #44]	@ (80094e0 <global_stdio_init.part.0+0x30>)
 80094b4:	4c0b      	ldr	r4, [pc, #44]	@ (80094e4 <global_stdio_init.part.0+0x34>)
 80094b6:	4a0c      	ldr	r2, [pc, #48]	@ (80094e8 <global_stdio_init.part.0+0x38>)
 80094b8:	601a      	str	r2, [r3, #0]
 80094ba:	4620      	mov	r0, r4
 80094bc:	2200      	movs	r2, #0
 80094be:	2104      	movs	r1, #4
 80094c0:	f7ff ff94 	bl	80093ec <std>
 80094c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80094c8:	2201      	movs	r2, #1
 80094ca:	2109      	movs	r1, #9
 80094cc:	f7ff ff8e 	bl	80093ec <std>
 80094d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80094d4:	2202      	movs	r2, #2
 80094d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094da:	2112      	movs	r1, #18
 80094dc:	f7ff bf86 	b.w	80093ec <std>
 80094e0:	20001fa4 	.word	0x20001fa4
 80094e4:	20001e6c 	.word	0x20001e6c
 80094e8:	08009459 	.word	0x08009459

080094ec <__sfp_lock_acquire>:
 80094ec:	4801      	ldr	r0, [pc, #4]	@ (80094f4 <__sfp_lock_acquire+0x8>)
 80094ee:	f000 b8d0 	b.w	8009692 <__retarget_lock_acquire_recursive>
 80094f2:	bf00      	nop
 80094f4:	20001fa9 	.word	0x20001fa9

080094f8 <__sfp_lock_release>:
 80094f8:	4801      	ldr	r0, [pc, #4]	@ (8009500 <__sfp_lock_release+0x8>)
 80094fa:	f000 b8cb 	b.w	8009694 <__retarget_lock_release_recursive>
 80094fe:	bf00      	nop
 8009500:	20001fa9 	.word	0x20001fa9

08009504 <__sinit>:
 8009504:	b510      	push	{r4, lr}
 8009506:	4604      	mov	r4, r0
 8009508:	f7ff fff0 	bl	80094ec <__sfp_lock_acquire>
 800950c:	6a23      	ldr	r3, [r4, #32]
 800950e:	b11b      	cbz	r3, 8009518 <__sinit+0x14>
 8009510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009514:	f7ff bff0 	b.w	80094f8 <__sfp_lock_release>
 8009518:	4b04      	ldr	r3, [pc, #16]	@ (800952c <__sinit+0x28>)
 800951a:	6223      	str	r3, [r4, #32]
 800951c:	4b04      	ldr	r3, [pc, #16]	@ (8009530 <__sinit+0x2c>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d1f5      	bne.n	8009510 <__sinit+0xc>
 8009524:	f7ff ffc4 	bl	80094b0 <global_stdio_init.part.0>
 8009528:	e7f2      	b.n	8009510 <__sinit+0xc>
 800952a:	bf00      	nop
 800952c:	08009471 	.word	0x08009471
 8009530:	20001fa4 	.word	0x20001fa4

08009534 <_fwalk_sglue>:
 8009534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009538:	4607      	mov	r7, r0
 800953a:	4688      	mov	r8, r1
 800953c:	4614      	mov	r4, r2
 800953e:	2600      	movs	r6, #0
 8009540:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009544:	f1b9 0901 	subs.w	r9, r9, #1
 8009548:	d505      	bpl.n	8009556 <_fwalk_sglue+0x22>
 800954a:	6824      	ldr	r4, [r4, #0]
 800954c:	2c00      	cmp	r4, #0
 800954e:	d1f7      	bne.n	8009540 <_fwalk_sglue+0xc>
 8009550:	4630      	mov	r0, r6
 8009552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009556:	89ab      	ldrh	r3, [r5, #12]
 8009558:	2b01      	cmp	r3, #1
 800955a:	d907      	bls.n	800956c <_fwalk_sglue+0x38>
 800955c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009560:	3301      	adds	r3, #1
 8009562:	d003      	beq.n	800956c <_fwalk_sglue+0x38>
 8009564:	4629      	mov	r1, r5
 8009566:	4638      	mov	r0, r7
 8009568:	47c0      	blx	r8
 800956a:	4306      	orrs	r6, r0
 800956c:	3568      	adds	r5, #104	@ 0x68
 800956e:	e7e9      	b.n	8009544 <_fwalk_sglue+0x10>

08009570 <_puts_r>:
 8009570:	6a03      	ldr	r3, [r0, #32]
 8009572:	b570      	push	{r4, r5, r6, lr}
 8009574:	6884      	ldr	r4, [r0, #8]
 8009576:	4605      	mov	r5, r0
 8009578:	460e      	mov	r6, r1
 800957a:	b90b      	cbnz	r3, 8009580 <_puts_r+0x10>
 800957c:	f7ff ffc2 	bl	8009504 <__sinit>
 8009580:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009582:	07db      	lsls	r3, r3, #31
 8009584:	d405      	bmi.n	8009592 <_puts_r+0x22>
 8009586:	89a3      	ldrh	r3, [r4, #12]
 8009588:	0598      	lsls	r0, r3, #22
 800958a:	d402      	bmi.n	8009592 <_puts_r+0x22>
 800958c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800958e:	f000 f880 	bl	8009692 <__retarget_lock_acquire_recursive>
 8009592:	89a3      	ldrh	r3, [r4, #12]
 8009594:	0719      	lsls	r1, r3, #28
 8009596:	d502      	bpl.n	800959e <_puts_r+0x2e>
 8009598:	6923      	ldr	r3, [r4, #16]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d135      	bne.n	800960a <_puts_r+0x9a>
 800959e:	4621      	mov	r1, r4
 80095a0:	4628      	mov	r0, r5
 80095a2:	f001 fc33 	bl	800ae0c <__swsetup_r>
 80095a6:	b380      	cbz	r0, 800960a <_puts_r+0x9a>
 80095a8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80095ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095ae:	07da      	lsls	r2, r3, #31
 80095b0:	d405      	bmi.n	80095be <_puts_r+0x4e>
 80095b2:	89a3      	ldrh	r3, [r4, #12]
 80095b4:	059b      	lsls	r3, r3, #22
 80095b6:	d402      	bmi.n	80095be <_puts_r+0x4e>
 80095b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095ba:	f000 f86b 	bl	8009694 <__retarget_lock_release_recursive>
 80095be:	4628      	mov	r0, r5
 80095c0:	bd70      	pop	{r4, r5, r6, pc}
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	da04      	bge.n	80095d0 <_puts_r+0x60>
 80095c6:	69a2      	ldr	r2, [r4, #24]
 80095c8:	429a      	cmp	r2, r3
 80095ca:	dc17      	bgt.n	80095fc <_puts_r+0x8c>
 80095cc:	290a      	cmp	r1, #10
 80095ce:	d015      	beq.n	80095fc <_puts_r+0x8c>
 80095d0:	6823      	ldr	r3, [r4, #0]
 80095d2:	1c5a      	adds	r2, r3, #1
 80095d4:	6022      	str	r2, [r4, #0]
 80095d6:	7019      	strb	r1, [r3, #0]
 80095d8:	68a3      	ldr	r3, [r4, #8]
 80095da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80095de:	3b01      	subs	r3, #1
 80095e0:	60a3      	str	r3, [r4, #8]
 80095e2:	2900      	cmp	r1, #0
 80095e4:	d1ed      	bne.n	80095c2 <_puts_r+0x52>
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	da11      	bge.n	800960e <_puts_r+0x9e>
 80095ea:	4622      	mov	r2, r4
 80095ec:	210a      	movs	r1, #10
 80095ee:	4628      	mov	r0, r5
 80095f0:	f001 fbcd 	bl	800ad8e <__swbuf_r>
 80095f4:	3001      	adds	r0, #1
 80095f6:	d0d7      	beq.n	80095a8 <_puts_r+0x38>
 80095f8:	250a      	movs	r5, #10
 80095fa:	e7d7      	b.n	80095ac <_puts_r+0x3c>
 80095fc:	4622      	mov	r2, r4
 80095fe:	4628      	mov	r0, r5
 8009600:	f001 fbc5 	bl	800ad8e <__swbuf_r>
 8009604:	3001      	adds	r0, #1
 8009606:	d1e7      	bne.n	80095d8 <_puts_r+0x68>
 8009608:	e7ce      	b.n	80095a8 <_puts_r+0x38>
 800960a:	3e01      	subs	r6, #1
 800960c:	e7e4      	b.n	80095d8 <_puts_r+0x68>
 800960e:	6823      	ldr	r3, [r4, #0]
 8009610:	1c5a      	adds	r2, r3, #1
 8009612:	6022      	str	r2, [r4, #0]
 8009614:	220a      	movs	r2, #10
 8009616:	701a      	strb	r2, [r3, #0]
 8009618:	e7ee      	b.n	80095f8 <_puts_r+0x88>
	...

0800961c <puts>:
 800961c:	4b02      	ldr	r3, [pc, #8]	@ (8009628 <puts+0xc>)
 800961e:	4601      	mov	r1, r0
 8009620:	6818      	ldr	r0, [r3, #0]
 8009622:	f7ff bfa5 	b.w	8009570 <_puts_r>
 8009626:	bf00      	nop
 8009628:	200000ac 	.word	0x200000ac

0800962c <memset>:
 800962c:	4402      	add	r2, r0
 800962e:	4603      	mov	r3, r0
 8009630:	4293      	cmp	r3, r2
 8009632:	d100      	bne.n	8009636 <memset+0xa>
 8009634:	4770      	bx	lr
 8009636:	f803 1b01 	strb.w	r1, [r3], #1
 800963a:	e7f9      	b.n	8009630 <memset+0x4>

0800963c <__errno>:
 800963c:	4b01      	ldr	r3, [pc, #4]	@ (8009644 <__errno+0x8>)
 800963e:	6818      	ldr	r0, [r3, #0]
 8009640:	4770      	bx	lr
 8009642:	bf00      	nop
 8009644:	200000ac 	.word	0x200000ac

08009648 <__libc_init_array>:
 8009648:	b570      	push	{r4, r5, r6, lr}
 800964a:	4d0d      	ldr	r5, [pc, #52]	@ (8009680 <__libc_init_array+0x38>)
 800964c:	4c0d      	ldr	r4, [pc, #52]	@ (8009684 <__libc_init_array+0x3c>)
 800964e:	1b64      	subs	r4, r4, r5
 8009650:	10a4      	asrs	r4, r4, #2
 8009652:	2600      	movs	r6, #0
 8009654:	42a6      	cmp	r6, r4
 8009656:	d109      	bne.n	800966c <__libc_init_array+0x24>
 8009658:	4d0b      	ldr	r5, [pc, #44]	@ (8009688 <__libc_init_array+0x40>)
 800965a:	4c0c      	ldr	r4, [pc, #48]	@ (800968c <__libc_init_array+0x44>)
 800965c:	f001 ffb6 	bl	800b5cc <_init>
 8009660:	1b64      	subs	r4, r4, r5
 8009662:	10a4      	asrs	r4, r4, #2
 8009664:	2600      	movs	r6, #0
 8009666:	42a6      	cmp	r6, r4
 8009668:	d105      	bne.n	8009676 <__libc_init_array+0x2e>
 800966a:	bd70      	pop	{r4, r5, r6, pc}
 800966c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009670:	4798      	blx	r3
 8009672:	3601      	adds	r6, #1
 8009674:	e7ee      	b.n	8009654 <__libc_init_array+0xc>
 8009676:	f855 3b04 	ldr.w	r3, [r5], #4
 800967a:	4798      	blx	r3
 800967c:	3601      	adds	r6, #1
 800967e:	e7f2      	b.n	8009666 <__libc_init_array+0x1e>
 8009680:	0801e994 	.word	0x0801e994
 8009684:	0801e994 	.word	0x0801e994
 8009688:	0801e994 	.word	0x0801e994
 800968c:	0801e998 	.word	0x0801e998

08009690 <__retarget_lock_init_recursive>:
 8009690:	4770      	bx	lr

08009692 <__retarget_lock_acquire_recursive>:
 8009692:	4770      	bx	lr

08009694 <__retarget_lock_release_recursive>:
 8009694:	4770      	bx	lr
	...

08009698 <_localeconv_r>:
 8009698:	4800      	ldr	r0, [pc, #0]	@ (800969c <_localeconv_r+0x4>)
 800969a:	4770      	bx	lr
 800969c:	200001ec 	.word	0x200001ec

080096a0 <quorem>:
 80096a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a4:	6903      	ldr	r3, [r0, #16]
 80096a6:	690c      	ldr	r4, [r1, #16]
 80096a8:	42a3      	cmp	r3, r4
 80096aa:	4607      	mov	r7, r0
 80096ac:	db7e      	blt.n	80097ac <quorem+0x10c>
 80096ae:	3c01      	subs	r4, #1
 80096b0:	f101 0814 	add.w	r8, r1, #20
 80096b4:	00a3      	lsls	r3, r4, #2
 80096b6:	f100 0514 	add.w	r5, r0, #20
 80096ba:	9300      	str	r3, [sp, #0]
 80096bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80096c0:	9301      	str	r3, [sp, #4]
 80096c2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80096c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80096ca:	3301      	adds	r3, #1
 80096cc:	429a      	cmp	r2, r3
 80096ce:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80096d2:	fbb2 f6f3 	udiv	r6, r2, r3
 80096d6:	d32e      	bcc.n	8009736 <quorem+0x96>
 80096d8:	f04f 0a00 	mov.w	sl, #0
 80096dc:	46c4      	mov	ip, r8
 80096de:	46ae      	mov	lr, r5
 80096e0:	46d3      	mov	fp, sl
 80096e2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80096e6:	b298      	uxth	r0, r3
 80096e8:	fb06 a000 	mla	r0, r6, r0, sl
 80096ec:	0c02      	lsrs	r2, r0, #16
 80096ee:	0c1b      	lsrs	r3, r3, #16
 80096f0:	fb06 2303 	mla	r3, r6, r3, r2
 80096f4:	f8de 2000 	ldr.w	r2, [lr]
 80096f8:	b280      	uxth	r0, r0
 80096fa:	b292      	uxth	r2, r2
 80096fc:	1a12      	subs	r2, r2, r0
 80096fe:	445a      	add	r2, fp
 8009700:	f8de 0000 	ldr.w	r0, [lr]
 8009704:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009708:	b29b      	uxth	r3, r3
 800970a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800970e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009712:	b292      	uxth	r2, r2
 8009714:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009718:	45e1      	cmp	r9, ip
 800971a:	f84e 2b04 	str.w	r2, [lr], #4
 800971e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009722:	d2de      	bcs.n	80096e2 <quorem+0x42>
 8009724:	9b00      	ldr	r3, [sp, #0]
 8009726:	58eb      	ldr	r3, [r5, r3]
 8009728:	b92b      	cbnz	r3, 8009736 <quorem+0x96>
 800972a:	9b01      	ldr	r3, [sp, #4]
 800972c:	3b04      	subs	r3, #4
 800972e:	429d      	cmp	r5, r3
 8009730:	461a      	mov	r2, r3
 8009732:	d32f      	bcc.n	8009794 <quorem+0xf4>
 8009734:	613c      	str	r4, [r7, #16]
 8009736:	4638      	mov	r0, r7
 8009738:	f001 f9de 	bl	800aaf8 <__mcmp>
 800973c:	2800      	cmp	r0, #0
 800973e:	db25      	blt.n	800978c <quorem+0xec>
 8009740:	4629      	mov	r1, r5
 8009742:	2000      	movs	r0, #0
 8009744:	f858 2b04 	ldr.w	r2, [r8], #4
 8009748:	f8d1 c000 	ldr.w	ip, [r1]
 800974c:	fa1f fe82 	uxth.w	lr, r2
 8009750:	fa1f f38c 	uxth.w	r3, ip
 8009754:	eba3 030e 	sub.w	r3, r3, lr
 8009758:	4403      	add	r3, r0
 800975a:	0c12      	lsrs	r2, r2, #16
 800975c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009760:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009764:	b29b      	uxth	r3, r3
 8009766:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800976a:	45c1      	cmp	r9, r8
 800976c:	f841 3b04 	str.w	r3, [r1], #4
 8009770:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009774:	d2e6      	bcs.n	8009744 <quorem+0xa4>
 8009776:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800977a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800977e:	b922      	cbnz	r2, 800978a <quorem+0xea>
 8009780:	3b04      	subs	r3, #4
 8009782:	429d      	cmp	r5, r3
 8009784:	461a      	mov	r2, r3
 8009786:	d30b      	bcc.n	80097a0 <quorem+0x100>
 8009788:	613c      	str	r4, [r7, #16]
 800978a:	3601      	adds	r6, #1
 800978c:	4630      	mov	r0, r6
 800978e:	b003      	add	sp, #12
 8009790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009794:	6812      	ldr	r2, [r2, #0]
 8009796:	3b04      	subs	r3, #4
 8009798:	2a00      	cmp	r2, #0
 800979a:	d1cb      	bne.n	8009734 <quorem+0x94>
 800979c:	3c01      	subs	r4, #1
 800979e:	e7c6      	b.n	800972e <quorem+0x8e>
 80097a0:	6812      	ldr	r2, [r2, #0]
 80097a2:	3b04      	subs	r3, #4
 80097a4:	2a00      	cmp	r2, #0
 80097a6:	d1ef      	bne.n	8009788 <quorem+0xe8>
 80097a8:	3c01      	subs	r4, #1
 80097aa:	e7ea      	b.n	8009782 <quorem+0xe2>
 80097ac:	2000      	movs	r0, #0
 80097ae:	e7ee      	b.n	800978e <quorem+0xee>

080097b0 <_dtoa_r>:
 80097b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097b4:	69c7      	ldr	r7, [r0, #28]
 80097b6:	b097      	sub	sp, #92	@ 0x5c
 80097b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80097bc:	ec55 4b10 	vmov	r4, r5, d0
 80097c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80097c2:	9107      	str	r1, [sp, #28]
 80097c4:	4681      	mov	r9, r0
 80097c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80097c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80097ca:	b97f      	cbnz	r7, 80097ec <_dtoa_r+0x3c>
 80097cc:	2010      	movs	r0, #16
 80097ce:	f000 fdbf 	bl	800a350 <malloc>
 80097d2:	4602      	mov	r2, r0
 80097d4:	f8c9 001c 	str.w	r0, [r9, #28]
 80097d8:	b920      	cbnz	r0, 80097e4 <_dtoa_r+0x34>
 80097da:	4ba9      	ldr	r3, [pc, #676]	@ (8009a80 <_dtoa_r+0x2d0>)
 80097dc:	21ef      	movs	r1, #239	@ 0xef
 80097de:	48a9      	ldr	r0, [pc, #676]	@ (8009a84 <_dtoa_r+0x2d4>)
 80097e0:	f001 fc52 	bl	800b088 <__assert_func>
 80097e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80097e8:	6007      	str	r7, [r0, #0]
 80097ea:	60c7      	str	r7, [r0, #12]
 80097ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80097f0:	6819      	ldr	r1, [r3, #0]
 80097f2:	b159      	cbz	r1, 800980c <_dtoa_r+0x5c>
 80097f4:	685a      	ldr	r2, [r3, #4]
 80097f6:	604a      	str	r2, [r1, #4]
 80097f8:	2301      	movs	r3, #1
 80097fa:	4093      	lsls	r3, r2
 80097fc:	608b      	str	r3, [r1, #8]
 80097fe:	4648      	mov	r0, r9
 8009800:	f000 ff48 	bl	800a694 <_Bfree>
 8009804:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009808:	2200      	movs	r2, #0
 800980a:	601a      	str	r2, [r3, #0]
 800980c:	1e2b      	subs	r3, r5, #0
 800980e:	bfb9      	ittee	lt
 8009810:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009814:	9305      	strlt	r3, [sp, #20]
 8009816:	2300      	movge	r3, #0
 8009818:	6033      	strge	r3, [r6, #0]
 800981a:	9f05      	ldr	r7, [sp, #20]
 800981c:	4b9a      	ldr	r3, [pc, #616]	@ (8009a88 <_dtoa_r+0x2d8>)
 800981e:	bfbc      	itt	lt
 8009820:	2201      	movlt	r2, #1
 8009822:	6032      	strlt	r2, [r6, #0]
 8009824:	43bb      	bics	r3, r7
 8009826:	d112      	bne.n	800984e <_dtoa_r+0x9e>
 8009828:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800982a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800982e:	6013      	str	r3, [r2, #0]
 8009830:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009834:	4323      	orrs	r3, r4
 8009836:	f000 855a 	beq.w	800a2ee <_dtoa_r+0xb3e>
 800983a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800983c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009a9c <_dtoa_r+0x2ec>
 8009840:	2b00      	cmp	r3, #0
 8009842:	f000 855c 	beq.w	800a2fe <_dtoa_r+0xb4e>
 8009846:	f10a 0303 	add.w	r3, sl, #3
 800984a:	f000 bd56 	b.w	800a2fa <_dtoa_r+0xb4a>
 800984e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009852:	2200      	movs	r2, #0
 8009854:	ec51 0b17 	vmov	r0, r1, d7
 8009858:	2300      	movs	r3, #0
 800985a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800985e:	f7f7 f95b 	bl	8000b18 <__aeabi_dcmpeq>
 8009862:	4680      	mov	r8, r0
 8009864:	b158      	cbz	r0, 800987e <_dtoa_r+0xce>
 8009866:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009868:	2301      	movs	r3, #1
 800986a:	6013      	str	r3, [r2, #0]
 800986c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800986e:	b113      	cbz	r3, 8009876 <_dtoa_r+0xc6>
 8009870:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009872:	4b86      	ldr	r3, [pc, #536]	@ (8009a8c <_dtoa_r+0x2dc>)
 8009874:	6013      	str	r3, [r2, #0]
 8009876:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009aa0 <_dtoa_r+0x2f0>
 800987a:	f000 bd40 	b.w	800a2fe <_dtoa_r+0xb4e>
 800987e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009882:	aa14      	add	r2, sp, #80	@ 0x50
 8009884:	a915      	add	r1, sp, #84	@ 0x54
 8009886:	4648      	mov	r0, r9
 8009888:	f001 f9e6 	bl	800ac58 <__d2b>
 800988c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009890:	9002      	str	r0, [sp, #8]
 8009892:	2e00      	cmp	r6, #0
 8009894:	d078      	beq.n	8009988 <_dtoa_r+0x1d8>
 8009896:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009898:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800989c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80098a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80098a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80098ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80098b0:	4619      	mov	r1, r3
 80098b2:	2200      	movs	r2, #0
 80098b4:	4b76      	ldr	r3, [pc, #472]	@ (8009a90 <_dtoa_r+0x2e0>)
 80098b6:	f7f6 fd0f 	bl	80002d8 <__aeabi_dsub>
 80098ba:	a36b      	add	r3, pc, #428	@ (adr r3, 8009a68 <_dtoa_r+0x2b8>)
 80098bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c0:	f7f6 fec2 	bl	8000648 <__aeabi_dmul>
 80098c4:	a36a      	add	r3, pc, #424	@ (adr r3, 8009a70 <_dtoa_r+0x2c0>)
 80098c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ca:	f7f6 fd07 	bl	80002dc <__adddf3>
 80098ce:	4604      	mov	r4, r0
 80098d0:	4630      	mov	r0, r6
 80098d2:	460d      	mov	r5, r1
 80098d4:	f7f6 fe4e 	bl	8000574 <__aeabi_i2d>
 80098d8:	a367      	add	r3, pc, #412	@ (adr r3, 8009a78 <_dtoa_r+0x2c8>)
 80098da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098de:	f7f6 feb3 	bl	8000648 <__aeabi_dmul>
 80098e2:	4602      	mov	r2, r0
 80098e4:	460b      	mov	r3, r1
 80098e6:	4620      	mov	r0, r4
 80098e8:	4629      	mov	r1, r5
 80098ea:	f7f6 fcf7 	bl	80002dc <__adddf3>
 80098ee:	4604      	mov	r4, r0
 80098f0:	460d      	mov	r5, r1
 80098f2:	f7f7 f959 	bl	8000ba8 <__aeabi_d2iz>
 80098f6:	2200      	movs	r2, #0
 80098f8:	4607      	mov	r7, r0
 80098fa:	2300      	movs	r3, #0
 80098fc:	4620      	mov	r0, r4
 80098fe:	4629      	mov	r1, r5
 8009900:	f7f7 f914 	bl	8000b2c <__aeabi_dcmplt>
 8009904:	b140      	cbz	r0, 8009918 <_dtoa_r+0x168>
 8009906:	4638      	mov	r0, r7
 8009908:	f7f6 fe34 	bl	8000574 <__aeabi_i2d>
 800990c:	4622      	mov	r2, r4
 800990e:	462b      	mov	r3, r5
 8009910:	f7f7 f902 	bl	8000b18 <__aeabi_dcmpeq>
 8009914:	b900      	cbnz	r0, 8009918 <_dtoa_r+0x168>
 8009916:	3f01      	subs	r7, #1
 8009918:	2f16      	cmp	r7, #22
 800991a:	d852      	bhi.n	80099c2 <_dtoa_r+0x212>
 800991c:	4b5d      	ldr	r3, [pc, #372]	@ (8009a94 <_dtoa_r+0x2e4>)
 800991e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009926:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800992a:	f7f7 f8ff 	bl	8000b2c <__aeabi_dcmplt>
 800992e:	2800      	cmp	r0, #0
 8009930:	d049      	beq.n	80099c6 <_dtoa_r+0x216>
 8009932:	3f01      	subs	r7, #1
 8009934:	2300      	movs	r3, #0
 8009936:	9310      	str	r3, [sp, #64]	@ 0x40
 8009938:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800993a:	1b9b      	subs	r3, r3, r6
 800993c:	1e5a      	subs	r2, r3, #1
 800993e:	bf45      	ittet	mi
 8009940:	f1c3 0301 	rsbmi	r3, r3, #1
 8009944:	9300      	strmi	r3, [sp, #0]
 8009946:	2300      	movpl	r3, #0
 8009948:	2300      	movmi	r3, #0
 800994a:	9206      	str	r2, [sp, #24]
 800994c:	bf54      	ite	pl
 800994e:	9300      	strpl	r3, [sp, #0]
 8009950:	9306      	strmi	r3, [sp, #24]
 8009952:	2f00      	cmp	r7, #0
 8009954:	db39      	blt.n	80099ca <_dtoa_r+0x21a>
 8009956:	9b06      	ldr	r3, [sp, #24]
 8009958:	970d      	str	r7, [sp, #52]	@ 0x34
 800995a:	443b      	add	r3, r7
 800995c:	9306      	str	r3, [sp, #24]
 800995e:	2300      	movs	r3, #0
 8009960:	9308      	str	r3, [sp, #32]
 8009962:	9b07      	ldr	r3, [sp, #28]
 8009964:	2b09      	cmp	r3, #9
 8009966:	d863      	bhi.n	8009a30 <_dtoa_r+0x280>
 8009968:	2b05      	cmp	r3, #5
 800996a:	bfc4      	itt	gt
 800996c:	3b04      	subgt	r3, #4
 800996e:	9307      	strgt	r3, [sp, #28]
 8009970:	9b07      	ldr	r3, [sp, #28]
 8009972:	f1a3 0302 	sub.w	r3, r3, #2
 8009976:	bfcc      	ite	gt
 8009978:	2400      	movgt	r4, #0
 800997a:	2401      	movle	r4, #1
 800997c:	2b03      	cmp	r3, #3
 800997e:	d863      	bhi.n	8009a48 <_dtoa_r+0x298>
 8009980:	e8df f003 	tbb	[pc, r3]
 8009984:	2b375452 	.word	0x2b375452
 8009988:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800998c:	441e      	add	r6, r3
 800998e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009992:	2b20      	cmp	r3, #32
 8009994:	bfc1      	itttt	gt
 8009996:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800999a:	409f      	lslgt	r7, r3
 800999c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80099a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80099a4:	bfd6      	itet	le
 80099a6:	f1c3 0320 	rsble	r3, r3, #32
 80099aa:	ea47 0003 	orrgt.w	r0, r7, r3
 80099ae:	fa04 f003 	lslle.w	r0, r4, r3
 80099b2:	f7f6 fdcf 	bl	8000554 <__aeabi_ui2d>
 80099b6:	2201      	movs	r2, #1
 80099b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80099bc:	3e01      	subs	r6, #1
 80099be:	9212      	str	r2, [sp, #72]	@ 0x48
 80099c0:	e776      	b.n	80098b0 <_dtoa_r+0x100>
 80099c2:	2301      	movs	r3, #1
 80099c4:	e7b7      	b.n	8009936 <_dtoa_r+0x186>
 80099c6:	9010      	str	r0, [sp, #64]	@ 0x40
 80099c8:	e7b6      	b.n	8009938 <_dtoa_r+0x188>
 80099ca:	9b00      	ldr	r3, [sp, #0]
 80099cc:	1bdb      	subs	r3, r3, r7
 80099ce:	9300      	str	r3, [sp, #0]
 80099d0:	427b      	negs	r3, r7
 80099d2:	9308      	str	r3, [sp, #32]
 80099d4:	2300      	movs	r3, #0
 80099d6:	930d      	str	r3, [sp, #52]	@ 0x34
 80099d8:	e7c3      	b.n	8009962 <_dtoa_r+0x1b2>
 80099da:	2301      	movs	r3, #1
 80099dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80099de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80099e0:	eb07 0b03 	add.w	fp, r7, r3
 80099e4:	f10b 0301 	add.w	r3, fp, #1
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	9303      	str	r3, [sp, #12]
 80099ec:	bfb8      	it	lt
 80099ee:	2301      	movlt	r3, #1
 80099f0:	e006      	b.n	8009a00 <_dtoa_r+0x250>
 80099f2:	2301      	movs	r3, #1
 80099f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80099f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	dd28      	ble.n	8009a4e <_dtoa_r+0x29e>
 80099fc:	469b      	mov	fp, r3
 80099fe:	9303      	str	r3, [sp, #12]
 8009a00:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009a04:	2100      	movs	r1, #0
 8009a06:	2204      	movs	r2, #4
 8009a08:	f102 0514 	add.w	r5, r2, #20
 8009a0c:	429d      	cmp	r5, r3
 8009a0e:	d926      	bls.n	8009a5e <_dtoa_r+0x2ae>
 8009a10:	6041      	str	r1, [r0, #4]
 8009a12:	4648      	mov	r0, r9
 8009a14:	f000 fdfe 	bl	800a614 <_Balloc>
 8009a18:	4682      	mov	sl, r0
 8009a1a:	2800      	cmp	r0, #0
 8009a1c:	d142      	bne.n	8009aa4 <_dtoa_r+0x2f4>
 8009a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8009a98 <_dtoa_r+0x2e8>)
 8009a20:	4602      	mov	r2, r0
 8009a22:	f240 11af 	movw	r1, #431	@ 0x1af
 8009a26:	e6da      	b.n	80097de <_dtoa_r+0x2e>
 8009a28:	2300      	movs	r3, #0
 8009a2a:	e7e3      	b.n	80099f4 <_dtoa_r+0x244>
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	e7d5      	b.n	80099dc <_dtoa_r+0x22c>
 8009a30:	2401      	movs	r4, #1
 8009a32:	2300      	movs	r3, #0
 8009a34:	9307      	str	r3, [sp, #28]
 8009a36:	9409      	str	r4, [sp, #36]	@ 0x24
 8009a38:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	f8cd b00c 	str.w	fp, [sp, #12]
 8009a42:	2312      	movs	r3, #18
 8009a44:	920c      	str	r2, [sp, #48]	@ 0x30
 8009a46:	e7db      	b.n	8009a00 <_dtoa_r+0x250>
 8009a48:	2301      	movs	r3, #1
 8009a4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a4c:	e7f4      	b.n	8009a38 <_dtoa_r+0x288>
 8009a4e:	f04f 0b01 	mov.w	fp, #1
 8009a52:	f8cd b00c 	str.w	fp, [sp, #12]
 8009a56:	465b      	mov	r3, fp
 8009a58:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009a5c:	e7d0      	b.n	8009a00 <_dtoa_r+0x250>
 8009a5e:	3101      	adds	r1, #1
 8009a60:	0052      	lsls	r2, r2, #1
 8009a62:	e7d1      	b.n	8009a08 <_dtoa_r+0x258>
 8009a64:	f3af 8000 	nop.w
 8009a68:	636f4361 	.word	0x636f4361
 8009a6c:	3fd287a7 	.word	0x3fd287a7
 8009a70:	8b60c8b3 	.word	0x8b60c8b3
 8009a74:	3fc68a28 	.word	0x3fc68a28
 8009a78:	509f79fb 	.word	0x509f79fb
 8009a7c:	3fd34413 	.word	0x3fd34413
 8009a80:	0801e655 	.word	0x0801e655
 8009a84:	0801e66c 	.word	0x0801e66c
 8009a88:	7ff00000 	.word	0x7ff00000
 8009a8c:	0801e625 	.word	0x0801e625
 8009a90:	3ff80000 	.word	0x3ff80000
 8009a94:	0801e7c0 	.word	0x0801e7c0
 8009a98:	0801e6c4 	.word	0x0801e6c4
 8009a9c:	0801e651 	.word	0x0801e651
 8009aa0:	0801e624 	.word	0x0801e624
 8009aa4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009aa8:	6018      	str	r0, [r3, #0]
 8009aaa:	9b03      	ldr	r3, [sp, #12]
 8009aac:	2b0e      	cmp	r3, #14
 8009aae:	f200 80a1 	bhi.w	8009bf4 <_dtoa_r+0x444>
 8009ab2:	2c00      	cmp	r4, #0
 8009ab4:	f000 809e 	beq.w	8009bf4 <_dtoa_r+0x444>
 8009ab8:	2f00      	cmp	r7, #0
 8009aba:	dd33      	ble.n	8009b24 <_dtoa_r+0x374>
 8009abc:	4b9c      	ldr	r3, [pc, #624]	@ (8009d30 <_dtoa_r+0x580>)
 8009abe:	f007 020f 	and.w	r2, r7, #15
 8009ac2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ac6:	ed93 7b00 	vldr	d7, [r3]
 8009aca:	05f8      	lsls	r0, r7, #23
 8009acc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009ad0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009ad4:	d516      	bpl.n	8009b04 <_dtoa_r+0x354>
 8009ad6:	4b97      	ldr	r3, [pc, #604]	@ (8009d34 <_dtoa_r+0x584>)
 8009ad8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009adc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009ae0:	f7f6 fedc 	bl	800089c <__aeabi_ddiv>
 8009ae4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ae8:	f004 040f 	and.w	r4, r4, #15
 8009aec:	2603      	movs	r6, #3
 8009aee:	4d91      	ldr	r5, [pc, #580]	@ (8009d34 <_dtoa_r+0x584>)
 8009af0:	b954      	cbnz	r4, 8009b08 <_dtoa_r+0x358>
 8009af2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009af6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009afa:	f7f6 fecf 	bl	800089c <__aeabi_ddiv>
 8009afe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b02:	e028      	b.n	8009b56 <_dtoa_r+0x3a6>
 8009b04:	2602      	movs	r6, #2
 8009b06:	e7f2      	b.n	8009aee <_dtoa_r+0x33e>
 8009b08:	07e1      	lsls	r1, r4, #31
 8009b0a:	d508      	bpl.n	8009b1e <_dtoa_r+0x36e>
 8009b0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009b10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b14:	f7f6 fd98 	bl	8000648 <__aeabi_dmul>
 8009b18:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b1c:	3601      	adds	r6, #1
 8009b1e:	1064      	asrs	r4, r4, #1
 8009b20:	3508      	adds	r5, #8
 8009b22:	e7e5      	b.n	8009af0 <_dtoa_r+0x340>
 8009b24:	f000 80af 	beq.w	8009c86 <_dtoa_r+0x4d6>
 8009b28:	427c      	negs	r4, r7
 8009b2a:	4b81      	ldr	r3, [pc, #516]	@ (8009d30 <_dtoa_r+0x580>)
 8009b2c:	4d81      	ldr	r5, [pc, #516]	@ (8009d34 <_dtoa_r+0x584>)
 8009b2e:	f004 020f 	and.w	r2, r4, #15
 8009b32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b3e:	f7f6 fd83 	bl	8000648 <__aeabi_dmul>
 8009b42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b46:	1124      	asrs	r4, r4, #4
 8009b48:	2300      	movs	r3, #0
 8009b4a:	2602      	movs	r6, #2
 8009b4c:	2c00      	cmp	r4, #0
 8009b4e:	f040 808f 	bne.w	8009c70 <_dtoa_r+0x4c0>
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d1d3      	bne.n	8009afe <_dtoa_r+0x34e>
 8009b56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b58:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	f000 8094 	beq.w	8009c8a <_dtoa_r+0x4da>
 8009b62:	4b75      	ldr	r3, [pc, #468]	@ (8009d38 <_dtoa_r+0x588>)
 8009b64:	2200      	movs	r2, #0
 8009b66:	4620      	mov	r0, r4
 8009b68:	4629      	mov	r1, r5
 8009b6a:	f7f6 ffdf 	bl	8000b2c <__aeabi_dcmplt>
 8009b6e:	2800      	cmp	r0, #0
 8009b70:	f000 808b 	beq.w	8009c8a <_dtoa_r+0x4da>
 8009b74:	9b03      	ldr	r3, [sp, #12]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	f000 8087 	beq.w	8009c8a <_dtoa_r+0x4da>
 8009b7c:	f1bb 0f00 	cmp.w	fp, #0
 8009b80:	dd34      	ble.n	8009bec <_dtoa_r+0x43c>
 8009b82:	4620      	mov	r0, r4
 8009b84:	4b6d      	ldr	r3, [pc, #436]	@ (8009d3c <_dtoa_r+0x58c>)
 8009b86:	2200      	movs	r2, #0
 8009b88:	4629      	mov	r1, r5
 8009b8a:	f7f6 fd5d 	bl	8000648 <__aeabi_dmul>
 8009b8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b92:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009b96:	3601      	adds	r6, #1
 8009b98:	465c      	mov	r4, fp
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	f7f6 fcea 	bl	8000574 <__aeabi_i2d>
 8009ba0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ba4:	f7f6 fd50 	bl	8000648 <__aeabi_dmul>
 8009ba8:	4b65      	ldr	r3, [pc, #404]	@ (8009d40 <_dtoa_r+0x590>)
 8009baa:	2200      	movs	r2, #0
 8009bac:	f7f6 fb96 	bl	80002dc <__adddf3>
 8009bb0:	4605      	mov	r5, r0
 8009bb2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009bb6:	2c00      	cmp	r4, #0
 8009bb8:	d16a      	bne.n	8009c90 <_dtoa_r+0x4e0>
 8009bba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bbe:	4b61      	ldr	r3, [pc, #388]	@ (8009d44 <_dtoa_r+0x594>)
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	f7f6 fb89 	bl	80002d8 <__aeabi_dsub>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	460b      	mov	r3, r1
 8009bca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009bce:	462a      	mov	r2, r5
 8009bd0:	4633      	mov	r3, r6
 8009bd2:	f7f6 ffc9 	bl	8000b68 <__aeabi_dcmpgt>
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	f040 8298 	bne.w	800a10c <_dtoa_r+0x95c>
 8009bdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009be0:	462a      	mov	r2, r5
 8009be2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009be6:	f7f6 ffa1 	bl	8000b2c <__aeabi_dcmplt>
 8009bea:	bb38      	cbnz	r0, 8009c3c <_dtoa_r+0x48c>
 8009bec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009bf0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009bf4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	f2c0 8157 	blt.w	8009eaa <_dtoa_r+0x6fa>
 8009bfc:	2f0e      	cmp	r7, #14
 8009bfe:	f300 8154 	bgt.w	8009eaa <_dtoa_r+0x6fa>
 8009c02:	4b4b      	ldr	r3, [pc, #300]	@ (8009d30 <_dtoa_r+0x580>)
 8009c04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009c08:	ed93 7b00 	vldr	d7, [r3]
 8009c0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	ed8d 7b00 	vstr	d7, [sp]
 8009c14:	f280 80e5 	bge.w	8009de2 <_dtoa_r+0x632>
 8009c18:	9b03      	ldr	r3, [sp, #12]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	f300 80e1 	bgt.w	8009de2 <_dtoa_r+0x632>
 8009c20:	d10c      	bne.n	8009c3c <_dtoa_r+0x48c>
 8009c22:	4b48      	ldr	r3, [pc, #288]	@ (8009d44 <_dtoa_r+0x594>)
 8009c24:	2200      	movs	r2, #0
 8009c26:	ec51 0b17 	vmov	r0, r1, d7
 8009c2a:	f7f6 fd0d 	bl	8000648 <__aeabi_dmul>
 8009c2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c32:	f7f6 ff8f 	bl	8000b54 <__aeabi_dcmpge>
 8009c36:	2800      	cmp	r0, #0
 8009c38:	f000 8266 	beq.w	800a108 <_dtoa_r+0x958>
 8009c3c:	2400      	movs	r4, #0
 8009c3e:	4625      	mov	r5, r4
 8009c40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c42:	4656      	mov	r6, sl
 8009c44:	ea6f 0803 	mvn.w	r8, r3
 8009c48:	2700      	movs	r7, #0
 8009c4a:	4621      	mov	r1, r4
 8009c4c:	4648      	mov	r0, r9
 8009c4e:	f000 fd21 	bl	800a694 <_Bfree>
 8009c52:	2d00      	cmp	r5, #0
 8009c54:	f000 80bd 	beq.w	8009dd2 <_dtoa_r+0x622>
 8009c58:	b12f      	cbz	r7, 8009c66 <_dtoa_r+0x4b6>
 8009c5a:	42af      	cmp	r7, r5
 8009c5c:	d003      	beq.n	8009c66 <_dtoa_r+0x4b6>
 8009c5e:	4639      	mov	r1, r7
 8009c60:	4648      	mov	r0, r9
 8009c62:	f000 fd17 	bl	800a694 <_Bfree>
 8009c66:	4629      	mov	r1, r5
 8009c68:	4648      	mov	r0, r9
 8009c6a:	f000 fd13 	bl	800a694 <_Bfree>
 8009c6e:	e0b0      	b.n	8009dd2 <_dtoa_r+0x622>
 8009c70:	07e2      	lsls	r2, r4, #31
 8009c72:	d505      	bpl.n	8009c80 <_dtoa_r+0x4d0>
 8009c74:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009c78:	f7f6 fce6 	bl	8000648 <__aeabi_dmul>
 8009c7c:	3601      	adds	r6, #1
 8009c7e:	2301      	movs	r3, #1
 8009c80:	1064      	asrs	r4, r4, #1
 8009c82:	3508      	adds	r5, #8
 8009c84:	e762      	b.n	8009b4c <_dtoa_r+0x39c>
 8009c86:	2602      	movs	r6, #2
 8009c88:	e765      	b.n	8009b56 <_dtoa_r+0x3a6>
 8009c8a:	9c03      	ldr	r4, [sp, #12]
 8009c8c:	46b8      	mov	r8, r7
 8009c8e:	e784      	b.n	8009b9a <_dtoa_r+0x3ea>
 8009c90:	4b27      	ldr	r3, [pc, #156]	@ (8009d30 <_dtoa_r+0x580>)
 8009c92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009c94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009c9c:	4454      	add	r4, sl
 8009c9e:	2900      	cmp	r1, #0
 8009ca0:	d054      	beq.n	8009d4c <_dtoa_r+0x59c>
 8009ca2:	4929      	ldr	r1, [pc, #164]	@ (8009d48 <_dtoa_r+0x598>)
 8009ca4:	2000      	movs	r0, #0
 8009ca6:	f7f6 fdf9 	bl	800089c <__aeabi_ddiv>
 8009caa:	4633      	mov	r3, r6
 8009cac:	462a      	mov	r2, r5
 8009cae:	f7f6 fb13 	bl	80002d8 <__aeabi_dsub>
 8009cb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009cb6:	4656      	mov	r6, sl
 8009cb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cbc:	f7f6 ff74 	bl	8000ba8 <__aeabi_d2iz>
 8009cc0:	4605      	mov	r5, r0
 8009cc2:	f7f6 fc57 	bl	8000574 <__aeabi_i2d>
 8009cc6:	4602      	mov	r2, r0
 8009cc8:	460b      	mov	r3, r1
 8009cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cce:	f7f6 fb03 	bl	80002d8 <__aeabi_dsub>
 8009cd2:	3530      	adds	r5, #48	@ 0x30
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	460b      	mov	r3, r1
 8009cd8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009cdc:	f806 5b01 	strb.w	r5, [r6], #1
 8009ce0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009ce4:	f7f6 ff22 	bl	8000b2c <__aeabi_dcmplt>
 8009ce8:	2800      	cmp	r0, #0
 8009cea:	d172      	bne.n	8009dd2 <_dtoa_r+0x622>
 8009cec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cf0:	4911      	ldr	r1, [pc, #68]	@ (8009d38 <_dtoa_r+0x588>)
 8009cf2:	2000      	movs	r0, #0
 8009cf4:	f7f6 faf0 	bl	80002d8 <__aeabi_dsub>
 8009cf8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009cfc:	f7f6 ff16 	bl	8000b2c <__aeabi_dcmplt>
 8009d00:	2800      	cmp	r0, #0
 8009d02:	f040 80b4 	bne.w	8009e6e <_dtoa_r+0x6be>
 8009d06:	42a6      	cmp	r6, r4
 8009d08:	f43f af70 	beq.w	8009bec <_dtoa_r+0x43c>
 8009d0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009d10:	4b0a      	ldr	r3, [pc, #40]	@ (8009d3c <_dtoa_r+0x58c>)
 8009d12:	2200      	movs	r2, #0
 8009d14:	f7f6 fc98 	bl	8000648 <__aeabi_dmul>
 8009d18:	4b08      	ldr	r3, [pc, #32]	@ (8009d3c <_dtoa_r+0x58c>)
 8009d1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009d1e:	2200      	movs	r2, #0
 8009d20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d24:	f7f6 fc90 	bl	8000648 <__aeabi_dmul>
 8009d28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d2c:	e7c4      	b.n	8009cb8 <_dtoa_r+0x508>
 8009d2e:	bf00      	nop
 8009d30:	0801e7c0 	.word	0x0801e7c0
 8009d34:	0801e798 	.word	0x0801e798
 8009d38:	3ff00000 	.word	0x3ff00000
 8009d3c:	40240000 	.word	0x40240000
 8009d40:	401c0000 	.word	0x401c0000
 8009d44:	40140000 	.word	0x40140000
 8009d48:	3fe00000 	.word	0x3fe00000
 8009d4c:	4631      	mov	r1, r6
 8009d4e:	4628      	mov	r0, r5
 8009d50:	f7f6 fc7a 	bl	8000648 <__aeabi_dmul>
 8009d54:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009d58:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009d5a:	4656      	mov	r6, sl
 8009d5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d60:	f7f6 ff22 	bl	8000ba8 <__aeabi_d2iz>
 8009d64:	4605      	mov	r5, r0
 8009d66:	f7f6 fc05 	bl	8000574 <__aeabi_i2d>
 8009d6a:	4602      	mov	r2, r0
 8009d6c:	460b      	mov	r3, r1
 8009d6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d72:	f7f6 fab1 	bl	80002d8 <__aeabi_dsub>
 8009d76:	3530      	adds	r5, #48	@ 0x30
 8009d78:	f806 5b01 	strb.w	r5, [r6], #1
 8009d7c:	4602      	mov	r2, r0
 8009d7e:	460b      	mov	r3, r1
 8009d80:	42a6      	cmp	r6, r4
 8009d82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d86:	f04f 0200 	mov.w	r2, #0
 8009d8a:	d124      	bne.n	8009dd6 <_dtoa_r+0x626>
 8009d8c:	4baf      	ldr	r3, [pc, #700]	@ (800a04c <_dtoa_r+0x89c>)
 8009d8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009d92:	f7f6 faa3 	bl	80002dc <__adddf3>
 8009d96:	4602      	mov	r2, r0
 8009d98:	460b      	mov	r3, r1
 8009d9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d9e:	f7f6 fee3 	bl	8000b68 <__aeabi_dcmpgt>
 8009da2:	2800      	cmp	r0, #0
 8009da4:	d163      	bne.n	8009e6e <_dtoa_r+0x6be>
 8009da6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009daa:	49a8      	ldr	r1, [pc, #672]	@ (800a04c <_dtoa_r+0x89c>)
 8009dac:	2000      	movs	r0, #0
 8009dae:	f7f6 fa93 	bl	80002d8 <__aeabi_dsub>
 8009db2:	4602      	mov	r2, r0
 8009db4:	460b      	mov	r3, r1
 8009db6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009dba:	f7f6 feb7 	bl	8000b2c <__aeabi_dcmplt>
 8009dbe:	2800      	cmp	r0, #0
 8009dc0:	f43f af14 	beq.w	8009bec <_dtoa_r+0x43c>
 8009dc4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009dc6:	1e73      	subs	r3, r6, #1
 8009dc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009dca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009dce:	2b30      	cmp	r3, #48	@ 0x30
 8009dd0:	d0f8      	beq.n	8009dc4 <_dtoa_r+0x614>
 8009dd2:	4647      	mov	r7, r8
 8009dd4:	e03b      	b.n	8009e4e <_dtoa_r+0x69e>
 8009dd6:	4b9e      	ldr	r3, [pc, #632]	@ (800a050 <_dtoa_r+0x8a0>)
 8009dd8:	f7f6 fc36 	bl	8000648 <__aeabi_dmul>
 8009ddc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009de0:	e7bc      	b.n	8009d5c <_dtoa_r+0x5ac>
 8009de2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009de6:	4656      	mov	r6, sl
 8009de8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009dec:	4620      	mov	r0, r4
 8009dee:	4629      	mov	r1, r5
 8009df0:	f7f6 fd54 	bl	800089c <__aeabi_ddiv>
 8009df4:	f7f6 fed8 	bl	8000ba8 <__aeabi_d2iz>
 8009df8:	4680      	mov	r8, r0
 8009dfa:	f7f6 fbbb 	bl	8000574 <__aeabi_i2d>
 8009dfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e02:	f7f6 fc21 	bl	8000648 <__aeabi_dmul>
 8009e06:	4602      	mov	r2, r0
 8009e08:	460b      	mov	r3, r1
 8009e0a:	4620      	mov	r0, r4
 8009e0c:	4629      	mov	r1, r5
 8009e0e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009e12:	f7f6 fa61 	bl	80002d8 <__aeabi_dsub>
 8009e16:	f806 4b01 	strb.w	r4, [r6], #1
 8009e1a:	9d03      	ldr	r5, [sp, #12]
 8009e1c:	eba6 040a 	sub.w	r4, r6, sl
 8009e20:	42a5      	cmp	r5, r4
 8009e22:	4602      	mov	r2, r0
 8009e24:	460b      	mov	r3, r1
 8009e26:	d133      	bne.n	8009e90 <_dtoa_r+0x6e0>
 8009e28:	f7f6 fa58 	bl	80002dc <__adddf3>
 8009e2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e30:	4604      	mov	r4, r0
 8009e32:	460d      	mov	r5, r1
 8009e34:	f7f6 fe98 	bl	8000b68 <__aeabi_dcmpgt>
 8009e38:	b9c0      	cbnz	r0, 8009e6c <_dtoa_r+0x6bc>
 8009e3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e3e:	4620      	mov	r0, r4
 8009e40:	4629      	mov	r1, r5
 8009e42:	f7f6 fe69 	bl	8000b18 <__aeabi_dcmpeq>
 8009e46:	b110      	cbz	r0, 8009e4e <_dtoa_r+0x69e>
 8009e48:	f018 0f01 	tst.w	r8, #1
 8009e4c:	d10e      	bne.n	8009e6c <_dtoa_r+0x6bc>
 8009e4e:	9902      	ldr	r1, [sp, #8]
 8009e50:	4648      	mov	r0, r9
 8009e52:	f000 fc1f 	bl	800a694 <_Bfree>
 8009e56:	2300      	movs	r3, #0
 8009e58:	7033      	strb	r3, [r6, #0]
 8009e5a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009e5c:	3701      	adds	r7, #1
 8009e5e:	601f      	str	r7, [r3, #0]
 8009e60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	f000 824b 	beq.w	800a2fe <_dtoa_r+0xb4e>
 8009e68:	601e      	str	r6, [r3, #0]
 8009e6a:	e248      	b.n	800a2fe <_dtoa_r+0xb4e>
 8009e6c:	46b8      	mov	r8, r7
 8009e6e:	4633      	mov	r3, r6
 8009e70:	461e      	mov	r6, r3
 8009e72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e76:	2a39      	cmp	r2, #57	@ 0x39
 8009e78:	d106      	bne.n	8009e88 <_dtoa_r+0x6d8>
 8009e7a:	459a      	cmp	sl, r3
 8009e7c:	d1f8      	bne.n	8009e70 <_dtoa_r+0x6c0>
 8009e7e:	2230      	movs	r2, #48	@ 0x30
 8009e80:	f108 0801 	add.w	r8, r8, #1
 8009e84:	f88a 2000 	strb.w	r2, [sl]
 8009e88:	781a      	ldrb	r2, [r3, #0]
 8009e8a:	3201      	adds	r2, #1
 8009e8c:	701a      	strb	r2, [r3, #0]
 8009e8e:	e7a0      	b.n	8009dd2 <_dtoa_r+0x622>
 8009e90:	4b6f      	ldr	r3, [pc, #444]	@ (800a050 <_dtoa_r+0x8a0>)
 8009e92:	2200      	movs	r2, #0
 8009e94:	f7f6 fbd8 	bl	8000648 <__aeabi_dmul>
 8009e98:	2200      	movs	r2, #0
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	4604      	mov	r4, r0
 8009e9e:	460d      	mov	r5, r1
 8009ea0:	f7f6 fe3a 	bl	8000b18 <__aeabi_dcmpeq>
 8009ea4:	2800      	cmp	r0, #0
 8009ea6:	d09f      	beq.n	8009de8 <_dtoa_r+0x638>
 8009ea8:	e7d1      	b.n	8009e4e <_dtoa_r+0x69e>
 8009eaa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009eac:	2a00      	cmp	r2, #0
 8009eae:	f000 80ea 	beq.w	800a086 <_dtoa_r+0x8d6>
 8009eb2:	9a07      	ldr	r2, [sp, #28]
 8009eb4:	2a01      	cmp	r2, #1
 8009eb6:	f300 80cd 	bgt.w	800a054 <_dtoa_r+0x8a4>
 8009eba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009ebc:	2a00      	cmp	r2, #0
 8009ebe:	f000 80c1 	beq.w	800a044 <_dtoa_r+0x894>
 8009ec2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009ec6:	9c08      	ldr	r4, [sp, #32]
 8009ec8:	9e00      	ldr	r6, [sp, #0]
 8009eca:	9a00      	ldr	r2, [sp, #0]
 8009ecc:	441a      	add	r2, r3
 8009ece:	9200      	str	r2, [sp, #0]
 8009ed0:	9a06      	ldr	r2, [sp, #24]
 8009ed2:	2101      	movs	r1, #1
 8009ed4:	441a      	add	r2, r3
 8009ed6:	4648      	mov	r0, r9
 8009ed8:	9206      	str	r2, [sp, #24]
 8009eda:	f000 fc8f 	bl	800a7fc <__i2b>
 8009ede:	4605      	mov	r5, r0
 8009ee0:	b166      	cbz	r6, 8009efc <_dtoa_r+0x74c>
 8009ee2:	9b06      	ldr	r3, [sp, #24]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	dd09      	ble.n	8009efc <_dtoa_r+0x74c>
 8009ee8:	42b3      	cmp	r3, r6
 8009eea:	9a00      	ldr	r2, [sp, #0]
 8009eec:	bfa8      	it	ge
 8009eee:	4633      	movge	r3, r6
 8009ef0:	1ad2      	subs	r2, r2, r3
 8009ef2:	9200      	str	r2, [sp, #0]
 8009ef4:	9a06      	ldr	r2, [sp, #24]
 8009ef6:	1af6      	subs	r6, r6, r3
 8009ef8:	1ad3      	subs	r3, r2, r3
 8009efa:	9306      	str	r3, [sp, #24]
 8009efc:	9b08      	ldr	r3, [sp, #32]
 8009efe:	b30b      	cbz	r3, 8009f44 <_dtoa_r+0x794>
 8009f00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	f000 80c6 	beq.w	800a094 <_dtoa_r+0x8e4>
 8009f08:	2c00      	cmp	r4, #0
 8009f0a:	f000 80c0 	beq.w	800a08e <_dtoa_r+0x8de>
 8009f0e:	4629      	mov	r1, r5
 8009f10:	4622      	mov	r2, r4
 8009f12:	4648      	mov	r0, r9
 8009f14:	f000 fd2a 	bl	800a96c <__pow5mult>
 8009f18:	9a02      	ldr	r2, [sp, #8]
 8009f1a:	4601      	mov	r1, r0
 8009f1c:	4605      	mov	r5, r0
 8009f1e:	4648      	mov	r0, r9
 8009f20:	f000 fc82 	bl	800a828 <__multiply>
 8009f24:	9902      	ldr	r1, [sp, #8]
 8009f26:	4680      	mov	r8, r0
 8009f28:	4648      	mov	r0, r9
 8009f2a:	f000 fbb3 	bl	800a694 <_Bfree>
 8009f2e:	9b08      	ldr	r3, [sp, #32]
 8009f30:	1b1b      	subs	r3, r3, r4
 8009f32:	9308      	str	r3, [sp, #32]
 8009f34:	f000 80b1 	beq.w	800a09a <_dtoa_r+0x8ea>
 8009f38:	9a08      	ldr	r2, [sp, #32]
 8009f3a:	4641      	mov	r1, r8
 8009f3c:	4648      	mov	r0, r9
 8009f3e:	f000 fd15 	bl	800a96c <__pow5mult>
 8009f42:	9002      	str	r0, [sp, #8]
 8009f44:	2101      	movs	r1, #1
 8009f46:	4648      	mov	r0, r9
 8009f48:	f000 fc58 	bl	800a7fc <__i2b>
 8009f4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f4e:	4604      	mov	r4, r0
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	f000 81d8 	beq.w	800a306 <_dtoa_r+0xb56>
 8009f56:	461a      	mov	r2, r3
 8009f58:	4601      	mov	r1, r0
 8009f5a:	4648      	mov	r0, r9
 8009f5c:	f000 fd06 	bl	800a96c <__pow5mult>
 8009f60:	9b07      	ldr	r3, [sp, #28]
 8009f62:	2b01      	cmp	r3, #1
 8009f64:	4604      	mov	r4, r0
 8009f66:	f300 809f 	bgt.w	800a0a8 <_dtoa_r+0x8f8>
 8009f6a:	9b04      	ldr	r3, [sp, #16]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	f040 8097 	bne.w	800a0a0 <_dtoa_r+0x8f0>
 8009f72:	9b05      	ldr	r3, [sp, #20]
 8009f74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	f040 8093 	bne.w	800a0a4 <_dtoa_r+0x8f4>
 8009f7e:	9b05      	ldr	r3, [sp, #20]
 8009f80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f84:	0d1b      	lsrs	r3, r3, #20
 8009f86:	051b      	lsls	r3, r3, #20
 8009f88:	b133      	cbz	r3, 8009f98 <_dtoa_r+0x7e8>
 8009f8a:	9b00      	ldr	r3, [sp, #0]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	9300      	str	r3, [sp, #0]
 8009f90:	9b06      	ldr	r3, [sp, #24]
 8009f92:	3301      	adds	r3, #1
 8009f94:	9306      	str	r3, [sp, #24]
 8009f96:	2301      	movs	r3, #1
 8009f98:	9308      	str	r3, [sp, #32]
 8009f9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	f000 81b8 	beq.w	800a312 <_dtoa_r+0xb62>
 8009fa2:	6923      	ldr	r3, [r4, #16]
 8009fa4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009fa8:	6918      	ldr	r0, [r3, #16]
 8009faa:	f000 fbdb 	bl	800a764 <__hi0bits>
 8009fae:	f1c0 0020 	rsb	r0, r0, #32
 8009fb2:	9b06      	ldr	r3, [sp, #24]
 8009fb4:	4418      	add	r0, r3
 8009fb6:	f010 001f 	ands.w	r0, r0, #31
 8009fba:	f000 8082 	beq.w	800a0c2 <_dtoa_r+0x912>
 8009fbe:	f1c0 0320 	rsb	r3, r0, #32
 8009fc2:	2b04      	cmp	r3, #4
 8009fc4:	dd73      	ble.n	800a0ae <_dtoa_r+0x8fe>
 8009fc6:	9b00      	ldr	r3, [sp, #0]
 8009fc8:	f1c0 001c 	rsb	r0, r0, #28
 8009fcc:	4403      	add	r3, r0
 8009fce:	9300      	str	r3, [sp, #0]
 8009fd0:	9b06      	ldr	r3, [sp, #24]
 8009fd2:	4403      	add	r3, r0
 8009fd4:	4406      	add	r6, r0
 8009fd6:	9306      	str	r3, [sp, #24]
 8009fd8:	9b00      	ldr	r3, [sp, #0]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	dd05      	ble.n	8009fea <_dtoa_r+0x83a>
 8009fde:	9902      	ldr	r1, [sp, #8]
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	4648      	mov	r0, r9
 8009fe4:	f000 fd1c 	bl	800aa20 <__lshift>
 8009fe8:	9002      	str	r0, [sp, #8]
 8009fea:	9b06      	ldr	r3, [sp, #24]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	dd05      	ble.n	8009ffc <_dtoa_r+0x84c>
 8009ff0:	4621      	mov	r1, r4
 8009ff2:	461a      	mov	r2, r3
 8009ff4:	4648      	mov	r0, r9
 8009ff6:	f000 fd13 	bl	800aa20 <__lshift>
 8009ffa:	4604      	mov	r4, r0
 8009ffc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d061      	beq.n	800a0c6 <_dtoa_r+0x916>
 800a002:	9802      	ldr	r0, [sp, #8]
 800a004:	4621      	mov	r1, r4
 800a006:	f000 fd77 	bl	800aaf8 <__mcmp>
 800a00a:	2800      	cmp	r0, #0
 800a00c:	da5b      	bge.n	800a0c6 <_dtoa_r+0x916>
 800a00e:	2300      	movs	r3, #0
 800a010:	9902      	ldr	r1, [sp, #8]
 800a012:	220a      	movs	r2, #10
 800a014:	4648      	mov	r0, r9
 800a016:	f000 fb5f 	bl	800a6d8 <__multadd>
 800a01a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a01c:	9002      	str	r0, [sp, #8]
 800a01e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a022:	2b00      	cmp	r3, #0
 800a024:	f000 8177 	beq.w	800a316 <_dtoa_r+0xb66>
 800a028:	4629      	mov	r1, r5
 800a02a:	2300      	movs	r3, #0
 800a02c:	220a      	movs	r2, #10
 800a02e:	4648      	mov	r0, r9
 800a030:	f000 fb52 	bl	800a6d8 <__multadd>
 800a034:	f1bb 0f00 	cmp.w	fp, #0
 800a038:	4605      	mov	r5, r0
 800a03a:	dc6f      	bgt.n	800a11c <_dtoa_r+0x96c>
 800a03c:	9b07      	ldr	r3, [sp, #28]
 800a03e:	2b02      	cmp	r3, #2
 800a040:	dc49      	bgt.n	800a0d6 <_dtoa_r+0x926>
 800a042:	e06b      	b.n	800a11c <_dtoa_r+0x96c>
 800a044:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a046:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a04a:	e73c      	b.n	8009ec6 <_dtoa_r+0x716>
 800a04c:	3fe00000 	.word	0x3fe00000
 800a050:	40240000 	.word	0x40240000
 800a054:	9b03      	ldr	r3, [sp, #12]
 800a056:	1e5c      	subs	r4, r3, #1
 800a058:	9b08      	ldr	r3, [sp, #32]
 800a05a:	42a3      	cmp	r3, r4
 800a05c:	db09      	blt.n	800a072 <_dtoa_r+0x8c2>
 800a05e:	1b1c      	subs	r4, r3, r4
 800a060:	9b03      	ldr	r3, [sp, #12]
 800a062:	2b00      	cmp	r3, #0
 800a064:	f6bf af30 	bge.w	8009ec8 <_dtoa_r+0x718>
 800a068:	9b00      	ldr	r3, [sp, #0]
 800a06a:	9a03      	ldr	r2, [sp, #12]
 800a06c:	1a9e      	subs	r6, r3, r2
 800a06e:	2300      	movs	r3, #0
 800a070:	e72b      	b.n	8009eca <_dtoa_r+0x71a>
 800a072:	9b08      	ldr	r3, [sp, #32]
 800a074:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a076:	9408      	str	r4, [sp, #32]
 800a078:	1ae3      	subs	r3, r4, r3
 800a07a:	441a      	add	r2, r3
 800a07c:	9e00      	ldr	r6, [sp, #0]
 800a07e:	9b03      	ldr	r3, [sp, #12]
 800a080:	920d      	str	r2, [sp, #52]	@ 0x34
 800a082:	2400      	movs	r4, #0
 800a084:	e721      	b.n	8009eca <_dtoa_r+0x71a>
 800a086:	9c08      	ldr	r4, [sp, #32]
 800a088:	9e00      	ldr	r6, [sp, #0]
 800a08a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a08c:	e728      	b.n	8009ee0 <_dtoa_r+0x730>
 800a08e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a092:	e751      	b.n	8009f38 <_dtoa_r+0x788>
 800a094:	9a08      	ldr	r2, [sp, #32]
 800a096:	9902      	ldr	r1, [sp, #8]
 800a098:	e750      	b.n	8009f3c <_dtoa_r+0x78c>
 800a09a:	f8cd 8008 	str.w	r8, [sp, #8]
 800a09e:	e751      	b.n	8009f44 <_dtoa_r+0x794>
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	e779      	b.n	8009f98 <_dtoa_r+0x7e8>
 800a0a4:	9b04      	ldr	r3, [sp, #16]
 800a0a6:	e777      	b.n	8009f98 <_dtoa_r+0x7e8>
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	9308      	str	r3, [sp, #32]
 800a0ac:	e779      	b.n	8009fa2 <_dtoa_r+0x7f2>
 800a0ae:	d093      	beq.n	8009fd8 <_dtoa_r+0x828>
 800a0b0:	9a00      	ldr	r2, [sp, #0]
 800a0b2:	331c      	adds	r3, #28
 800a0b4:	441a      	add	r2, r3
 800a0b6:	9200      	str	r2, [sp, #0]
 800a0b8:	9a06      	ldr	r2, [sp, #24]
 800a0ba:	441a      	add	r2, r3
 800a0bc:	441e      	add	r6, r3
 800a0be:	9206      	str	r2, [sp, #24]
 800a0c0:	e78a      	b.n	8009fd8 <_dtoa_r+0x828>
 800a0c2:	4603      	mov	r3, r0
 800a0c4:	e7f4      	b.n	800a0b0 <_dtoa_r+0x900>
 800a0c6:	9b03      	ldr	r3, [sp, #12]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	46b8      	mov	r8, r7
 800a0cc:	dc20      	bgt.n	800a110 <_dtoa_r+0x960>
 800a0ce:	469b      	mov	fp, r3
 800a0d0:	9b07      	ldr	r3, [sp, #28]
 800a0d2:	2b02      	cmp	r3, #2
 800a0d4:	dd1e      	ble.n	800a114 <_dtoa_r+0x964>
 800a0d6:	f1bb 0f00 	cmp.w	fp, #0
 800a0da:	f47f adb1 	bne.w	8009c40 <_dtoa_r+0x490>
 800a0de:	4621      	mov	r1, r4
 800a0e0:	465b      	mov	r3, fp
 800a0e2:	2205      	movs	r2, #5
 800a0e4:	4648      	mov	r0, r9
 800a0e6:	f000 faf7 	bl	800a6d8 <__multadd>
 800a0ea:	4601      	mov	r1, r0
 800a0ec:	4604      	mov	r4, r0
 800a0ee:	9802      	ldr	r0, [sp, #8]
 800a0f0:	f000 fd02 	bl	800aaf8 <__mcmp>
 800a0f4:	2800      	cmp	r0, #0
 800a0f6:	f77f ada3 	ble.w	8009c40 <_dtoa_r+0x490>
 800a0fa:	4656      	mov	r6, sl
 800a0fc:	2331      	movs	r3, #49	@ 0x31
 800a0fe:	f806 3b01 	strb.w	r3, [r6], #1
 800a102:	f108 0801 	add.w	r8, r8, #1
 800a106:	e59f      	b.n	8009c48 <_dtoa_r+0x498>
 800a108:	9c03      	ldr	r4, [sp, #12]
 800a10a:	46b8      	mov	r8, r7
 800a10c:	4625      	mov	r5, r4
 800a10e:	e7f4      	b.n	800a0fa <_dtoa_r+0x94a>
 800a110:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a116:	2b00      	cmp	r3, #0
 800a118:	f000 8101 	beq.w	800a31e <_dtoa_r+0xb6e>
 800a11c:	2e00      	cmp	r6, #0
 800a11e:	dd05      	ble.n	800a12c <_dtoa_r+0x97c>
 800a120:	4629      	mov	r1, r5
 800a122:	4632      	mov	r2, r6
 800a124:	4648      	mov	r0, r9
 800a126:	f000 fc7b 	bl	800aa20 <__lshift>
 800a12a:	4605      	mov	r5, r0
 800a12c:	9b08      	ldr	r3, [sp, #32]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d05c      	beq.n	800a1ec <_dtoa_r+0xa3c>
 800a132:	6869      	ldr	r1, [r5, #4]
 800a134:	4648      	mov	r0, r9
 800a136:	f000 fa6d 	bl	800a614 <_Balloc>
 800a13a:	4606      	mov	r6, r0
 800a13c:	b928      	cbnz	r0, 800a14a <_dtoa_r+0x99a>
 800a13e:	4b82      	ldr	r3, [pc, #520]	@ (800a348 <_dtoa_r+0xb98>)
 800a140:	4602      	mov	r2, r0
 800a142:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a146:	f7ff bb4a 	b.w	80097de <_dtoa_r+0x2e>
 800a14a:	692a      	ldr	r2, [r5, #16]
 800a14c:	3202      	adds	r2, #2
 800a14e:	0092      	lsls	r2, r2, #2
 800a150:	f105 010c 	add.w	r1, r5, #12
 800a154:	300c      	adds	r0, #12
 800a156:	f000 ff89 	bl	800b06c <memcpy>
 800a15a:	2201      	movs	r2, #1
 800a15c:	4631      	mov	r1, r6
 800a15e:	4648      	mov	r0, r9
 800a160:	f000 fc5e 	bl	800aa20 <__lshift>
 800a164:	f10a 0301 	add.w	r3, sl, #1
 800a168:	9300      	str	r3, [sp, #0]
 800a16a:	eb0a 030b 	add.w	r3, sl, fp
 800a16e:	9308      	str	r3, [sp, #32]
 800a170:	9b04      	ldr	r3, [sp, #16]
 800a172:	f003 0301 	and.w	r3, r3, #1
 800a176:	462f      	mov	r7, r5
 800a178:	9306      	str	r3, [sp, #24]
 800a17a:	4605      	mov	r5, r0
 800a17c:	9b00      	ldr	r3, [sp, #0]
 800a17e:	9802      	ldr	r0, [sp, #8]
 800a180:	4621      	mov	r1, r4
 800a182:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800a186:	f7ff fa8b 	bl	80096a0 <quorem>
 800a18a:	4603      	mov	r3, r0
 800a18c:	3330      	adds	r3, #48	@ 0x30
 800a18e:	9003      	str	r0, [sp, #12]
 800a190:	4639      	mov	r1, r7
 800a192:	9802      	ldr	r0, [sp, #8]
 800a194:	9309      	str	r3, [sp, #36]	@ 0x24
 800a196:	f000 fcaf 	bl	800aaf8 <__mcmp>
 800a19a:	462a      	mov	r2, r5
 800a19c:	9004      	str	r0, [sp, #16]
 800a19e:	4621      	mov	r1, r4
 800a1a0:	4648      	mov	r0, r9
 800a1a2:	f000 fcc5 	bl	800ab30 <__mdiff>
 800a1a6:	68c2      	ldr	r2, [r0, #12]
 800a1a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1aa:	4606      	mov	r6, r0
 800a1ac:	bb02      	cbnz	r2, 800a1f0 <_dtoa_r+0xa40>
 800a1ae:	4601      	mov	r1, r0
 800a1b0:	9802      	ldr	r0, [sp, #8]
 800a1b2:	f000 fca1 	bl	800aaf8 <__mcmp>
 800a1b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1b8:	4602      	mov	r2, r0
 800a1ba:	4631      	mov	r1, r6
 800a1bc:	4648      	mov	r0, r9
 800a1be:	920c      	str	r2, [sp, #48]	@ 0x30
 800a1c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1c2:	f000 fa67 	bl	800a694 <_Bfree>
 800a1c6:	9b07      	ldr	r3, [sp, #28]
 800a1c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a1ca:	9e00      	ldr	r6, [sp, #0]
 800a1cc:	ea42 0103 	orr.w	r1, r2, r3
 800a1d0:	9b06      	ldr	r3, [sp, #24]
 800a1d2:	4319      	orrs	r1, r3
 800a1d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1d6:	d10d      	bne.n	800a1f4 <_dtoa_r+0xa44>
 800a1d8:	2b39      	cmp	r3, #57	@ 0x39
 800a1da:	d027      	beq.n	800a22c <_dtoa_r+0xa7c>
 800a1dc:	9a04      	ldr	r2, [sp, #16]
 800a1de:	2a00      	cmp	r2, #0
 800a1e0:	dd01      	ble.n	800a1e6 <_dtoa_r+0xa36>
 800a1e2:	9b03      	ldr	r3, [sp, #12]
 800a1e4:	3331      	adds	r3, #49	@ 0x31
 800a1e6:	f88b 3000 	strb.w	r3, [fp]
 800a1ea:	e52e      	b.n	8009c4a <_dtoa_r+0x49a>
 800a1ec:	4628      	mov	r0, r5
 800a1ee:	e7b9      	b.n	800a164 <_dtoa_r+0x9b4>
 800a1f0:	2201      	movs	r2, #1
 800a1f2:	e7e2      	b.n	800a1ba <_dtoa_r+0xa0a>
 800a1f4:	9904      	ldr	r1, [sp, #16]
 800a1f6:	2900      	cmp	r1, #0
 800a1f8:	db04      	blt.n	800a204 <_dtoa_r+0xa54>
 800a1fa:	9807      	ldr	r0, [sp, #28]
 800a1fc:	4301      	orrs	r1, r0
 800a1fe:	9806      	ldr	r0, [sp, #24]
 800a200:	4301      	orrs	r1, r0
 800a202:	d120      	bne.n	800a246 <_dtoa_r+0xa96>
 800a204:	2a00      	cmp	r2, #0
 800a206:	ddee      	ble.n	800a1e6 <_dtoa_r+0xa36>
 800a208:	9902      	ldr	r1, [sp, #8]
 800a20a:	9300      	str	r3, [sp, #0]
 800a20c:	2201      	movs	r2, #1
 800a20e:	4648      	mov	r0, r9
 800a210:	f000 fc06 	bl	800aa20 <__lshift>
 800a214:	4621      	mov	r1, r4
 800a216:	9002      	str	r0, [sp, #8]
 800a218:	f000 fc6e 	bl	800aaf8 <__mcmp>
 800a21c:	2800      	cmp	r0, #0
 800a21e:	9b00      	ldr	r3, [sp, #0]
 800a220:	dc02      	bgt.n	800a228 <_dtoa_r+0xa78>
 800a222:	d1e0      	bne.n	800a1e6 <_dtoa_r+0xa36>
 800a224:	07da      	lsls	r2, r3, #31
 800a226:	d5de      	bpl.n	800a1e6 <_dtoa_r+0xa36>
 800a228:	2b39      	cmp	r3, #57	@ 0x39
 800a22a:	d1da      	bne.n	800a1e2 <_dtoa_r+0xa32>
 800a22c:	2339      	movs	r3, #57	@ 0x39
 800a22e:	f88b 3000 	strb.w	r3, [fp]
 800a232:	4633      	mov	r3, r6
 800a234:	461e      	mov	r6, r3
 800a236:	3b01      	subs	r3, #1
 800a238:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a23c:	2a39      	cmp	r2, #57	@ 0x39
 800a23e:	d04e      	beq.n	800a2de <_dtoa_r+0xb2e>
 800a240:	3201      	adds	r2, #1
 800a242:	701a      	strb	r2, [r3, #0]
 800a244:	e501      	b.n	8009c4a <_dtoa_r+0x49a>
 800a246:	2a00      	cmp	r2, #0
 800a248:	dd03      	ble.n	800a252 <_dtoa_r+0xaa2>
 800a24a:	2b39      	cmp	r3, #57	@ 0x39
 800a24c:	d0ee      	beq.n	800a22c <_dtoa_r+0xa7c>
 800a24e:	3301      	adds	r3, #1
 800a250:	e7c9      	b.n	800a1e6 <_dtoa_r+0xa36>
 800a252:	9a00      	ldr	r2, [sp, #0]
 800a254:	9908      	ldr	r1, [sp, #32]
 800a256:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a25a:	428a      	cmp	r2, r1
 800a25c:	d028      	beq.n	800a2b0 <_dtoa_r+0xb00>
 800a25e:	9902      	ldr	r1, [sp, #8]
 800a260:	2300      	movs	r3, #0
 800a262:	220a      	movs	r2, #10
 800a264:	4648      	mov	r0, r9
 800a266:	f000 fa37 	bl	800a6d8 <__multadd>
 800a26a:	42af      	cmp	r7, r5
 800a26c:	9002      	str	r0, [sp, #8]
 800a26e:	f04f 0300 	mov.w	r3, #0
 800a272:	f04f 020a 	mov.w	r2, #10
 800a276:	4639      	mov	r1, r7
 800a278:	4648      	mov	r0, r9
 800a27a:	d107      	bne.n	800a28c <_dtoa_r+0xadc>
 800a27c:	f000 fa2c 	bl	800a6d8 <__multadd>
 800a280:	4607      	mov	r7, r0
 800a282:	4605      	mov	r5, r0
 800a284:	9b00      	ldr	r3, [sp, #0]
 800a286:	3301      	adds	r3, #1
 800a288:	9300      	str	r3, [sp, #0]
 800a28a:	e777      	b.n	800a17c <_dtoa_r+0x9cc>
 800a28c:	f000 fa24 	bl	800a6d8 <__multadd>
 800a290:	4629      	mov	r1, r5
 800a292:	4607      	mov	r7, r0
 800a294:	2300      	movs	r3, #0
 800a296:	220a      	movs	r2, #10
 800a298:	4648      	mov	r0, r9
 800a29a:	f000 fa1d 	bl	800a6d8 <__multadd>
 800a29e:	4605      	mov	r5, r0
 800a2a0:	e7f0      	b.n	800a284 <_dtoa_r+0xad4>
 800a2a2:	f1bb 0f00 	cmp.w	fp, #0
 800a2a6:	bfcc      	ite	gt
 800a2a8:	465e      	movgt	r6, fp
 800a2aa:	2601      	movle	r6, #1
 800a2ac:	4456      	add	r6, sl
 800a2ae:	2700      	movs	r7, #0
 800a2b0:	9902      	ldr	r1, [sp, #8]
 800a2b2:	9300      	str	r3, [sp, #0]
 800a2b4:	2201      	movs	r2, #1
 800a2b6:	4648      	mov	r0, r9
 800a2b8:	f000 fbb2 	bl	800aa20 <__lshift>
 800a2bc:	4621      	mov	r1, r4
 800a2be:	9002      	str	r0, [sp, #8]
 800a2c0:	f000 fc1a 	bl	800aaf8 <__mcmp>
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	dcb4      	bgt.n	800a232 <_dtoa_r+0xa82>
 800a2c8:	d102      	bne.n	800a2d0 <_dtoa_r+0xb20>
 800a2ca:	9b00      	ldr	r3, [sp, #0]
 800a2cc:	07db      	lsls	r3, r3, #31
 800a2ce:	d4b0      	bmi.n	800a232 <_dtoa_r+0xa82>
 800a2d0:	4633      	mov	r3, r6
 800a2d2:	461e      	mov	r6, r3
 800a2d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a2d8:	2a30      	cmp	r2, #48	@ 0x30
 800a2da:	d0fa      	beq.n	800a2d2 <_dtoa_r+0xb22>
 800a2dc:	e4b5      	b.n	8009c4a <_dtoa_r+0x49a>
 800a2de:	459a      	cmp	sl, r3
 800a2e0:	d1a8      	bne.n	800a234 <_dtoa_r+0xa84>
 800a2e2:	2331      	movs	r3, #49	@ 0x31
 800a2e4:	f108 0801 	add.w	r8, r8, #1
 800a2e8:	f88a 3000 	strb.w	r3, [sl]
 800a2ec:	e4ad      	b.n	8009c4a <_dtoa_r+0x49a>
 800a2ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a2f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a34c <_dtoa_r+0xb9c>
 800a2f4:	b11b      	cbz	r3, 800a2fe <_dtoa_r+0xb4e>
 800a2f6:	f10a 0308 	add.w	r3, sl, #8
 800a2fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a2fc:	6013      	str	r3, [r2, #0]
 800a2fe:	4650      	mov	r0, sl
 800a300:	b017      	add	sp, #92	@ 0x5c
 800a302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a306:	9b07      	ldr	r3, [sp, #28]
 800a308:	2b01      	cmp	r3, #1
 800a30a:	f77f ae2e 	ble.w	8009f6a <_dtoa_r+0x7ba>
 800a30e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a310:	9308      	str	r3, [sp, #32]
 800a312:	2001      	movs	r0, #1
 800a314:	e64d      	b.n	8009fb2 <_dtoa_r+0x802>
 800a316:	f1bb 0f00 	cmp.w	fp, #0
 800a31a:	f77f aed9 	ble.w	800a0d0 <_dtoa_r+0x920>
 800a31e:	4656      	mov	r6, sl
 800a320:	9802      	ldr	r0, [sp, #8]
 800a322:	4621      	mov	r1, r4
 800a324:	f7ff f9bc 	bl	80096a0 <quorem>
 800a328:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a32c:	f806 3b01 	strb.w	r3, [r6], #1
 800a330:	eba6 020a 	sub.w	r2, r6, sl
 800a334:	4593      	cmp	fp, r2
 800a336:	ddb4      	ble.n	800a2a2 <_dtoa_r+0xaf2>
 800a338:	9902      	ldr	r1, [sp, #8]
 800a33a:	2300      	movs	r3, #0
 800a33c:	220a      	movs	r2, #10
 800a33e:	4648      	mov	r0, r9
 800a340:	f000 f9ca 	bl	800a6d8 <__multadd>
 800a344:	9002      	str	r0, [sp, #8]
 800a346:	e7eb      	b.n	800a320 <_dtoa_r+0xb70>
 800a348:	0801e6c4 	.word	0x0801e6c4
 800a34c:	0801e648 	.word	0x0801e648

0800a350 <malloc>:
 800a350:	4b02      	ldr	r3, [pc, #8]	@ (800a35c <malloc+0xc>)
 800a352:	4601      	mov	r1, r0
 800a354:	6818      	ldr	r0, [r3, #0]
 800a356:	f000 b825 	b.w	800a3a4 <_malloc_r>
 800a35a:	bf00      	nop
 800a35c:	200000ac 	.word	0x200000ac

0800a360 <sbrk_aligned>:
 800a360:	b570      	push	{r4, r5, r6, lr}
 800a362:	4e0f      	ldr	r6, [pc, #60]	@ (800a3a0 <sbrk_aligned+0x40>)
 800a364:	460c      	mov	r4, r1
 800a366:	6831      	ldr	r1, [r6, #0]
 800a368:	4605      	mov	r5, r0
 800a36a:	b911      	cbnz	r1, 800a372 <sbrk_aligned+0x12>
 800a36c:	f000 fe3a 	bl	800afe4 <_sbrk_r>
 800a370:	6030      	str	r0, [r6, #0]
 800a372:	4621      	mov	r1, r4
 800a374:	4628      	mov	r0, r5
 800a376:	f000 fe35 	bl	800afe4 <_sbrk_r>
 800a37a:	1c43      	adds	r3, r0, #1
 800a37c:	d103      	bne.n	800a386 <sbrk_aligned+0x26>
 800a37e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a382:	4620      	mov	r0, r4
 800a384:	bd70      	pop	{r4, r5, r6, pc}
 800a386:	1cc4      	adds	r4, r0, #3
 800a388:	f024 0403 	bic.w	r4, r4, #3
 800a38c:	42a0      	cmp	r0, r4
 800a38e:	d0f8      	beq.n	800a382 <sbrk_aligned+0x22>
 800a390:	1a21      	subs	r1, r4, r0
 800a392:	4628      	mov	r0, r5
 800a394:	f000 fe26 	bl	800afe4 <_sbrk_r>
 800a398:	3001      	adds	r0, #1
 800a39a:	d1f2      	bne.n	800a382 <sbrk_aligned+0x22>
 800a39c:	e7ef      	b.n	800a37e <sbrk_aligned+0x1e>
 800a39e:	bf00      	nop
 800a3a0:	20001fac 	.word	0x20001fac

0800a3a4 <_malloc_r>:
 800a3a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3a8:	1ccd      	adds	r5, r1, #3
 800a3aa:	f025 0503 	bic.w	r5, r5, #3
 800a3ae:	3508      	adds	r5, #8
 800a3b0:	2d0c      	cmp	r5, #12
 800a3b2:	bf38      	it	cc
 800a3b4:	250c      	movcc	r5, #12
 800a3b6:	2d00      	cmp	r5, #0
 800a3b8:	4606      	mov	r6, r0
 800a3ba:	db01      	blt.n	800a3c0 <_malloc_r+0x1c>
 800a3bc:	42a9      	cmp	r1, r5
 800a3be:	d904      	bls.n	800a3ca <_malloc_r+0x26>
 800a3c0:	230c      	movs	r3, #12
 800a3c2:	6033      	str	r3, [r6, #0]
 800a3c4:	2000      	movs	r0, #0
 800a3c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a4a0 <_malloc_r+0xfc>
 800a3ce:	f000 f915 	bl	800a5fc <__malloc_lock>
 800a3d2:	f8d8 3000 	ldr.w	r3, [r8]
 800a3d6:	461c      	mov	r4, r3
 800a3d8:	bb44      	cbnz	r4, 800a42c <_malloc_r+0x88>
 800a3da:	4629      	mov	r1, r5
 800a3dc:	4630      	mov	r0, r6
 800a3de:	f7ff ffbf 	bl	800a360 <sbrk_aligned>
 800a3e2:	1c43      	adds	r3, r0, #1
 800a3e4:	4604      	mov	r4, r0
 800a3e6:	d158      	bne.n	800a49a <_malloc_r+0xf6>
 800a3e8:	f8d8 4000 	ldr.w	r4, [r8]
 800a3ec:	4627      	mov	r7, r4
 800a3ee:	2f00      	cmp	r7, #0
 800a3f0:	d143      	bne.n	800a47a <_malloc_r+0xd6>
 800a3f2:	2c00      	cmp	r4, #0
 800a3f4:	d04b      	beq.n	800a48e <_malloc_r+0xea>
 800a3f6:	6823      	ldr	r3, [r4, #0]
 800a3f8:	4639      	mov	r1, r7
 800a3fa:	4630      	mov	r0, r6
 800a3fc:	eb04 0903 	add.w	r9, r4, r3
 800a400:	f000 fdf0 	bl	800afe4 <_sbrk_r>
 800a404:	4581      	cmp	r9, r0
 800a406:	d142      	bne.n	800a48e <_malloc_r+0xea>
 800a408:	6821      	ldr	r1, [r4, #0]
 800a40a:	1a6d      	subs	r5, r5, r1
 800a40c:	4629      	mov	r1, r5
 800a40e:	4630      	mov	r0, r6
 800a410:	f7ff ffa6 	bl	800a360 <sbrk_aligned>
 800a414:	3001      	adds	r0, #1
 800a416:	d03a      	beq.n	800a48e <_malloc_r+0xea>
 800a418:	6823      	ldr	r3, [r4, #0]
 800a41a:	442b      	add	r3, r5
 800a41c:	6023      	str	r3, [r4, #0]
 800a41e:	f8d8 3000 	ldr.w	r3, [r8]
 800a422:	685a      	ldr	r2, [r3, #4]
 800a424:	bb62      	cbnz	r2, 800a480 <_malloc_r+0xdc>
 800a426:	f8c8 7000 	str.w	r7, [r8]
 800a42a:	e00f      	b.n	800a44c <_malloc_r+0xa8>
 800a42c:	6822      	ldr	r2, [r4, #0]
 800a42e:	1b52      	subs	r2, r2, r5
 800a430:	d420      	bmi.n	800a474 <_malloc_r+0xd0>
 800a432:	2a0b      	cmp	r2, #11
 800a434:	d917      	bls.n	800a466 <_malloc_r+0xc2>
 800a436:	1961      	adds	r1, r4, r5
 800a438:	42a3      	cmp	r3, r4
 800a43a:	6025      	str	r5, [r4, #0]
 800a43c:	bf18      	it	ne
 800a43e:	6059      	strne	r1, [r3, #4]
 800a440:	6863      	ldr	r3, [r4, #4]
 800a442:	bf08      	it	eq
 800a444:	f8c8 1000 	streq.w	r1, [r8]
 800a448:	5162      	str	r2, [r4, r5]
 800a44a:	604b      	str	r3, [r1, #4]
 800a44c:	4630      	mov	r0, r6
 800a44e:	f000 f8db 	bl	800a608 <__malloc_unlock>
 800a452:	f104 000b 	add.w	r0, r4, #11
 800a456:	1d23      	adds	r3, r4, #4
 800a458:	f020 0007 	bic.w	r0, r0, #7
 800a45c:	1ac2      	subs	r2, r0, r3
 800a45e:	bf1c      	itt	ne
 800a460:	1a1b      	subne	r3, r3, r0
 800a462:	50a3      	strne	r3, [r4, r2]
 800a464:	e7af      	b.n	800a3c6 <_malloc_r+0x22>
 800a466:	6862      	ldr	r2, [r4, #4]
 800a468:	42a3      	cmp	r3, r4
 800a46a:	bf0c      	ite	eq
 800a46c:	f8c8 2000 	streq.w	r2, [r8]
 800a470:	605a      	strne	r2, [r3, #4]
 800a472:	e7eb      	b.n	800a44c <_malloc_r+0xa8>
 800a474:	4623      	mov	r3, r4
 800a476:	6864      	ldr	r4, [r4, #4]
 800a478:	e7ae      	b.n	800a3d8 <_malloc_r+0x34>
 800a47a:	463c      	mov	r4, r7
 800a47c:	687f      	ldr	r7, [r7, #4]
 800a47e:	e7b6      	b.n	800a3ee <_malloc_r+0x4a>
 800a480:	461a      	mov	r2, r3
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	42a3      	cmp	r3, r4
 800a486:	d1fb      	bne.n	800a480 <_malloc_r+0xdc>
 800a488:	2300      	movs	r3, #0
 800a48a:	6053      	str	r3, [r2, #4]
 800a48c:	e7de      	b.n	800a44c <_malloc_r+0xa8>
 800a48e:	230c      	movs	r3, #12
 800a490:	6033      	str	r3, [r6, #0]
 800a492:	4630      	mov	r0, r6
 800a494:	f000 f8b8 	bl	800a608 <__malloc_unlock>
 800a498:	e794      	b.n	800a3c4 <_malloc_r+0x20>
 800a49a:	6005      	str	r5, [r0, #0]
 800a49c:	e7d6      	b.n	800a44c <_malloc_r+0xa8>
 800a49e:	bf00      	nop
 800a4a0:	20001fb0 	.word	0x20001fb0

0800a4a4 <__sflush_r>:
 800a4a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a4a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4ac:	0716      	lsls	r6, r2, #28
 800a4ae:	4605      	mov	r5, r0
 800a4b0:	460c      	mov	r4, r1
 800a4b2:	d454      	bmi.n	800a55e <__sflush_r+0xba>
 800a4b4:	684b      	ldr	r3, [r1, #4]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	dc02      	bgt.n	800a4c0 <__sflush_r+0x1c>
 800a4ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	dd48      	ble.n	800a552 <__sflush_r+0xae>
 800a4c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4c2:	2e00      	cmp	r6, #0
 800a4c4:	d045      	beq.n	800a552 <__sflush_r+0xae>
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a4cc:	682f      	ldr	r7, [r5, #0]
 800a4ce:	6a21      	ldr	r1, [r4, #32]
 800a4d0:	602b      	str	r3, [r5, #0]
 800a4d2:	d030      	beq.n	800a536 <__sflush_r+0x92>
 800a4d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a4d6:	89a3      	ldrh	r3, [r4, #12]
 800a4d8:	0759      	lsls	r1, r3, #29
 800a4da:	d505      	bpl.n	800a4e8 <__sflush_r+0x44>
 800a4dc:	6863      	ldr	r3, [r4, #4]
 800a4de:	1ad2      	subs	r2, r2, r3
 800a4e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a4e2:	b10b      	cbz	r3, 800a4e8 <__sflush_r+0x44>
 800a4e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4e6:	1ad2      	subs	r2, r2, r3
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4ec:	6a21      	ldr	r1, [r4, #32]
 800a4ee:	4628      	mov	r0, r5
 800a4f0:	47b0      	blx	r6
 800a4f2:	1c43      	adds	r3, r0, #1
 800a4f4:	89a3      	ldrh	r3, [r4, #12]
 800a4f6:	d106      	bne.n	800a506 <__sflush_r+0x62>
 800a4f8:	6829      	ldr	r1, [r5, #0]
 800a4fa:	291d      	cmp	r1, #29
 800a4fc:	d82b      	bhi.n	800a556 <__sflush_r+0xb2>
 800a4fe:	4a2a      	ldr	r2, [pc, #168]	@ (800a5a8 <__sflush_r+0x104>)
 800a500:	40ca      	lsrs	r2, r1
 800a502:	07d6      	lsls	r6, r2, #31
 800a504:	d527      	bpl.n	800a556 <__sflush_r+0xb2>
 800a506:	2200      	movs	r2, #0
 800a508:	6062      	str	r2, [r4, #4]
 800a50a:	04d9      	lsls	r1, r3, #19
 800a50c:	6922      	ldr	r2, [r4, #16]
 800a50e:	6022      	str	r2, [r4, #0]
 800a510:	d504      	bpl.n	800a51c <__sflush_r+0x78>
 800a512:	1c42      	adds	r2, r0, #1
 800a514:	d101      	bne.n	800a51a <__sflush_r+0x76>
 800a516:	682b      	ldr	r3, [r5, #0]
 800a518:	b903      	cbnz	r3, 800a51c <__sflush_r+0x78>
 800a51a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a51c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a51e:	602f      	str	r7, [r5, #0]
 800a520:	b1b9      	cbz	r1, 800a552 <__sflush_r+0xae>
 800a522:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a526:	4299      	cmp	r1, r3
 800a528:	d002      	beq.n	800a530 <__sflush_r+0x8c>
 800a52a:	4628      	mov	r0, r5
 800a52c:	f000 fdde 	bl	800b0ec <_free_r>
 800a530:	2300      	movs	r3, #0
 800a532:	6363      	str	r3, [r4, #52]	@ 0x34
 800a534:	e00d      	b.n	800a552 <__sflush_r+0xae>
 800a536:	2301      	movs	r3, #1
 800a538:	4628      	mov	r0, r5
 800a53a:	47b0      	blx	r6
 800a53c:	4602      	mov	r2, r0
 800a53e:	1c50      	adds	r0, r2, #1
 800a540:	d1c9      	bne.n	800a4d6 <__sflush_r+0x32>
 800a542:	682b      	ldr	r3, [r5, #0]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d0c6      	beq.n	800a4d6 <__sflush_r+0x32>
 800a548:	2b1d      	cmp	r3, #29
 800a54a:	d001      	beq.n	800a550 <__sflush_r+0xac>
 800a54c:	2b16      	cmp	r3, #22
 800a54e:	d11e      	bne.n	800a58e <__sflush_r+0xea>
 800a550:	602f      	str	r7, [r5, #0]
 800a552:	2000      	movs	r0, #0
 800a554:	e022      	b.n	800a59c <__sflush_r+0xf8>
 800a556:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a55a:	b21b      	sxth	r3, r3
 800a55c:	e01b      	b.n	800a596 <__sflush_r+0xf2>
 800a55e:	690f      	ldr	r7, [r1, #16]
 800a560:	2f00      	cmp	r7, #0
 800a562:	d0f6      	beq.n	800a552 <__sflush_r+0xae>
 800a564:	0793      	lsls	r3, r2, #30
 800a566:	680e      	ldr	r6, [r1, #0]
 800a568:	bf08      	it	eq
 800a56a:	694b      	ldreq	r3, [r1, #20]
 800a56c:	600f      	str	r7, [r1, #0]
 800a56e:	bf18      	it	ne
 800a570:	2300      	movne	r3, #0
 800a572:	eba6 0807 	sub.w	r8, r6, r7
 800a576:	608b      	str	r3, [r1, #8]
 800a578:	f1b8 0f00 	cmp.w	r8, #0
 800a57c:	dde9      	ble.n	800a552 <__sflush_r+0xae>
 800a57e:	6a21      	ldr	r1, [r4, #32]
 800a580:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a582:	4643      	mov	r3, r8
 800a584:	463a      	mov	r2, r7
 800a586:	4628      	mov	r0, r5
 800a588:	47b0      	blx	r6
 800a58a:	2800      	cmp	r0, #0
 800a58c:	dc08      	bgt.n	800a5a0 <__sflush_r+0xfc>
 800a58e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a592:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a596:	81a3      	strh	r3, [r4, #12]
 800a598:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a59c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5a0:	4407      	add	r7, r0
 800a5a2:	eba8 0800 	sub.w	r8, r8, r0
 800a5a6:	e7e7      	b.n	800a578 <__sflush_r+0xd4>
 800a5a8:	20400001 	.word	0x20400001

0800a5ac <_fflush_r>:
 800a5ac:	b538      	push	{r3, r4, r5, lr}
 800a5ae:	690b      	ldr	r3, [r1, #16]
 800a5b0:	4605      	mov	r5, r0
 800a5b2:	460c      	mov	r4, r1
 800a5b4:	b913      	cbnz	r3, 800a5bc <_fflush_r+0x10>
 800a5b6:	2500      	movs	r5, #0
 800a5b8:	4628      	mov	r0, r5
 800a5ba:	bd38      	pop	{r3, r4, r5, pc}
 800a5bc:	b118      	cbz	r0, 800a5c6 <_fflush_r+0x1a>
 800a5be:	6a03      	ldr	r3, [r0, #32]
 800a5c0:	b90b      	cbnz	r3, 800a5c6 <_fflush_r+0x1a>
 800a5c2:	f7fe ff9f 	bl	8009504 <__sinit>
 800a5c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d0f3      	beq.n	800a5b6 <_fflush_r+0xa>
 800a5ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a5d0:	07d0      	lsls	r0, r2, #31
 800a5d2:	d404      	bmi.n	800a5de <_fflush_r+0x32>
 800a5d4:	0599      	lsls	r1, r3, #22
 800a5d6:	d402      	bmi.n	800a5de <_fflush_r+0x32>
 800a5d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5da:	f7ff f85a 	bl	8009692 <__retarget_lock_acquire_recursive>
 800a5de:	4628      	mov	r0, r5
 800a5e0:	4621      	mov	r1, r4
 800a5e2:	f7ff ff5f 	bl	800a4a4 <__sflush_r>
 800a5e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5e8:	07da      	lsls	r2, r3, #31
 800a5ea:	4605      	mov	r5, r0
 800a5ec:	d4e4      	bmi.n	800a5b8 <_fflush_r+0xc>
 800a5ee:	89a3      	ldrh	r3, [r4, #12]
 800a5f0:	059b      	lsls	r3, r3, #22
 800a5f2:	d4e1      	bmi.n	800a5b8 <_fflush_r+0xc>
 800a5f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5f6:	f7ff f84d 	bl	8009694 <__retarget_lock_release_recursive>
 800a5fa:	e7dd      	b.n	800a5b8 <_fflush_r+0xc>

0800a5fc <__malloc_lock>:
 800a5fc:	4801      	ldr	r0, [pc, #4]	@ (800a604 <__malloc_lock+0x8>)
 800a5fe:	f7ff b848 	b.w	8009692 <__retarget_lock_acquire_recursive>
 800a602:	bf00      	nop
 800a604:	20001fa8 	.word	0x20001fa8

0800a608 <__malloc_unlock>:
 800a608:	4801      	ldr	r0, [pc, #4]	@ (800a610 <__malloc_unlock+0x8>)
 800a60a:	f7ff b843 	b.w	8009694 <__retarget_lock_release_recursive>
 800a60e:	bf00      	nop
 800a610:	20001fa8 	.word	0x20001fa8

0800a614 <_Balloc>:
 800a614:	b570      	push	{r4, r5, r6, lr}
 800a616:	69c6      	ldr	r6, [r0, #28]
 800a618:	4604      	mov	r4, r0
 800a61a:	460d      	mov	r5, r1
 800a61c:	b976      	cbnz	r6, 800a63c <_Balloc+0x28>
 800a61e:	2010      	movs	r0, #16
 800a620:	f7ff fe96 	bl	800a350 <malloc>
 800a624:	4602      	mov	r2, r0
 800a626:	61e0      	str	r0, [r4, #28]
 800a628:	b920      	cbnz	r0, 800a634 <_Balloc+0x20>
 800a62a:	4b18      	ldr	r3, [pc, #96]	@ (800a68c <_Balloc+0x78>)
 800a62c:	4818      	ldr	r0, [pc, #96]	@ (800a690 <_Balloc+0x7c>)
 800a62e:	216b      	movs	r1, #107	@ 0x6b
 800a630:	f000 fd2a 	bl	800b088 <__assert_func>
 800a634:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a638:	6006      	str	r6, [r0, #0]
 800a63a:	60c6      	str	r6, [r0, #12]
 800a63c:	69e6      	ldr	r6, [r4, #28]
 800a63e:	68f3      	ldr	r3, [r6, #12]
 800a640:	b183      	cbz	r3, 800a664 <_Balloc+0x50>
 800a642:	69e3      	ldr	r3, [r4, #28]
 800a644:	68db      	ldr	r3, [r3, #12]
 800a646:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a64a:	b9b8      	cbnz	r0, 800a67c <_Balloc+0x68>
 800a64c:	2101      	movs	r1, #1
 800a64e:	fa01 f605 	lsl.w	r6, r1, r5
 800a652:	1d72      	adds	r2, r6, #5
 800a654:	0092      	lsls	r2, r2, #2
 800a656:	4620      	mov	r0, r4
 800a658:	f000 fd34 	bl	800b0c4 <_calloc_r>
 800a65c:	b160      	cbz	r0, 800a678 <_Balloc+0x64>
 800a65e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a662:	e00e      	b.n	800a682 <_Balloc+0x6e>
 800a664:	2221      	movs	r2, #33	@ 0x21
 800a666:	2104      	movs	r1, #4
 800a668:	4620      	mov	r0, r4
 800a66a:	f000 fd2b 	bl	800b0c4 <_calloc_r>
 800a66e:	69e3      	ldr	r3, [r4, #28]
 800a670:	60f0      	str	r0, [r6, #12]
 800a672:	68db      	ldr	r3, [r3, #12]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d1e4      	bne.n	800a642 <_Balloc+0x2e>
 800a678:	2000      	movs	r0, #0
 800a67a:	bd70      	pop	{r4, r5, r6, pc}
 800a67c:	6802      	ldr	r2, [r0, #0]
 800a67e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a682:	2300      	movs	r3, #0
 800a684:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a688:	e7f7      	b.n	800a67a <_Balloc+0x66>
 800a68a:	bf00      	nop
 800a68c:	0801e655 	.word	0x0801e655
 800a690:	0801e6d5 	.word	0x0801e6d5

0800a694 <_Bfree>:
 800a694:	b570      	push	{r4, r5, r6, lr}
 800a696:	69c6      	ldr	r6, [r0, #28]
 800a698:	4605      	mov	r5, r0
 800a69a:	460c      	mov	r4, r1
 800a69c:	b976      	cbnz	r6, 800a6bc <_Bfree+0x28>
 800a69e:	2010      	movs	r0, #16
 800a6a0:	f7ff fe56 	bl	800a350 <malloc>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	61e8      	str	r0, [r5, #28]
 800a6a8:	b920      	cbnz	r0, 800a6b4 <_Bfree+0x20>
 800a6aa:	4b09      	ldr	r3, [pc, #36]	@ (800a6d0 <_Bfree+0x3c>)
 800a6ac:	4809      	ldr	r0, [pc, #36]	@ (800a6d4 <_Bfree+0x40>)
 800a6ae:	218f      	movs	r1, #143	@ 0x8f
 800a6b0:	f000 fcea 	bl	800b088 <__assert_func>
 800a6b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6b8:	6006      	str	r6, [r0, #0]
 800a6ba:	60c6      	str	r6, [r0, #12]
 800a6bc:	b13c      	cbz	r4, 800a6ce <_Bfree+0x3a>
 800a6be:	69eb      	ldr	r3, [r5, #28]
 800a6c0:	6862      	ldr	r2, [r4, #4]
 800a6c2:	68db      	ldr	r3, [r3, #12]
 800a6c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a6c8:	6021      	str	r1, [r4, #0]
 800a6ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a6ce:	bd70      	pop	{r4, r5, r6, pc}
 800a6d0:	0801e655 	.word	0x0801e655
 800a6d4:	0801e6d5 	.word	0x0801e6d5

0800a6d8 <__multadd>:
 800a6d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6dc:	690d      	ldr	r5, [r1, #16]
 800a6de:	4607      	mov	r7, r0
 800a6e0:	460c      	mov	r4, r1
 800a6e2:	461e      	mov	r6, r3
 800a6e4:	f101 0c14 	add.w	ip, r1, #20
 800a6e8:	2000      	movs	r0, #0
 800a6ea:	f8dc 3000 	ldr.w	r3, [ip]
 800a6ee:	b299      	uxth	r1, r3
 800a6f0:	fb02 6101 	mla	r1, r2, r1, r6
 800a6f4:	0c1e      	lsrs	r6, r3, #16
 800a6f6:	0c0b      	lsrs	r3, r1, #16
 800a6f8:	fb02 3306 	mla	r3, r2, r6, r3
 800a6fc:	b289      	uxth	r1, r1
 800a6fe:	3001      	adds	r0, #1
 800a700:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a704:	4285      	cmp	r5, r0
 800a706:	f84c 1b04 	str.w	r1, [ip], #4
 800a70a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a70e:	dcec      	bgt.n	800a6ea <__multadd+0x12>
 800a710:	b30e      	cbz	r6, 800a756 <__multadd+0x7e>
 800a712:	68a3      	ldr	r3, [r4, #8]
 800a714:	42ab      	cmp	r3, r5
 800a716:	dc19      	bgt.n	800a74c <__multadd+0x74>
 800a718:	6861      	ldr	r1, [r4, #4]
 800a71a:	4638      	mov	r0, r7
 800a71c:	3101      	adds	r1, #1
 800a71e:	f7ff ff79 	bl	800a614 <_Balloc>
 800a722:	4680      	mov	r8, r0
 800a724:	b928      	cbnz	r0, 800a732 <__multadd+0x5a>
 800a726:	4602      	mov	r2, r0
 800a728:	4b0c      	ldr	r3, [pc, #48]	@ (800a75c <__multadd+0x84>)
 800a72a:	480d      	ldr	r0, [pc, #52]	@ (800a760 <__multadd+0x88>)
 800a72c:	21ba      	movs	r1, #186	@ 0xba
 800a72e:	f000 fcab 	bl	800b088 <__assert_func>
 800a732:	6922      	ldr	r2, [r4, #16]
 800a734:	3202      	adds	r2, #2
 800a736:	f104 010c 	add.w	r1, r4, #12
 800a73a:	0092      	lsls	r2, r2, #2
 800a73c:	300c      	adds	r0, #12
 800a73e:	f000 fc95 	bl	800b06c <memcpy>
 800a742:	4621      	mov	r1, r4
 800a744:	4638      	mov	r0, r7
 800a746:	f7ff ffa5 	bl	800a694 <_Bfree>
 800a74a:	4644      	mov	r4, r8
 800a74c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a750:	3501      	adds	r5, #1
 800a752:	615e      	str	r6, [r3, #20]
 800a754:	6125      	str	r5, [r4, #16]
 800a756:	4620      	mov	r0, r4
 800a758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a75c:	0801e6c4 	.word	0x0801e6c4
 800a760:	0801e6d5 	.word	0x0801e6d5

0800a764 <__hi0bits>:
 800a764:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a768:	4603      	mov	r3, r0
 800a76a:	bf36      	itet	cc
 800a76c:	0403      	lslcc	r3, r0, #16
 800a76e:	2000      	movcs	r0, #0
 800a770:	2010      	movcc	r0, #16
 800a772:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a776:	bf3c      	itt	cc
 800a778:	021b      	lslcc	r3, r3, #8
 800a77a:	3008      	addcc	r0, #8
 800a77c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a780:	bf3c      	itt	cc
 800a782:	011b      	lslcc	r3, r3, #4
 800a784:	3004      	addcc	r0, #4
 800a786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a78a:	bf3c      	itt	cc
 800a78c:	009b      	lslcc	r3, r3, #2
 800a78e:	3002      	addcc	r0, #2
 800a790:	2b00      	cmp	r3, #0
 800a792:	db05      	blt.n	800a7a0 <__hi0bits+0x3c>
 800a794:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a798:	f100 0001 	add.w	r0, r0, #1
 800a79c:	bf08      	it	eq
 800a79e:	2020      	moveq	r0, #32
 800a7a0:	4770      	bx	lr

0800a7a2 <__lo0bits>:
 800a7a2:	6803      	ldr	r3, [r0, #0]
 800a7a4:	4602      	mov	r2, r0
 800a7a6:	f013 0007 	ands.w	r0, r3, #7
 800a7aa:	d00b      	beq.n	800a7c4 <__lo0bits+0x22>
 800a7ac:	07d9      	lsls	r1, r3, #31
 800a7ae:	d421      	bmi.n	800a7f4 <__lo0bits+0x52>
 800a7b0:	0798      	lsls	r0, r3, #30
 800a7b2:	bf49      	itett	mi
 800a7b4:	085b      	lsrmi	r3, r3, #1
 800a7b6:	089b      	lsrpl	r3, r3, #2
 800a7b8:	2001      	movmi	r0, #1
 800a7ba:	6013      	strmi	r3, [r2, #0]
 800a7bc:	bf5c      	itt	pl
 800a7be:	6013      	strpl	r3, [r2, #0]
 800a7c0:	2002      	movpl	r0, #2
 800a7c2:	4770      	bx	lr
 800a7c4:	b299      	uxth	r1, r3
 800a7c6:	b909      	cbnz	r1, 800a7cc <__lo0bits+0x2a>
 800a7c8:	0c1b      	lsrs	r3, r3, #16
 800a7ca:	2010      	movs	r0, #16
 800a7cc:	b2d9      	uxtb	r1, r3
 800a7ce:	b909      	cbnz	r1, 800a7d4 <__lo0bits+0x32>
 800a7d0:	3008      	adds	r0, #8
 800a7d2:	0a1b      	lsrs	r3, r3, #8
 800a7d4:	0719      	lsls	r1, r3, #28
 800a7d6:	bf04      	itt	eq
 800a7d8:	091b      	lsreq	r3, r3, #4
 800a7da:	3004      	addeq	r0, #4
 800a7dc:	0799      	lsls	r1, r3, #30
 800a7de:	bf04      	itt	eq
 800a7e0:	089b      	lsreq	r3, r3, #2
 800a7e2:	3002      	addeq	r0, #2
 800a7e4:	07d9      	lsls	r1, r3, #31
 800a7e6:	d403      	bmi.n	800a7f0 <__lo0bits+0x4e>
 800a7e8:	085b      	lsrs	r3, r3, #1
 800a7ea:	f100 0001 	add.w	r0, r0, #1
 800a7ee:	d003      	beq.n	800a7f8 <__lo0bits+0x56>
 800a7f0:	6013      	str	r3, [r2, #0]
 800a7f2:	4770      	bx	lr
 800a7f4:	2000      	movs	r0, #0
 800a7f6:	4770      	bx	lr
 800a7f8:	2020      	movs	r0, #32
 800a7fa:	4770      	bx	lr

0800a7fc <__i2b>:
 800a7fc:	b510      	push	{r4, lr}
 800a7fe:	460c      	mov	r4, r1
 800a800:	2101      	movs	r1, #1
 800a802:	f7ff ff07 	bl	800a614 <_Balloc>
 800a806:	4602      	mov	r2, r0
 800a808:	b928      	cbnz	r0, 800a816 <__i2b+0x1a>
 800a80a:	4b05      	ldr	r3, [pc, #20]	@ (800a820 <__i2b+0x24>)
 800a80c:	4805      	ldr	r0, [pc, #20]	@ (800a824 <__i2b+0x28>)
 800a80e:	f240 1145 	movw	r1, #325	@ 0x145
 800a812:	f000 fc39 	bl	800b088 <__assert_func>
 800a816:	2301      	movs	r3, #1
 800a818:	6144      	str	r4, [r0, #20]
 800a81a:	6103      	str	r3, [r0, #16]
 800a81c:	bd10      	pop	{r4, pc}
 800a81e:	bf00      	nop
 800a820:	0801e6c4 	.word	0x0801e6c4
 800a824:	0801e6d5 	.word	0x0801e6d5

0800a828 <__multiply>:
 800a828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82c:	4617      	mov	r7, r2
 800a82e:	690a      	ldr	r2, [r1, #16]
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	429a      	cmp	r2, r3
 800a834:	bfa8      	it	ge
 800a836:	463b      	movge	r3, r7
 800a838:	4689      	mov	r9, r1
 800a83a:	bfa4      	itt	ge
 800a83c:	460f      	movge	r7, r1
 800a83e:	4699      	movge	r9, r3
 800a840:	693d      	ldr	r5, [r7, #16]
 800a842:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a846:	68bb      	ldr	r3, [r7, #8]
 800a848:	6879      	ldr	r1, [r7, #4]
 800a84a:	eb05 060a 	add.w	r6, r5, sl
 800a84e:	42b3      	cmp	r3, r6
 800a850:	b085      	sub	sp, #20
 800a852:	bfb8      	it	lt
 800a854:	3101      	addlt	r1, #1
 800a856:	f7ff fedd 	bl	800a614 <_Balloc>
 800a85a:	b930      	cbnz	r0, 800a86a <__multiply+0x42>
 800a85c:	4602      	mov	r2, r0
 800a85e:	4b41      	ldr	r3, [pc, #260]	@ (800a964 <__multiply+0x13c>)
 800a860:	4841      	ldr	r0, [pc, #260]	@ (800a968 <__multiply+0x140>)
 800a862:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a866:	f000 fc0f 	bl	800b088 <__assert_func>
 800a86a:	f100 0414 	add.w	r4, r0, #20
 800a86e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a872:	4623      	mov	r3, r4
 800a874:	2200      	movs	r2, #0
 800a876:	4573      	cmp	r3, lr
 800a878:	d320      	bcc.n	800a8bc <__multiply+0x94>
 800a87a:	f107 0814 	add.w	r8, r7, #20
 800a87e:	f109 0114 	add.w	r1, r9, #20
 800a882:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a886:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a88a:	9302      	str	r3, [sp, #8]
 800a88c:	1beb      	subs	r3, r5, r7
 800a88e:	3b15      	subs	r3, #21
 800a890:	f023 0303 	bic.w	r3, r3, #3
 800a894:	3304      	adds	r3, #4
 800a896:	3715      	adds	r7, #21
 800a898:	42bd      	cmp	r5, r7
 800a89a:	bf38      	it	cc
 800a89c:	2304      	movcc	r3, #4
 800a89e:	9301      	str	r3, [sp, #4]
 800a8a0:	9b02      	ldr	r3, [sp, #8]
 800a8a2:	9103      	str	r1, [sp, #12]
 800a8a4:	428b      	cmp	r3, r1
 800a8a6:	d80c      	bhi.n	800a8c2 <__multiply+0x9a>
 800a8a8:	2e00      	cmp	r6, #0
 800a8aa:	dd03      	ble.n	800a8b4 <__multiply+0x8c>
 800a8ac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d055      	beq.n	800a960 <__multiply+0x138>
 800a8b4:	6106      	str	r6, [r0, #16]
 800a8b6:	b005      	add	sp, #20
 800a8b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8bc:	f843 2b04 	str.w	r2, [r3], #4
 800a8c0:	e7d9      	b.n	800a876 <__multiply+0x4e>
 800a8c2:	f8b1 a000 	ldrh.w	sl, [r1]
 800a8c6:	f1ba 0f00 	cmp.w	sl, #0
 800a8ca:	d01f      	beq.n	800a90c <__multiply+0xe4>
 800a8cc:	46c4      	mov	ip, r8
 800a8ce:	46a1      	mov	r9, r4
 800a8d0:	2700      	movs	r7, #0
 800a8d2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a8d6:	f8d9 3000 	ldr.w	r3, [r9]
 800a8da:	fa1f fb82 	uxth.w	fp, r2
 800a8de:	b29b      	uxth	r3, r3
 800a8e0:	fb0a 330b 	mla	r3, sl, fp, r3
 800a8e4:	443b      	add	r3, r7
 800a8e6:	f8d9 7000 	ldr.w	r7, [r9]
 800a8ea:	0c12      	lsrs	r2, r2, #16
 800a8ec:	0c3f      	lsrs	r7, r7, #16
 800a8ee:	fb0a 7202 	mla	r2, sl, r2, r7
 800a8f2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8fc:	4565      	cmp	r5, ip
 800a8fe:	f849 3b04 	str.w	r3, [r9], #4
 800a902:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a906:	d8e4      	bhi.n	800a8d2 <__multiply+0xaa>
 800a908:	9b01      	ldr	r3, [sp, #4]
 800a90a:	50e7      	str	r7, [r4, r3]
 800a90c:	9b03      	ldr	r3, [sp, #12]
 800a90e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a912:	3104      	adds	r1, #4
 800a914:	f1b9 0f00 	cmp.w	r9, #0
 800a918:	d020      	beq.n	800a95c <__multiply+0x134>
 800a91a:	6823      	ldr	r3, [r4, #0]
 800a91c:	4647      	mov	r7, r8
 800a91e:	46a4      	mov	ip, r4
 800a920:	f04f 0a00 	mov.w	sl, #0
 800a924:	f8b7 b000 	ldrh.w	fp, [r7]
 800a928:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a92c:	fb09 220b 	mla	r2, r9, fp, r2
 800a930:	4452      	add	r2, sl
 800a932:	b29b      	uxth	r3, r3
 800a934:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a938:	f84c 3b04 	str.w	r3, [ip], #4
 800a93c:	f857 3b04 	ldr.w	r3, [r7], #4
 800a940:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a944:	f8bc 3000 	ldrh.w	r3, [ip]
 800a948:	fb09 330a 	mla	r3, r9, sl, r3
 800a94c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a950:	42bd      	cmp	r5, r7
 800a952:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a956:	d8e5      	bhi.n	800a924 <__multiply+0xfc>
 800a958:	9a01      	ldr	r2, [sp, #4]
 800a95a:	50a3      	str	r3, [r4, r2]
 800a95c:	3404      	adds	r4, #4
 800a95e:	e79f      	b.n	800a8a0 <__multiply+0x78>
 800a960:	3e01      	subs	r6, #1
 800a962:	e7a1      	b.n	800a8a8 <__multiply+0x80>
 800a964:	0801e6c4 	.word	0x0801e6c4
 800a968:	0801e6d5 	.word	0x0801e6d5

0800a96c <__pow5mult>:
 800a96c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a970:	4615      	mov	r5, r2
 800a972:	f012 0203 	ands.w	r2, r2, #3
 800a976:	4607      	mov	r7, r0
 800a978:	460e      	mov	r6, r1
 800a97a:	d007      	beq.n	800a98c <__pow5mult+0x20>
 800a97c:	4c25      	ldr	r4, [pc, #148]	@ (800aa14 <__pow5mult+0xa8>)
 800a97e:	3a01      	subs	r2, #1
 800a980:	2300      	movs	r3, #0
 800a982:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a986:	f7ff fea7 	bl	800a6d8 <__multadd>
 800a98a:	4606      	mov	r6, r0
 800a98c:	10ad      	asrs	r5, r5, #2
 800a98e:	d03d      	beq.n	800aa0c <__pow5mult+0xa0>
 800a990:	69fc      	ldr	r4, [r7, #28]
 800a992:	b97c      	cbnz	r4, 800a9b4 <__pow5mult+0x48>
 800a994:	2010      	movs	r0, #16
 800a996:	f7ff fcdb 	bl	800a350 <malloc>
 800a99a:	4602      	mov	r2, r0
 800a99c:	61f8      	str	r0, [r7, #28]
 800a99e:	b928      	cbnz	r0, 800a9ac <__pow5mult+0x40>
 800a9a0:	4b1d      	ldr	r3, [pc, #116]	@ (800aa18 <__pow5mult+0xac>)
 800a9a2:	481e      	ldr	r0, [pc, #120]	@ (800aa1c <__pow5mult+0xb0>)
 800a9a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a9a8:	f000 fb6e 	bl	800b088 <__assert_func>
 800a9ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a9b0:	6004      	str	r4, [r0, #0]
 800a9b2:	60c4      	str	r4, [r0, #12]
 800a9b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a9b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a9bc:	b94c      	cbnz	r4, 800a9d2 <__pow5mult+0x66>
 800a9be:	f240 2171 	movw	r1, #625	@ 0x271
 800a9c2:	4638      	mov	r0, r7
 800a9c4:	f7ff ff1a 	bl	800a7fc <__i2b>
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800a9ce:	4604      	mov	r4, r0
 800a9d0:	6003      	str	r3, [r0, #0]
 800a9d2:	f04f 0900 	mov.w	r9, #0
 800a9d6:	07eb      	lsls	r3, r5, #31
 800a9d8:	d50a      	bpl.n	800a9f0 <__pow5mult+0x84>
 800a9da:	4631      	mov	r1, r6
 800a9dc:	4622      	mov	r2, r4
 800a9de:	4638      	mov	r0, r7
 800a9e0:	f7ff ff22 	bl	800a828 <__multiply>
 800a9e4:	4631      	mov	r1, r6
 800a9e6:	4680      	mov	r8, r0
 800a9e8:	4638      	mov	r0, r7
 800a9ea:	f7ff fe53 	bl	800a694 <_Bfree>
 800a9ee:	4646      	mov	r6, r8
 800a9f0:	106d      	asrs	r5, r5, #1
 800a9f2:	d00b      	beq.n	800aa0c <__pow5mult+0xa0>
 800a9f4:	6820      	ldr	r0, [r4, #0]
 800a9f6:	b938      	cbnz	r0, 800aa08 <__pow5mult+0x9c>
 800a9f8:	4622      	mov	r2, r4
 800a9fa:	4621      	mov	r1, r4
 800a9fc:	4638      	mov	r0, r7
 800a9fe:	f7ff ff13 	bl	800a828 <__multiply>
 800aa02:	6020      	str	r0, [r4, #0]
 800aa04:	f8c0 9000 	str.w	r9, [r0]
 800aa08:	4604      	mov	r4, r0
 800aa0a:	e7e4      	b.n	800a9d6 <__pow5mult+0x6a>
 800aa0c:	4630      	mov	r0, r6
 800aa0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa12:	bf00      	nop
 800aa14:	0801e788 	.word	0x0801e788
 800aa18:	0801e655 	.word	0x0801e655
 800aa1c:	0801e6d5 	.word	0x0801e6d5

0800aa20 <__lshift>:
 800aa20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa24:	460c      	mov	r4, r1
 800aa26:	6849      	ldr	r1, [r1, #4]
 800aa28:	6923      	ldr	r3, [r4, #16]
 800aa2a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aa2e:	68a3      	ldr	r3, [r4, #8]
 800aa30:	4607      	mov	r7, r0
 800aa32:	4691      	mov	r9, r2
 800aa34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aa38:	f108 0601 	add.w	r6, r8, #1
 800aa3c:	42b3      	cmp	r3, r6
 800aa3e:	db0b      	blt.n	800aa58 <__lshift+0x38>
 800aa40:	4638      	mov	r0, r7
 800aa42:	f7ff fde7 	bl	800a614 <_Balloc>
 800aa46:	4605      	mov	r5, r0
 800aa48:	b948      	cbnz	r0, 800aa5e <__lshift+0x3e>
 800aa4a:	4602      	mov	r2, r0
 800aa4c:	4b28      	ldr	r3, [pc, #160]	@ (800aaf0 <__lshift+0xd0>)
 800aa4e:	4829      	ldr	r0, [pc, #164]	@ (800aaf4 <__lshift+0xd4>)
 800aa50:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800aa54:	f000 fb18 	bl	800b088 <__assert_func>
 800aa58:	3101      	adds	r1, #1
 800aa5a:	005b      	lsls	r3, r3, #1
 800aa5c:	e7ee      	b.n	800aa3c <__lshift+0x1c>
 800aa5e:	2300      	movs	r3, #0
 800aa60:	f100 0114 	add.w	r1, r0, #20
 800aa64:	f100 0210 	add.w	r2, r0, #16
 800aa68:	4618      	mov	r0, r3
 800aa6a:	4553      	cmp	r3, sl
 800aa6c:	db33      	blt.n	800aad6 <__lshift+0xb6>
 800aa6e:	6920      	ldr	r0, [r4, #16]
 800aa70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa74:	f104 0314 	add.w	r3, r4, #20
 800aa78:	f019 091f 	ands.w	r9, r9, #31
 800aa7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aa80:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aa84:	d02b      	beq.n	800aade <__lshift+0xbe>
 800aa86:	f1c9 0e20 	rsb	lr, r9, #32
 800aa8a:	468a      	mov	sl, r1
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	6818      	ldr	r0, [r3, #0]
 800aa90:	fa00 f009 	lsl.w	r0, r0, r9
 800aa94:	4310      	orrs	r0, r2
 800aa96:	f84a 0b04 	str.w	r0, [sl], #4
 800aa9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa9e:	459c      	cmp	ip, r3
 800aaa0:	fa22 f20e 	lsr.w	r2, r2, lr
 800aaa4:	d8f3      	bhi.n	800aa8e <__lshift+0x6e>
 800aaa6:	ebac 0304 	sub.w	r3, ip, r4
 800aaaa:	3b15      	subs	r3, #21
 800aaac:	f023 0303 	bic.w	r3, r3, #3
 800aab0:	3304      	adds	r3, #4
 800aab2:	f104 0015 	add.w	r0, r4, #21
 800aab6:	4560      	cmp	r0, ip
 800aab8:	bf88      	it	hi
 800aaba:	2304      	movhi	r3, #4
 800aabc:	50ca      	str	r2, [r1, r3]
 800aabe:	b10a      	cbz	r2, 800aac4 <__lshift+0xa4>
 800aac0:	f108 0602 	add.w	r6, r8, #2
 800aac4:	3e01      	subs	r6, #1
 800aac6:	4638      	mov	r0, r7
 800aac8:	612e      	str	r6, [r5, #16]
 800aaca:	4621      	mov	r1, r4
 800aacc:	f7ff fde2 	bl	800a694 <_Bfree>
 800aad0:	4628      	mov	r0, r5
 800aad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aad6:	f842 0f04 	str.w	r0, [r2, #4]!
 800aada:	3301      	adds	r3, #1
 800aadc:	e7c5      	b.n	800aa6a <__lshift+0x4a>
 800aade:	3904      	subs	r1, #4
 800aae0:	f853 2b04 	ldr.w	r2, [r3], #4
 800aae4:	f841 2f04 	str.w	r2, [r1, #4]!
 800aae8:	459c      	cmp	ip, r3
 800aaea:	d8f9      	bhi.n	800aae0 <__lshift+0xc0>
 800aaec:	e7ea      	b.n	800aac4 <__lshift+0xa4>
 800aaee:	bf00      	nop
 800aaf0:	0801e6c4 	.word	0x0801e6c4
 800aaf4:	0801e6d5 	.word	0x0801e6d5

0800aaf8 <__mcmp>:
 800aaf8:	690a      	ldr	r2, [r1, #16]
 800aafa:	4603      	mov	r3, r0
 800aafc:	6900      	ldr	r0, [r0, #16]
 800aafe:	1a80      	subs	r0, r0, r2
 800ab00:	b530      	push	{r4, r5, lr}
 800ab02:	d10e      	bne.n	800ab22 <__mcmp+0x2a>
 800ab04:	3314      	adds	r3, #20
 800ab06:	3114      	adds	r1, #20
 800ab08:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ab0c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ab10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ab14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ab18:	4295      	cmp	r5, r2
 800ab1a:	d003      	beq.n	800ab24 <__mcmp+0x2c>
 800ab1c:	d205      	bcs.n	800ab2a <__mcmp+0x32>
 800ab1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab22:	bd30      	pop	{r4, r5, pc}
 800ab24:	42a3      	cmp	r3, r4
 800ab26:	d3f3      	bcc.n	800ab10 <__mcmp+0x18>
 800ab28:	e7fb      	b.n	800ab22 <__mcmp+0x2a>
 800ab2a:	2001      	movs	r0, #1
 800ab2c:	e7f9      	b.n	800ab22 <__mcmp+0x2a>
	...

0800ab30 <__mdiff>:
 800ab30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab34:	4689      	mov	r9, r1
 800ab36:	4606      	mov	r6, r0
 800ab38:	4611      	mov	r1, r2
 800ab3a:	4648      	mov	r0, r9
 800ab3c:	4614      	mov	r4, r2
 800ab3e:	f7ff ffdb 	bl	800aaf8 <__mcmp>
 800ab42:	1e05      	subs	r5, r0, #0
 800ab44:	d112      	bne.n	800ab6c <__mdiff+0x3c>
 800ab46:	4629      	mov	r1, r5
 800ab48:	4630      	mov	r0, r6
 800ab4a:	f7ff fd63 	bl	800a614 <_Balloc>
 800ab4e:	4602      	mov	r2, r0
 800ab50:	b928      	cbnz	r0, 800ab5e <__mdiff+0x2e>
 800ab52:	4b3f      	ldr	r3, [pc, #252]	@ (800ac50 <__mdiff+0x120>)
 800ab54:	f240 2137 	movw	r1, #567	@ 0x237
 800ab58:	483e      	ldr	r0, [pc, #248]	@ (800ac54 <__mdiff+0x124>)
 800ab5a:	f000 fa95 	bl	800b088 <__assert_func>
 800ab5e:	2301      	movs	r3, #1
 800ab60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ab64:	4610      	mov	r0, r2
 800ab66:	b003      	add	sp, #12
 800ab68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab6c:	bfbc      	itt	lt
 800ab6e:	464b      	movlt	r3, r9
 800ab70:	46a1      	movlt	r9, r4
 800ab72:	4630      	mov	r0, r6
 800ab74:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ab78:	bfba      	itte	lt
 800ab7a:	461c      	movlt	r4, r3
 800ab7c:	2501      	movlt	r5, #1
 800ab7e:	2500      	movge	r5, #0
 800ab80:	f7ff fd48 	bl	800a614 <_Balloc>
 800ab84:	4602      	mov	r2, r0
 800ab86:	b918      	cbnz	r0, 800ab90 <__mdiff+0x60>
 800ab88:	4b31      	ldr	r3, [pc, #196]	@ (800ac50 <__mdiff+0x120>)
 800ab8a:	f240 2145 	movw	r1, #581	@ 0x245
 800ab8e:	e7e3      	b.n	800ab58 <__mdiff+0x28>
 800ab90:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ab94:	6926      	ldr	r6, [r4, #16]
 800ab96:	60c5      	str	r5, [r0, #12]
 800ab98:	f109 0310 	add.w	r3, r9, #16
 800ab9c:	f109 0514 	add.w	r5, r9, #20
 800aba0:	f104 0e14 	add.w	lr, r4, #20
 800aba4:	f100 0b14 	add.w	fp, r0, #20
 800aba8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800abac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800abb0:	9301      	str	r3, [sp, #4]
 800abb2:	46d9      	mov	r9, fp
 800abb4:	f04f 0c00 	mov.w	ip, #0
 800abb8:	9b01      	ldr	r3, [sp, #4]
 800abba:	f85e 0b04 	ldr.w	r0, [lr], #4
 800abbe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800abc2:	9301      	str	r3, [sp, #4]
 800abc4:	fa1f f38a 	uxth.w	r3, sl
 800abc8:	4619      	mov	r1, r3
 800abca:	b283      	uxth	r3, r0
 800abcc:	1acb      	subs	r3, r1, r3
 800abce:	0c00      	lsrs	r0, r0, #16
 800abd0:	4463      	add	r3, ip
 800abd2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800abd6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800abda:	b29b      	uxth	r3, r3
 800abdc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800abe0:	4576      	cmp	r6, lr
 800abe2:	f849 3b04 	str.w	r3, [r9], #4
 800abe6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800abea:	d8e5      	bhi.n	800abb8 <__mdiff+0x88>
 800abec:	1b33      	subs	r3, r6, r4
 800abee:	3b15      	subs	r3, #21
 800abf0:	f023 0303 	bic.w	r3, r3, #3
 800abf4:	3415      	adds	r4, #21
 800abf6:	3304      	adds	r3, #4
 800abf8:	42a6      	cmp	r6, r4
 800abfa:	bf38      	it	cc
 800abfc:	2304      	movcc	r3, #4
 800abfe:	441d      	add	r5, r3
 800ac00:	445b      	add	r3, fp
 800ac02:	461e      	mov	r6, r3
 800ac04:	462c      	mov	r4, r5
 800ac06:	4544      	cmp	r4, r8
 800ac08:	d30e      	bcc.n	800ac28 <__mdiff+0xf8>
 800ac0a:	f108 0103 	add.w	r1, r8, #3
 800ac0e:	1b49      	subs	r1, r1, r5
 800ac10:	f021 0103 	bic.w	r1, r1, #3
 800ac14:	3d03      	subs	r5, #3
 800ac16:	45a8      	cmp	r8, r5
 800ac18:	bf38      	it	cc
 800ac1a:	2100      	movcc	r1, #0
 800ac1c:	440b      	add	r3, r1
 800ac1e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac22:	b191      	cbz	r1, 800ac4a <__mdiff+0x11a>
 800ac24:	6117      	str	r7, [r2, #16]
 800ac26:	e79d      	b.n	800ab64 <__mdiff+0x34>
 800ac28:	f854 1b04 	ldr.w	r1, [r4], #4
 800ac2c:	46e6      	mov	lr, ip
 800ac2e:	0c08      	lsrs	r0, r1, #16
 800ac30:	fa1c fc81 	uxtah	ip, ip, r1
 800ac34:	4471      	add	r1, lr
 800ac36:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ac3a:	b289      	uxth	r1, r1
 800ac3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ac40:	f846 1b04 	str.w	r1, [r6], #4
 800ac44:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ac48:	e7dd      	b.n	800ac06 <__mdiff+0xd6>
 800ac4a:	3f01      	subs	r7, #1
 800ac4c:	e7e7      	b.n	800ac1e <__mdiff+0xee>
 800ac4e:	bf00      	nop
 800ac50:	0801e6c4 	.word	0x0801e6c4
 800ac54:	0801e6d5 	.word	0x0801e6d5

0800ac58 <__d2b>:
 800ac58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac5c:	460f      	mov	r7, r1
 800ac5e:	2101      	movs	r1, #1
 800ac60:	ec59 8b10 	vmov	r8, r9, d0
 800ac64:	4616      	mov	r6, r2
 800ac66:	f7ff fcd5 	bl	800a614 <_Balloc>
 800ac6a:	4604      	mov	r4, r0
 800ac6c:	b930      	cbnz	r0, 800ac7c <__d2b+0x24>
 800ac6e:	4602      	mov	r2, r0
 800ac70:	4b23      	ldr	r3, [pc, #140]	@ (800ad00 <__d2b+0xa8>)
 800ac72:	4824      	ldr	r0, [pc, #144]	@ (800ad04 <__d2b+0xac>)
 800ac74:	f240 310f 	movw	r1, #783	@ 0x30f
 800ac78:	f000 fa06 	bl	800b088 <__assert_func>
 800ac7c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ac80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac84:	b10d      	cbz	r5, 800ac8a <__d2b+0x32>
 800ac86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac8a:	9301      	str	r3, [sp, #4]
 800ac8c:	f1b8 0300 	subs.w	r3, r8, #0
 800ac90:	d023      	beq.n	800acda <__d2b+0x82>
 800ac92:	4668      	mov	r0, sp
 800ac94:	9300      	str	r3, [sp, #0]
 800ac96:	f7ff fd84 	bl	800a7a2 <__lo0bits>
 800ac9a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ac9e:	b1d0      	cbz	r0, 800acd6 <__d2b+0x7e>
 800aca0:	f1c0 0320 	rsb	r3, r0, #32
 800aca4:	fa02 f303 	lsl.w	r3, r2, r3
 800aca8:	430b      	orrs	r3, r1
 800acaa:	40c2      	lsrs	r2, r0
 800acac:	6163      	str	r3, [r4, #20]
 800acae:	9201      	str	r2, [sp, #4]
 800acb0:	9b01      	ldr	r3, [sp, #4]
 800acb2:	61a3      	str	r3, [r4, #24]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	bf0c      	ite	eq
 800acb8:	2201      	moveq	r2, #1
 800acba:	2202      	movne	r2, #2
 800acbc:	6122      	str	r2, [r4, #16]
 800acbe:	b1a5      	cbz	r5, 800acea <__d2b+0x92>
 800acc0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800acc4:	4405      	add	r5, r0
 800acc6:	603d      	str	r5, [r7, #0]
 800acc8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800accc:	6030      	str	r0, [r6, #0]
 800acce:	4620      	mov	r0, r4
 800acd0:	b003      	add	sp, #12
 800acd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acd6:	6161      	str	r1, [r4, #20]
 800acd8:	e7ea      	b.n	800acb0 <__d2b+0x58>
 800acda:	a801      	add	r0, sp, #4
 800acdc:	f7ff fd61 	bl	800a7a2 <__lo0bits>
 800ace0:	9b01      	ldr	r3, [sp, #4]
 800ace2:	6163      	str	r3, [r4, #20]
 800ace4:	3020      	adds	r0, #32
 800ace6:	2201      	movs	r2, #1
 800ace8:	e7e8      	b.n	800acbc <__d2b+0x64>
 800acea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800acee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800acf2:	6038      	str	r0, [r7, #0]
 800acf4:	6918      	ldr	r0, [r3, #16]
 800acf6:	f7ff fd35 	bl	800a764 <__hi0bits>
 800acfa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800acfe:	e7e5      	b.n	800accc <__d2b+0x74>
 800ad00:	0801e6c4 	.word	0x0801e6c4
 800ad04:	0801e6d5 	.word	0x0801e6d5

0800ad08 <__sread>:
 800ad08:	b510      	push	{r4, lr}
 800ad0a:	460c      	mov	r4, r1
 800ad0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad10:	f000 f956 	bl	800afc0 <_read_r>
 800ad14:	2800      	cmp	r0, #0
 800ad16:	bfab      	itete	ge
 800ad18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ad1a:	89a3      	ldrhlt	r3, [r4, #12]
 800ad1c:	181b      	addge	r3, r3, r0
 800ad1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad22:	bfac      	ite	ge
 800ad24:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad26:	81a3      	strhlt	r3, [r4, #12]
 800ad28:	bd10      	pop	{r4, pc}

0800ad2a <__swrite>:
 800ad2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad2e:	461f      	mov	r7, r3
 800ad30:	898b      	ldrh	r3, [r1, #12]
 800ad32:	05db      	lsls	r3, r3, #23
 800ad34:	4605      	mov	r5, r0
 800ad36:	460c      	mov	r4, r1
 800ad38:	4616      	mov	r6, r2
 800ad3a:	d505      	bpl.n	800ad48 <__swrite+0x1e>
 800ad3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad40:	2302      	movs	r3, #2
 800ad42:	2200      	movs	r2, #0
 800ad44:	f000 f92a 	bl	800af9c <_lseek_r>
 800ad48:	89a3      	ldrh	r3, [r4, #12]
 800ad4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ad52:	81a3      	strh	r3, [r4, #12]
 800ad54:	4632      	mov	r2, r6
 800ad56:	463b      	mov	r3, r7
 800ad58:	4628      	mov	r0, r5
 800ad5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad5e:	f000 b951 	b.w	800b004 <_write_r>

0800ad62 <__sseek>:
 800ad62:	b510      	push	{r4, lr}
 800ad64:	460c      	mov	r4, r1
 800ad66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad6a:	f000 f917 	bl	800af9c <_lseek_r>
 800ad6e:	1c43      	adds	r3, r0, #1
 800ad70:	89a3      	ldrh	r3, [r4, #12]
 800ad72:	bf15      	itete	ne
 800ad74:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ad76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ad7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ad7e:	81a3      	strheq	r3, [r4, #12]
 800ad80:	bf18      	it	ne
 800ad82:	81a3      	strhne	r3, [r4, #12]
 800ad84:	bd10      	pop	{r4, pc}

0800ad86 <__sclose>:
 800ad86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad8a:	f000 b94d 	b.w	800b028 <_close_r>

0800ad8e <__swbuf_r>:
 800ad8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad90:	460e      	mov	r6, r1
 800ad92:	4614      	mov	r4, r2
 800ad94:	4605      	mov	r5, r0
 800ad96:	b118      	cbz	r0, 800ada0 <__swbuf_r+0x12>
 800ad98:	6a03      	ldr	r3, [r0, #32]
 800ad9a:	b90b      	cbnz	r3, 800ada0 <__swbuf_r+0x12>
 800ad9c:	f7fe fbb2 	bl	8009504 <__sinit>
 800ada0:	69a3      	ldr	r3, [r4, #24]
 800ada2:	60a3      	str	r3, [r4, #8]
 800ada4:	89a3      	ldrh	r3, [r4, #12]
 800ada6:	071a      	lsls	r2, r3, #28
 800ada8:	d501      	bpl.n	800adae <__swbuf_r+0x20>
 800adaa:	6923      	ldr	r3, [r4, #16]
 800adac:	b943      	cbnz	r3, 800adc0 <__swbuf_r+0x32>
 800adae:	4621      	mov	r1, r4
 800adb0:	4628      	mov	r0, r5
 800adb2:	f000 f82b 	bl	800ae0c <__swsetup_r>
 800adb6:	b118      	cbz	r0, 800adc0 <__swbuf_r+0x32>
 800adb8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800adbc:	4638      	mov	r0, r7
 800adbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800adc0:	6823      	ldr	r3, [r4, #0]
 800adc2:	6922      	ldr	r2, [r4, #16]
 800adc4:	1a98      	subs	r0, r3, r2
 800adc6:	6963      	ldr	r3, [r4, #20]
 800adc8:	b2f6      	uxtb	r6, r6
 800adca:	4283      	cmp	r3, r0
 800adcc:	4637      	mov	r7, r6
 800adce:	dc05      	bgt.n	800addc <__swbuf_r+0x4e>
 800add0:	4621      	mov	r1, r4
 800add2:	4628      	mov	r0, r5
 800add4:	f7ff fbea 	bl	800a5ac <_fflush_r>
 800add8:	2800      	cmp	r0, #0
 800adda:	d1ed      	bne.n	800adb8 <__swbuf_r+0x2a>
 800addc:	68a3      	ldr	r3, [r4, #8]
 800adde:	3b01      	subs	r3, #1
 800ade0:	60a3      	str	r3, [r4, #8]
 800ade2:	6823      	ldr	r3, [r4, #0]
 800ade4:	1c5a      	adds	r2, r3, #1
 800ade6:	6022      	str	r2, [r4, #0]
 800ade8:	701e      	strb	r6, [r3, #0]
 800adea:	6962      	ldr	r2, [r4, #20]
 800adec:	1c43      	adds	r3, r0, #1
 800adee:	429a      	cmp	r2, r3
 800adf0:	d004      	beq.n	800adfc <__swbuf_r+0x6e>
 800adf2:	89a3      	ldrh	r3, [r4, #12]
 800adf4:	07db      	lsls	r3, r3, #31
 800adf6:	d5e1      	bpl.n	800adbc <__swbuf_r+0x2e>
 800adf8:	2e0a      	cmp	r6, #10
 800adfa:	d1df      	bne.n	800adbc <__swbuf_r+0x2e>
 800adfc:	4621      	mov	r1, r4
 800adfe:	4628      	mov	r0, r5
 800ae00:	f7ff fbd4 	bl	800a5ac <_fflush_r>
 800ae04:	2800      	cmp	r0, #0
 800ae06:	d0d9      	beq.n	800adbc <__swbuf_r+0x2e>
 800ae08:	e7d6      	b.n	800adb8 <__swbuf_r+0x2a>
	...

0800ae0c <__swsetup_r>:
 800ae0c:	b538      	push	{r3, r4, r5, lr}
 800ae0e:	4b29      	ldr	r3, [pc, #164]	@ (800aeb4 <__swsetup_r+0xa8>)
 800ae10:	4605      	mov	r5, r0
 800ae12:	6818      	ldr	r0, [r3, #0]
 800ae14:	460c      	mov	r4, r1
 800ae16:	b118      	cbz	r0, 800ae20 <__swsetup_r+0x14>
 800ae18:	6a03      	ldr	r3, [r0, #32]
 800ae1a:	b90b      	cbnz	r3, 800ae20 <__swsetup_r+0x14>
 800ae1c:	f7fe fb72 	bl	8009504 <__sinit>
 800ae20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae24:	0719      	lsls	r1, r3, #28
 800ae26:	d422      	bmi.n	800ae6e <__swsetup_r+0x62>
 800ae28:	06da      	lsls	r2, r3, #27
 800ae2a:	d407      	bmi.n	800ae3c <__swsetup_r+0x30>
 800ae2c:	2209      	movs	r2, #9
 800ae2e:	602a      	str	r2, [r5, #0]
 800ae30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae34:	81a3      	strh	r3, [r4, #12]
 800ae36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ae3a:	e033      	b.n	800aea4 <__swsetup_r+0x98>
 800ae3c:	0758      	lsls	r0, r3, #29
 800ae3e:	d512      	bpl.n	800ae66 <__swsetup_r+0x5a>
 800ae40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae42:	b141      	cbz	r1, 800ae56 <__swsetup_r+0x4a>
 800ae44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ae48:	4299      	cmp	r1, r3
 800ae4a:	d002      	beq.n	800ae52 <__swsetup_r+0x46>
 800ae4c:	4628      	mov	r0, r5
 800ae4e:	f000 f94d 	bl	800b0ec <_free_r>
 800ae52:	2300      	movs	r3, #0
 800ae54:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae56:	89a3      	ldrh	r3, [r4, #12]
 800ae58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ae5c:	81a3      	strh	r3, [r4, #12]
 800ae5e:	2300      	movs	r3, #0
 800ae60:	6063      	str	r3, [r4, #4]
 800ae62:	6923      	ldr	r3, [r4, #16]
 800ae64:	6023      	str	r3, [r4, #0]
 800ae66:	89a3      	ldrh	r3, [r4, #12]
 800ae68:	f043 0308 	orr.w	r3, r3, #8
 800ae6c:	81a3      	strh	r3, [r4, #12]
 800ae6e:	6923      	ldr	r3, [r4, #16]
 800ae70:	b94b      	cbnz	r3, 800ae86 <__swsetup_r+0x7a>
 800ae72:	89a3      	ldrh	r3, [r4, #12]
 800ae74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ae78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae7c:	d003      	beq.n	800ae86 <__swsetup_r+0x7a>
 800ae7e:	4621      	mov	r1, r4
 800ae80:	4628      	mov	r0, r5
 800ae82:	f000 f83f 	bl	800af04 <__smakebuf_r>
 800ae86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae8a:	f013 0201 	ands.w	r2, r3, #1
 800ae8e:	d00a      	beq.n	800aea6 <__swsetup_r+0x9a>
 800ae90:	2200      	movs	r2, #0
 800ae92:	60a2      	str	r2, [r4, #8]
 800ae94:	6962      	ldr	r2, [r4, #20]
 800ae96:	4252      	negs	r2, r2
 800ae98:	61a2      	str	r2, [r4, #24]
 800ae9a:	6922      	ldr	r2, [r4, #16]
 800ae9c:	b942      	cbnz	r2, 800aeb0 <__swsetup_r+0xa4>
 800ae9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aea2:	d1c5      	bne.n	800ae30 <__swsetup_r+0x24>
 800aea4:	bd38      	pop	{r3, r4, r5, pc}
 800aea6:	0799      	lsls	r1, r3, #30
 800aea8:	bf58      	it	pl
 800aeaa:	6962      	ldrpl	r2, [r4, #20]
 800aeac:	60a2      	str	r2, [r4, #8]
 800aeae:	e7f4      	b.n	800ae9a <__swsetup_r+0x8e>
 800aeb0:	2000      	movs	r0, #0
 800aeb2:	e7f7      	b.n	800aea4 <__swsetup_r+0x98>
 800aeb4:	200000ac 	.word	0x200000ac

0800aeb8 <__swhatbuf_r>:
 800aeb8:	b570      	push	{r4, r5, r6, lr}
 800aeba:	460c      	mov	r4, r1
 800aebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aec0:	2900      	cmp	r1, #0
 800aec2:	b096      	sub	sp, #88	@ 0x58
 800aec4:	4615      	mov	r5, r2
 800aec6:	461e      	mov	r6, r3
 800aec8:	da0d      	bge.n	800aee6 <__swhatbuf_r+0x2e>
 800aeca:	89a3      	ldrh	r3, [r4, #12]
 800aecc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aed0:	f04f 0100 	mov.w	r1, #0
 800aed4:	bf14      	ite	ne
 800aed6:	2340      	movne	r3, #64	@ 0x40
 800aed8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aedc:	2000      	movs	r0, #0
 800aede:	6031      	str	r1, [r6, #0]
 800aee0:	602b      	str	r3, [r5, #0]
 800aee2:	b016      	add	sp, #88	@ 0x58
 800aee4:	bd70      	pop	{r4, r5, r6, pc}
 800aee6:	466a      	mov	r2, sp
 800aee8:	f000 f8ae 	bl	800b048 <_fstat_r>
 800aeec:	2800      	cmp	r0, #0
 800aeee:	dbec      	blt.n	800aeca <__swhatbuf_r+0x12>
 800aef0:	9901      	ldr	r1, [sp, #4]
 800aef2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800aef6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800aefa:	4259      	negs	r1, r3
 800aefc:	4159      	adcs	r1, r3
 800aefe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af02:	e7eb      	b.n	800aedc <__swhatbuf_r+0x24>

0800af04 <__smakebuf_r>:
 800af04:	898b      	ldrh	r3, [r1, #12]
 800af06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af08:	079d      	lsls	r5, r3, #30
 800af0a:	4606      	mov	r6, r0
 800af0c:	460c      	mov	r4, r1
 800af0e:	d507      	bpl.n	800af20 <__smakebuf_r+0x1c>
 800af10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800af14:	6023      	str	r3, [r4, #0]
 800af16:	6123      	str	r3, [r4, #16]
 800af18:	2301      	movs	r3, #1
 800af1a:	6163      	str	r3, [r4, #20]
 800af1c:	b003      	add	sp, #12
 800af1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af20:	ab01      	add	r3, sp, #4
 800af22:	466a      	mov	r2, sp
 800af24:	f7ff ffc8 	bl	800aeb8 <__swhatbuf_r>
 800af28:	9f00      	ldr	r7, [sp, #0]
 800af2a:	4605      	mov	r5, r0
 800af2c:	4639      	mov	r1, r7
 800af2e:	4630      	mov	r0, r6
 800af30:	f7ff fa38 	bl	800a3a4 <_malloc_r>
 800af34:	b948      	cbnz	r0, 800af4a <__smakebuf_r+0x46>
 800af36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af3a:	059a      	lsls	r2, r3, #22
 800af3c:	d4ee      	bmi.n	800af1c <__smakebuf_r+0x18>
 800af3e:	f023 0303 	bic.w	r3, r3, #3
 800af42:	f043 0302 	orr.w	r3, r3, #2
 800af46:	81a3      	strh	r3, [r4, #12]
 800af48:	e7e2      	b.n	800af10 <__smakebuf_r+0xc>
 800af4a:	89a3      	ldrh	r3, [r4, #12]
 800af4c:	6020      	str	r0, [r4, #0]
 800af4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af52:	81a3      	strh	r3, [r4, #12]
 800af54:	9b01      	ldr	r3, [sp, #4]
 800af56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800af5a:	b15b      	cbz	r3, 800af74 <__smakebuf_r+0x70>
 800af5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af60:	4630      	mov	r0, r6
 800af62:	f000 f80b 	bl	800af7c <_isatty_r>
 800af66:	b128      	cbz	r0, 800af74 <__smakebuf_r+0x70>
 800af68:	89a3      	ldrh	r3, [r4, #12]
 800af6a:	f023 0303 	bic.w	r3, r3, #3
 800af6e:	f043 0301 	orr.w	r3, r3, #1
 800af72:	81a3      	strh	r3, [r4, #12]
 800af74:	89a3      	ldrh	r3, [r4, #12]
 800af76:	431d      	orrs	r5, r3
 800af78:	81a5      	strh	r5, [r4, #12]
 800af7a:	e7cf      	b.n	800af1c <__smakebuf_r+0x18>

0800af7c <_isatty_r>:
 800af7c:	b538      	push	{r3, r4, r5, lr}
 800af7e:	4d06      	ldr	r5, [pc, #24]	@ (800af98 <_isatty_r+0x1c>)
 800af80:	2300      	movs	r3, #0
 800af82:	4604      	mov	r4, r0
 800af84:	4608      	mov	r0, r1
 800af86:	602b      	str	r3, [r5, #0]
 800af88:	f7f7 faaa 	bl	80024e0 <_isatty>
 800af8c:	1c43      	adds	r3, r0, #1
 800af8e:	d102      	bne.n	800af96 <_isatty_r+0x1a>
 800af90:	682b      	ldr	r3, [r5, #0]
 800af92:	b103      	cbz	r3, 800af96 <_isatty_r+0x1a>
 800af94:	6023      	str	r3, [r4, #0]
 800af96:	bd38      	pop	{r3, r4, r5, pc}
 800af98:	20001fb4 	.word	0x20001fb4

0800af9c <_lseek_r>:
 800af9c:	b538      	push	{r3, r4, r5, lr}
 800af9e:	4d07      	ldr	r5, [pc, #28]	@ (800afbc <_lseek_r+0x20>)
 800afa0:	4604      	mov	r4, r0
 800afa2:	4608      	mov	r0, r1
 800afa4:	4611      	mov	r1, r2
 800afa6:	2200      	movs	r2, #0
 800afa8:	602a      	str	r2, [r5, #0]
 800afaa:	461a      	mov	r2, r3
 800afac:	f7f7 faa3 	bl	80024f6 <_lseek>
 800afb0:	1c43      	adds	r3, r0, #1
 800afb2:	d102      	bne.n	800afba <_lseek_r+0x1e>
 800afb4:	682b      	ldr	r3, [r5, #0]
 800afb6:	b103      	cbz	r3, 800afba <_lseek_r+0x1e>
 800afb8:	6023      	str	r3, [r4, #0]
 800afba:	bd38      	pop	{r3, r4, r5, pc}
 800afbc:	20001fb4 	.word	0x20001fb4

0800afc0 <_read_r>:
 800afc0:	b538      	push	{r3, r4, r5, lr}
 800afc2:	4d07      	ldr	r5, [pc, #28]	@ (800afe0 <_read_r+0x20>)
 800afc4:	4604      	mov	r4, r0
 800afc6:	4608      	mov	r0, r1
 800afc8:	4611      	mov	r1, r2
 800afca:	2200      	movs	r2, #0
 800afcc:	602a      	str	r2, [r5, #0]
 800afce:	461a      	mov	r2, r3
 800afd0:	f7f7 fa31 	bl	8002436 <_read>
 800afd4:	1c43      	adds	r3, r0, #1
 800afd6:	d102      	bne.n	800afde <_read_r+0x1e>
 800afd8:	682b      	ldr	r3, [r5, #0]
 800afda:	b103      	cbz	r3, 800afde <_read_r+0x1e>
 800afdc:	6023      	str	r3, [r4, #0]
 800afde:	bd38      	pop	{r3, r4, r5, pc}
 800afe0:	20001fb4 	.word	0x20001fb4

0800afe4 <_sbrk_r>:
 800afe4:	b538      	push	{r3, r4, r5, lr}
 800afe6:	4d06      	ldr	r5, [pc, #24]	@ (800b000 <_sbrk_r+0x1c>)
 800afe8:	2300      	movs	r3, #0
 800afea:	4604      	mov	r4, r0
 800afec:	4608      	mov	r0, r1
 800afee:	602b      	str	r3, [r5, #0]
 800aff0:	f7f7 fa8e 	bl	8002510 <_sbrk>
 800aff4:	1c43      	adds	r3, r0, #1
 800aff6:	d102      	bne.n	800affe <_sbrk_r+0x1a>
 800aff8:	682b      	ldr	r3, [r5, #0]
 800affa:	b103      	cbz	r3, 800affe <_sbrk_r+0x1a>
 800affc:	6023      	str	r3, [r4, #0]
 800affe:	bd38      	pop	{r3, r4, r5, pc}
 800b000:	20001fb4 	.word	0x20001fb4

0800b004 <_write_r>:
 800b004:	b538      	push	{r3, r4, r5, lr}
 800b006:	4d07      	ldr	r5, [pc, #28]	@ (800b024 <_write_r+0x20>)
 800b008:	4604      	mov	r4, r0
 800b00a:	4608      	mov	r0, r1
 800b00c:	4611      	mov	r1, r2
 800b00e:	2200      	movs	r2, #0
 800b010:	602a      	str	r2, [r5, #0]
 800b012:	461a      	mov	r2, r3
 800b014:	f7f7 fa2c 	bl	8002470 <_write>
 800b018:	1c43      	adds	r3, r0, #1
 800b01a:	d102      	bne.n	800b022 <_write_r+0x1e>
 800b01c:	682b      	ldr	r3, [r5, #0]
 800b01e:	b103      	cbz	r3, 800b022 <_write_r+0x1e>
 800b020:	6023      	str	r3, [r4, #0]
 800b022:	bd38      	pop	{r3, r4, r5, pc}
 800b024:	20001fb4 	.word	0x20001fb4

0800b028 <_close_r>:
 800b028:	b538      	push	{r3, r4, r5, lr}
 800b02a:	4d06      	ldr	r5, [pc, #24]	@ (800b044 <_close_r+0x1c>)
 800b02c:	2300      	movs	r3, #0
 800b02e:	4604      	mov	r4, r0
 800b030:	4608      	mov	r0, r1
 800b032:	602b      	str	r3, [r5, #0]
 800b034:	f7f7 fa38 	bl	80024a8 <_close>
 800b038:	1c43      	adds	r3, r0, #1
 800b03a:	d102      	bne.n	800b042 <_close_r+0x1a>
 800b03c:	682b      	ldr	r3, [r5, #0]
 800b03e:	b103      	cbz	r3, 800b042 <_close_r+0x1a>
 800b040:	6023      	str	r3, [r4, #0]
 800b042:	bd38      	pop	{r3, r4, r5, pc}
 800b044:	20001fb4 	.word	0x20001fb4

0800b048 <_fstat_r>:
 800b048:	b538      	push	{r3, r4, r5, lr}
 800b04a:	4d07      	ldr	r5, [pc, #28]	@ (800b068 <_fstat_r+0x20>)
 800b04c:	2300      	movs	r3, #0
 800b04e:	4604      	mov	r4, r0
 800b050:	4608      	mov	r0, r1
 800b052:	4611      	mov	r1, r2
 800b054:	602b      	str	r3, [r5, #0]
 800b056:	f7f7 fa33 	bl	80024c0 <_fstat>
 800b05a:	1c43      	adds	r3, r0, #1
 800b05c:	d102      	bne.n	800b064 <_fstat_r+0x1c>
 800b05e:	682b      	ldr	r3, [r5, #0]
 800b060:	b103      	cbz	r3, 800b064 <_fstat_r+0x1c>
 800b062:	6023      	str	r3, [r4, #0]
 800b064:	bd38      	pop	{r3, r4, r5, pc}
 800b066:	bf00      	nop
 800b068:	20001fb4 	.word	0x20001fb4

0800b06c <memcpy>:
 800b06c:	440a      	add	r2, r1
 800b06e:	4291      	cmp	r1, r2
 800b070:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b074:	d100      	bne.n	800b078 <memcpy+0xc>
 800b076:	4770      	bx	lr
 800b078:	b510      	push	{r4, lr}
 800b07a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b07e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b082:	4291      	cmp	r1, r2
 800b084:	d1f9      	bne.n	800b07a <memcpy+0xe>
 800b086:	bd10      	pop	{r4, pc}

0800b088 <__assert_func>:
 800b088:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b08a:	4614      	mov	r4, r2
 800b08c:	461a      	mov	r2, r3
 800b08e:	4b09      	ldr	r3, [pc, #36]	@ (800b0b4 <__assert_func+0x2c>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	4605      	mov	r5, r0
 800b094:	68d8      	ldr	r0, [r3, #12]
 800b096:	b14c      	cbz	r4, 800b0ac <__assert_func+0x24>
 800b098:	4b07      	ldr	r3, [pc, #28]	@ (800b0b8 <__assert_func+0x30>)
 800b09a:	9100      	str	r1, [sp, #0]
 800b09c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b0a0:	4906      	ldr	r1, [pc, #24]	@ (800b0bc <__assert_func+0x34>)
 800b0a2:	462b      	mov	r3, r5
 800b0a4:	f000 f87e 	bl	800b1a4 <fiprintf>
 800b0a8:	f000 f89b 	bl	800b1e2 <abort>
 800b0ac:	4b04      	ldr	r3, [pc, #16]	@ (800b0c0 <__assert_func+0x38>)
 800b0ae:	461c      	mov	r4, r3
 800b0b0:	e7f3      	b.n	800b09a <__assert_func+0x12>
 800b0b2:	bf00      	nop
 800b0b4:	200000ac 	.word	0x200000ac
 800b0b8:	0801e738 	.word	0x0801e738
 800b0bc:	0801e745 	.word	0x0801e745
 800b0c0:	0801e773 	.word	0x0801e773

0800b0c4 <_calloc_r>:
 800b0c4:	b570      	push	{r4, r5, r6, lr}
 800b0c6:	fba1 5402 	umull	r5, r4, r1, r2
 800b0ca:	b934      	cbnz	r4, 800b0da <_calloc_r+0x16>
 800b0cc:	4629      	mov	r1, r5
 800b0ce:	f7ff f969 	bl	800a3a4 <_malloc_r>
 800b0d2:	4606      	mov	r6, r0
 800b0d4:	b928      	cbnz	r0, 800b0e2 <_calloc_r+0x1e>
 800b0d6:	4630      	mov	r0, r6
 800b0d8:	bd70      	pop	{r4, r5, r6, pc}
 800b0da:	220c      	movs	r2, #12
 800b0dc:	6002      	str	r2, [r0, #0]
 800b0de:	2600      	movs	r6, #0
 800b0e0:	e7f9      	b.n	800b0d6 <_calloc_r+0x12>
 800b0e2:	462a      	mov	r2, r5
 800b0e4:	4621      	mov	r1, r4
 800b0e6:	f7fe faa1 	bl	800962c <memset>
 800b0ea:	e7f4      	b.n	800b0d6 <_calloc_r+0x12>

0800b0ec <_free_r>:
 800b0ec:	b538      	push	{r3, r4, r5, lr}
 800b0ee:	4605      	mov	r5, r0
 800b0f0:	2900      	cmp	r1, #0
 800b0f2:	d041      	beq.n	800b178 <_free_r+0x8c>
 800b0f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0f8:	1f0c      	subs	r4, r1, #4
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	bfb8      	it	lt
 800b0fe:	18e4      	addlt	r4, r4, r3
 800b100:	f7ff fa7c 	bl	800a5fc <__malloc_lock>
 800b104:	4a1d      	ldr	r2, [pc, #116]	@ (800b17c <_free_r+0x90>)
 800b106:	6813      	ldr	r3, [r2, #0]
 800b108:	b933      	cbnz	r3, 800b118 <_free_r+0x2c>
 800b10a:	6063      	str	r3, [r4, #4]
 800b10c:	6014      	str	r4, [r2, #0]
 800b10e:	4628      	mov	r0, r5
 800b110:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b114:	f7ff ba78 	b.w	800a608 <__malloc_unlock>
 800b118:	42a3      	cmp	r3, r4
 800b11a:	d908      	bls.n	800b12e <_free_r+0x42>
 800b11c:	6820      	ldr	r0, [r4, #0]
 800b11e:	1821      	adds	r1, r4, r0
 800b120:	428b      	cmp	r3, r1
 800b122:	bf01      	itttt	eq
 800b124:	6819      	ldreq	r1, [r3, #0]
 800b126:	685b      	ldreq	r3, [r3, #4]
 800b128:	1809      	addeq	r1, r1, r0
 800b12a:	6021      	streq	r1, [r4, #0]
 800b12c:	e7ed      	b.n	800b10a <_free_r+0x1e>
 800b12e:	461a      	mov	r2, r3
 800b130:	685b      	ldr	r3, [r3, #4]
 800b132:	b10b      	cbz	r3, 800b138 <_free_r+0x4c>
 800b134:	42a3      	cmp	r3, r4
 800b136:	d9fa      	bls.n	800b12e <_free_r+0x42>
 800b138:	6811      	ldr	r1, [r2, #0]
 800b13a:	1850      	adds	r0, r2, r1
 800b13c:	42a0      	cmp	r0, r4
 800b13e:	d10b      	bne.n	800b158 <_free_r+0x6c>
 800b140:	6820      	ldr	r0, [r4, #0]
 800b142:	4401      	add	r1, r0
 800b144:	1850      	adds	r0, r2, r1
 800b146:	4283      	cmp	r3, r0
 800b148:	6011      	str	r1, [r2, #0]
 800b14a:	d1e0      	bne.n	800b10e <_free_r+0x22>
 800b14c:	6818      	ldr	r0, [r3, #0]
 800b14e:	685b      	ldr	r3, [r3, #4]
 800b150:	6053      	str	r3, [r2, #4]
 800b152:	4408      	add	r0, r1
 800b154:	6010      	str	r0, [r2, #0]
 800b156:	e7da      	b.n	800b10e <_free_r+0x22>
 800b158:	d902      	bls.n	800b160 <_free_r+0x74>
 800b15a:	230c      	movs	r3, #12
 800b15c:	602b      	str	r3, [r5, #0]
 800b15e:	e7d6      	b.n	800b10e <_free_r+0x22>
 800b160:	6820      	ldr	r0, [r4, #0]
 800b162:	1821      	adds	r1, r4, r0
 800b164:	428b      	cmp	r3, r1
 800b166:	bf04      	itt	eq
 800b168:	6819      	ldreq	r1, [r3, #0]
 800b16a:	685b      	ldreq	r3, [r3, #4]
 800b16c:	6063      	str	r3, [r4, #4]
 800b16e:	bf04      	itt	eq
 800b170:	1809      	addeq	r1, r1, r0
 800b172:	6021      	streq	r1, [r4, #0]
 800b174:	6054      	str	r4, [r2, #4]
 800b176:	e7ca      	b.n	800b10e <_free_r+0x22>
 800b178:	bd38      	pop	{r3, r4, r5, pc}
 800b17a:	bf00      	nop
 800b17c:	20001fb0 	.word	0x20001fb0

0800b180 <__ascii_mbtowc>:
 800b180:	b082      	sub	sp, #8
 800b182:	b901      	cbnz	r1, 800b186 <__ascii_mbtowc+0x6>
 800b184:	a901      	add	r1, sp, #4
 800b186:	b142      	cbz	r2, 800b19a <__ascii_mbtowc+0x1a>
 800b188:	b14b      	cbz	r3, 800b19e <__ascii_mbtowc+0x1e>
 800b18a:	7813      	ldrb	r3, [r2, #0]
 800b18c:	600b      	str	r3, [r1, #0]
 800b18e:	7812      	ldrb	r2, [r2, #0]
 800b190:	1e10      	subs	r0, r2, #0
 800b192:	bf18      	it	ne
 800b194:	2001      	movne	r0, #1
 800b196:	b002      	add	sp, #8
 800b198:	4770      	bx	lr
 800b19a:	4610      	mov	r0, r2
 800b19c:	e7fb      	b.n	800b196 <__ascii_mbtowc+0x16>
 800b19e:	f06f 0001 	mvn.w	r0, #1
 800b1a2:	e7f8      	b.n	800b196 <__ascii_mbtowc+0x16>

0800b1a4 <fiprintf>:
 800b1a4:	b40e      	push	{r1, r2, r3}
 800b1a6:	b503      	push	{r0, r1, lr}
 800b1a8:	4601      	mov	r1, r0
 800b1aa:	ab03      	add	r3, sp, #12
 800b1ac:	4805      	ldr	r0, [pc, #20]	@ (800b1c4 <fiprintf+0x20>)
 800b1ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1b2:	6800      	ldr	r0, [r0, #0]
 800b1b4:	9301      	str	r3, [sp, #4]
 800b1b6:	f000 f845 	bl	800b244 <_vfiprintf_r>
 800b1ba:	b002      	add	sp, #8
 800b1bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1c0:	b003      	add	sp, #12
 800b1c2:	4770      	bx	lr
 800b1c4:	200000ac 	.word	0x200000ac

0800b1c8 <__ascii_wctomb>:
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	4608      	mov	r0, r1
 800b1cc:	b141      	cbz	r1, 800b1e0 <__ascii_wctomb+0x18>
 800b1ce:	2aff      	cmp	r2, #255	@ 0xff
 800b1d0:	d904      	bls.n	800b1dc <__ascii_wctomb+0x14>
 800b1d2:	228a      	movs	r2, #138	@ 0x8a
 800b1d4:	601a      	str	r2, [r3, #0]
 800b1d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b1da:	4770      	bx	lr
 800b1dc:	700a      	strb	r2, [r1, #0]
 800b1de:	2001      	movs	r0, #1
 800b1e0:	4770      	bx	lr

0800b1e2 <abort>:
 800b1e2:	b508      	push	{r3, lr}
 800b1e4:	2006      	movs	r0, #6
 800b1e6:	f000 f96d 	bl	800b4c4 <raise>
 800b1ea:	2001      	movs	r0, #1
 800b1ec:	f7f7 f918 	bl	8002420 <_exit>

0800b1f0 <__sfputc_r>:
 800b1f0:	6893      	ldr	r3, [r2, #8]
 800b1f2:	3b01      	subs	r3, #1
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	b410      	push	{r4}
 800b1f8:	6093      	str	r3, [r2, #8]
 800b1fa:	da08      	bge.n	800b20e <__sfputc_r+0x1e>
 800b1fc:	6994      	ldr	r4, [r2, #24]
 800b1fe:	42a3      	cmp	r3, r4
 800b200:	db01      	blt.n	800b206 <__sfputc_r+0x16>
 800b202:	290a      	cmp	r1, #10
 800b204:	d103      	bne.n	800b20e <__sfputc_r+0x1e>
 800b206:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b20a:	f7ff bdc0 	b.w	800ad8e <__swbuf_r>
 800b20e:	6813      	ldr	r3, [r2, #0]
 800b210:	1c58      	adds	r0, r3, #1
 800b212:	6010      	str	r0, [r2, #0]
 800b214:	7019      	strb	r1, [r3, #0]
 800b216:	4608      	mov	r0, r1
 800b218:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b21c:	4770      	bx	lr

0800b21e <__sfputs_r>:
 800b21e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b220:	4606      	mov	r6, r0
 800b222:	460f      	mov	r7, r1
 800b224:	4614      	mov	r4, r2
 800b226:	18d5      	adds	r5, r2, r3
 800b228:	42ac      	cmp	r4, r5
 800b22a:	d101      	bne.n	800b230 <__sfputs_r+0x12>
 800b22c:	2000      	movs	r0, #0
 800b22e:	e007      	b.n	800b240 <__sfputs_r+0x22>
 800b230:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b234:	463a      	mov	r2, r7
 800b236:	4630      	mov	r0, r6
 800b238:	f7ff ffda 	bl	800b1f0 <__sfputc_r>
 800b23c:	1c43      	adds	r3, r0, #1
 800b23e:	d1f3      	bne.n	800b228 <__sfputs_r+0xa>
 800b240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b244 <_vfiprintf_r>:
 800b244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b248:	460d      	mov	r5, r1
 800b24a:	b09d      	sub	sp, #116	@ 0x74
 800b24c:	4614      	mov	r4, r2
 800b24e:	4698      	mov	r8, r3
 800b250:	4606      	mov	r6, r0
 800b252:	b118      	cbz	r0, 800b25c <_vfiprintf_r+0x18>
 800b254:	6a03      	ldr	r3, [r0, #32]
 800b256:	b90b      	cbnz	r3, 800b25c <_vfiprintf_r+0x18>
 800b258:	f7fe f954 	bl	8009504 <__sinit>
 800b25c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b25e:	07d9      	lsls	r1, r3, #31
 800b260:	d405      	bmi.n	800b26e <_vfiprintf_r+0x2a>
 800b262:	89ab      	ldrh	r3, [r5, #12]
 800b264:	059a      	lsls	r2, r3, #22
 800b266:	d402      	bmi.n	800b26e <_vfiprintf_r+0x2a>
 800b268:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b26a:	f7fe fa12 	bl	8009692 <__retarget_lock_acquire_recursive>
 800b26e:	89ab      	ldrh	r3, [r5, #12]
 800b270:	071b      	lsls	r3, r3, #28
 800b272:	d501      	bpl.n	800b278 <_vfiprintf_r+0x34>
 800b274:	692b      	ldr	r3, [r5, #16]
 800b276:	b99b      	cbnz	r3, 800b2a0 <_vfiprintf_r+0x5c>
 800b278:	4629      	mov	r1, r5
 800b27a:	4630      	mov	r0, r6
 800b27c:	f7ff fdc6 	bl	800ae0c <__swsetup_r>
 800b280:	b170      	cbz	r0, 800b2a0 <_vfiprintf_r+0x5c>
 800b282:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b284:	07dc      	lsls	r4, r3, #31
 800b286:	d504      	bpl.n	800b292 <_vfiprintf_r+0x4e>
 800b288:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b28c:	b01d      	add	sp, #116	@ 0x74
 800b28e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b292:	89ab      	ldrh	r3, [r5, #12]
 800b294:	0598      	lsls	r0, r3, #22
 800b296:	d4f7      	bmi.n	800b288 <_vfiprintf_r+0x44>
 800b298:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b29a:	f7fe f9fb 	bl	8009694 <__retarget_lock_release_recursive>
 800b29e:	e7f3      	b.n	800b288 <_vfiprintf_r+0x44>
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2a4:	2320      	movs	r3, #32
 800b2a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b2aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2ae:	2330      	movs	r3, #48	@ 0x30
 800b2b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b460 <_vfiprintf_r+0x21c>
 800b2b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b2b8:	f04f 0901 	mov.w	r9, #1
 800b2bc:	4623      	mov	r3, r4
 800b2be:	469a      	mov	sl, r3
 800b2c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2c4:	b10a      	cbz	r2, 800b2ca <_vfiprintf_r+0x86>
 800b2c6:	2a25      	cmp	r2, #37	@ 0x25
 800b2c8:	d1f9      	bne.n	800b2be <_vfiprintf_r+0x7a>
 800b2ca:	ebba 0b04 	subs.w	fp, sl, r4
 800b2ce:	d00b      	beq.n	800b2e8 <_vfiprintf_r+0xa4>
 800b2d0:	465b      	mov	r3, fp
 800b2d2:	4622      	mov	r2, r4
 800b2d4:	4629      	mov	r1, r5
 800b2d6:	4630      	mov	r0, r6
 800b2d8:	f7ff ffa1 	bl	800b21e <__sfputs_r>
 800b2dc:	3001      	adds	r0, #1
 800b2de:	f000 80a7 	beq.w	800b430 <_vfiprintf_r+0x1ec>
 800b2e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2e4:	445a      	add	r2, fp
 800b2e6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2e8:	f89a 3000 	ldrb.w	r3, [sl]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	f000 809f 	beq.w	800b430 <_vfiprintf_r+0x1ec>
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b2f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2fc:	f10a 0a01 	add.w	sl, sl, #1
 800b300:	9304      	str	r3, [sp, #16]
 800b302:	9307      	str	r3, [sp, #28]
 800b304:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b308:	931a      	str	r3, [sp, #104]	@ 0x68
 800b30a:	4654      	mov	r4, sl
 800b30c:	2205      	movs	r2, #5
 800b30e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b312:	4853      	ldr	r0, [pc, #332]	@ (800b460 <_vfiprintf_r+0x21c>)
 800b314:	f7f4 ff84 	bl	8000220 <memchr>
 800b318:	9a04      	ldr	r2, [sp, #16]
 800b31a:	b9d8      	cbnz	r0, 800b354 <_vfiprintf_r+0x110>
 800b31c:	06d1      	lsls	r1, r2, #27
 800b31e:	bf44      	itt	mi
 800b320:	2320      	movmi	r3, #32
 800b322:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b326:	0713      	lsls	r3, r2, #28
 800b328:	bf44      	itt	mi
 800b32a:	232b      	movmi	r3, #43	@ 0x2b
 800b32c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b330:	f89a 3000 	ldrb.w	r3, [sl]
 800b334:	2b2a      	cmp	r3, #42	@ 0x2a
 800b336:	d015      	beq.n	800b364 <_vfiprintf_r+0x120>
 800b338:	9a07      	ldr	r2, [sp, #28]
 800b33a:	4654      	mov	r4, sl
 800b33c:	2000      	movs	r0, #0
 800b33e:	f04f 0c0a 	mov.w	ip, #10
 800b342:	4621      	mov	r1, r4
 800b344:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b348:	3b30      	subs	r3, #48	@ 0x30
 800b34a:	2b09      	cmp	r3, #9
 800b34c:	d94b      	bls.n	800b3e6 <_vfiprintf_r+0x1a2>
 800b34e:	b1b0      	cbz	r0, 800b37e <_vfiprintf_r+0x13a>
 800b350:	9207      	str	r2, [sp, #28]
 800b352:	e014      	b.n	800b37e <_vfiprintf_r+0x13a>
 800b354:	eba0 0308 	sub.w	r3, r0, r8
 800b358:	fa09 f303 	lsl.w	r3, r9, r3
 800b35c:	4313      	orrs	r3, r2
 800b35e:	9304      	str	r3, [sp, #16]
 800b360:	46a2      	mov	sl, r4
 800b362:	e7d2      	b.n	800b30a <_vfiprintf_r+0xc6>
 800b364:	9b03      	ldr	r3, [sp, #12]
 800b366:	1d19      	adds	r1, r3, #4
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	9103      	str	r1, [sp, #12]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	bfbb      	ittet	lt
 800b370:	425b      	neglt	r3, r3
 800b372:	f042 0202 	orrlt.w	r2, r2, #2
 800b376:	9307      	strge	r3, [sp, #28]
 800b378:	9307      	strlt	r3, [sp, #28]
 800b37a:	bfb8      	it	lt
 800b37c:	9204      	strlt	r2, [sp, #16]
 800b37e:	7823      	ldrb	r3, [r4, #0]
 800b380:	2b2e      	cmp	r3, #46	@ 0x2e
 800b382:	d10a      	bne.n	800b39a <_vfiprintf_r+0x156>
 800b384:	7863      	ldrb	r3, [r4, #1]
 800b386:	2b2a      	cmp	r3, #42	@ 0x2a
 800b388:	d132      	bne.n	800b3f0 <_vfiprintf_r+0x1ac>
 800b38a:	9b03      	ldr	r3, [sp, #12]
 800b38c:	1d1a      	adds	r2, r3, #4
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	9203      	str	r2, [sp, #12]
 800b392:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b396:	3402      	adds	r4, #2
 800b398:	9305      	str	r3, [sp, #20]
 800b39a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b470 <_vfiprintf_r+0x22c>
 800b39e:	7821      	ldrb	r1, [r4, #0]
 800b3a0:	2203      	movs	r2, #3
 800b3a2:	4650      	mov	r0, sl
 800b3a4:	f7f4 ff3c 	bl	8000220 <memchr>
 800b3a8:	b138      	cbz	r0, 800b3ba <_vfiprintf_r+0x176>
 800b3aa:	9b04      	ldr	r3, [sp, #16]
 800b3ac:	eba0 000a 	sub.w	r0, r0, sl
 800b3b0:	2240      	movs	r2, #64	@ 0x40
 800b3b2:	4082      	lsls	r2, r0
 800b3b4:	4313      	orrs	r3, r2
 800b3b6:	3401      	adds	r4, #1
 800b3b8:	9304      	str	r3, [sp, #16]
 800b3ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3be:	4829      	ldr	r0, [pc, #164]	@ (800b464 <_vfiprintf_r+0x220>)
 800b3c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b3c4:	2206      	movs	r2, #6
 800b3c6:	f7f4 ff2b 	bl	8000220 <memchr>
 800b3ca:	2800      	cmp	r0, #0
 800b3cc:	d03f      	beq.n	800b44e <_vfiprintf_r+0x20a>
 800b3ce:	4b26      	ldr	r3, [pc, #152]	@ (800b468 <_vfiprintf_r+0x224>)
 800b3d0:	bb1b      	cbnz	r3, 800b41a <_vfiprintf_r+0x1d6>
 800b3d2:	9b03      	ldr	r3, [sp, #12]
 800b3d4:	3307      	adds	r3, #7
 800b3d6:	f023 0307 	bic.w	r3, r3, #7
 800b3da:	3308      	adds	r3, #8
 800b3dc:	9303      	str	r3, [sp, #12]
 800b3de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3e0:	443b      	add	r3, r7
 800b3e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3e4:	e76a      	b.n	800b2bc <_vfiprintf_r+0x78>
 800b3e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3ea:	460c      	mov	r4, r1
 800b3ec:	2001      	movs	r0, #1
 800b3ee:	e7a8      	b.n	800b342 <_vfiprintf_r+0xfe>
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	3401      	adds	r4, #1
 800b3f4:	9305      	str	r3, [sp, #20]
 800b3f6:	4619      	mov	r1, r3
 800b3f8:	f04f 0c0a 	mov.w	ip, #10
 800b3fc:	4620      	mov	r0, r4
 800b3fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b402:	3a30      	subs	r2, #48	@ 0x30
 800b404:	2a09      	cmp	r2, #9
 800b406:	d903      	bls.n	800b410 <_vfiprintf_r+0x1cc>
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d0c6      	beq.n	800b39a <_vfiprintf_r+0x156>
 800b40c:	9105      	str	r1, [sp, #20]
 800b40e:	e7c4      	b.n	800b39a <_vfiprintf_r+0x156>
 800b410:	fb0c 2101 	mla	r1, ip, r1, r2
 800b414:	4604      	mov	r4, r0
 800b416:	2301      	movs	r3, #1
 800b418:	e7f0      	b.n	800b3fc <_vfiprintf_r+0x1b8>
 800b41a:	ab03      	add	r3, sp, #12
 800b41c:	9300      	str	r3, [sp, #0]
 800b41e:	462a      	mov	r2, r5
 800b420:	4b12      	ldr	r3, [pc, #72]	@ (800b46c <_vfiprintf_r+0x228>)
 800b422:	a904      	add	r1, sp, #16
 800b424:	4630      	mov	r0, r6
 800b426:	f7fd fc2b 	bl	8008c80 <_printf_float>
 800b42a:	4607      	mov	r7, r0
 800b42c:	1c78      	adds	r0, r7, #1
 800b42e:	d1d6      	bne.n	800b3de <_vfiprintf_r+0x19a>
 800b430:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b432:	07d9      	lsls	r1, r3, #31
 800b434:	d405      	bmi.n	800b442 <_vfiprintf_r+0x1fe>
 800b436:	89ab      	ldrh	r3, [r5, #12]
 800b438:	059a      	lsls	r2, r3, #22
 800b43a:	d402      	bmi.n	800b442 <_vfiprintf_r+0x1fe>
 800b43c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b43e:	f7fe f929 	bl	8009694 <__retarget_lock_release_recursive>
 800b442:	89ab      	ldrh	r3, [r5, #12]
 800b444:	065b      	lsls	r3, r3, #25
 800b446:	f53f af1f 	bmi.w	800b288 <_vfiprintf_r+0x44>
 800b44a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b44c:	e71e      	b.n	800b28c <_vfiprintf_r+0x48>
 800b44e:	ab03      	add	r3, sp, #12
 800b450:	9300      	str	r3, [sp, #0]
 800b452:	462a      	mov	r2, r5
 800b454:	4b05      	ldr	r3, [pc, #20]	@ (800b46c <_vfiprintf_r+0x228>)
 800b456:	a904      	add	r1, sp, #16
 800b458:	4630      	mov	r0, r6
 800b45a:	f7fd fea9 	bl	80091b0 <_printf_i>
 800b45e:	e7e4      	b.n	800b42a <_vfiprintf_r+0x1e6>
 800b460:	0801e774 	.word	0x0801e774
 800b464:	0801e77e 	.word	0x0801e77e
 800b468:	08008c81 	.word	0x08008c81
 800b46c:	0800b21f 	.word	0x0800b21f
 800b470:	0801e77a 	.word	0x0801e77a

0800b474 <_raise_r>:
 800b474:	291f      	cmp	r1, #31
 800b476:	b538      	push	{r3, r4, r5, lr}
 800b478:	4605      	mov	r5, r0
 800b47a:	460c      	mov	r4, r1
 800b47c:	d904      	bls.n	800b488 <_raise_r+0x14>
 800b47e:	2316      	movs	r3, #22
 800b480:	6003      	str	r3, [r0, #0]
 800b482:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b486:	bd38      	pop	{r3, r4, r5, pc}
 800b488:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b48a:	b112      	cbz	r2, 800b492 <_raise_r+0x1e>
 800b48c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b490:	b94b      	cbnz	r3, 800b4a6 <_raise_r+0x32>
 800b492:	4628      	mov	r0, r5
 800b494:	f000 f830 	bl	800b4f8 <_getpid_r>
 800b498:	4622      	mov	r2, r4
 800b49a:	4601      	mov	r1, r0
 800b49c:	4628      	mov	r0, r5
 800b49e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4a2:	f000 b817 	b.w	800b4d4 <_kill_r>
 800b4a6:	2b01      	cmp	r3, #1
 800b4a8:	d00a      	beq.n	800b4c0 <_raise_r+0x4c>
 800b4aa:	1c59      	adds	r1, r3, #1
 800b4ac:	d103      	bne.n	800b4b6 <_raise_r+0x42>
 800b4ae:	2316      	movs	r3, #22
 800b4b0:	6003      	str	r3, [r0, #0]
 800b4b2:	2001      	movs	r0, #1
 800b4b4:	e7e7      	b.n	800b486 <_raise_r+0x12>
 800b4b6:	2100      	movs	r1, #0
 800b4b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b4bc:	4620      	mov	r0, r4
 800b4be:	4798      	blx	r3
 800b4c0:	2000      	movs	r0, #0
 800b4c2:	e7e0      	b.n	800b486 <_raise_r+0x12>

0800b4c4 <raise>:
 800b4c4:	4b02      	ldr	r3, [pc, #8]	@ (800b4d0 <raise+0xc>)
 800b4c6:	4601      	mov	r1, r0
 800b4c8:	6818      	ldr	r0, [r3, #0]
 800b4ca:	f7ff bfd3 	b.w	800b474 <_raise_r>
 800b4ce:	bf00      	nop
 800b4d0:	200000ac 	.word	0x200000ac

0800b4d4 <_kill_r>:
 800b4d4:	b538      	push	{r3, r4, r5, lr}
 800b4d6:	4d07      	ldr	r5, [pc, #28]	@ (800b4f4 <_kill_r+0x20>)
 800b4d8:	2300      	movs	r3, #0
 800b4da:	4604      	mov	r4, r0
 800b4dc:	4608      	mov	r0, r1
 800b4de:	4611      	mov	r1, r2
 800b4e0:	602b      	str	r3, [r5, #0]
 800b4e2:	f7f6 ff8d 	bl	8002400 <_kill>
 800b4e6:	1c43      	adds	r3, r0, #1
 800b4e8:	d102      	bne.n	800b4f0 <_kill_r+0x1c>
 800b4ea:	682b      	ldr	r3, [r5, #0]
 800b4ec:	b103      	cbz	r3, 800b4f0 <_kill_r+0x1c>
 800b4ee:	6023      	str	r3, [r4, #0]
 800b4f0:	bd38      	pop	{r3, r4, r5, pc}
 800b4f2:	bf00      	nop
 800b4f4:	20001fb4 	.word	0x20001fb4

0800b4f8 <_getpid_r>:
 800b4f8:	f7f6 bf7a 	b.w	80023f0 <_getpid>

0800b4fc <sqrtf>:
 800b4fc:	b508      	push	{r3, lr}
 800b4fe:	ed2d 8b02 	vpush	{d8}
 800b502:	eeb0 8a40 	vmov.f32	s16, s0
 800b506:	f000 f817 	bl	800b538 <__ieee754_sqrtf>
 800b50a:	eeb4 8a48 	vcmp.f32	s16, s16
 800b50e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b512:	d60c      	bvs.n	800b52e <sqrtf+0x32>
 800b514:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b534 <sqrtf+0x38>
 800b518:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b51c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b520:	d505      	bpl.n	800b52e <sqrtf+0x32>
 800b522:	f7fe f88b 	bl	800963c <__errno>
 800b526:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b52a:	2321      	movs	r3, #33	@ 0x21
 800b52c:	6003      	str	r3, [r0, #0]
 800b52e:	ecbd 8b02 	vpop	{d8}
 800b532:	bd08      	pop	{r3, pc}
 800b534:	00000000 	.word	0x00000000

0800b538 <__ieee754_sqrtf>:
 800b538:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b53c:	4770      	bx	lr
	...

0800b540 <round>:
 800b540:	ec51 0b10 	vmov	r0, r1, d0
 800b544:	b570      	push	{r4, r5, r6, lr}
 800b546:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800b54a:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800b54e:	2a13      	cmp	r2, #19
 800b550:	460b      	mov	r3, r1
 800b552:	4605      	mov	r5, r0
 800b554:	dc1b      	bgt.n	800b58e <round+0x4e>
 800b556:	2a00      	cmp	r2, #0
 800b558:	da0b      	bge.n	800b572 <round+0x32>
 800b55a:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800b55e:	3201      	adds	r2, #1
 800b560:	bf04      	itt	eq
 800b562:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800b566:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800b56a:	2200      	movs	r2, #0
 800b56c:	4619      	mov	r1, r3
 800b56e:	4610      	mov	r0, r2
 800b570:	e015      	b.n	800b59e <round+0x5e>
 800b572:	4c15      	ldr	r4, [pc, #84]	@ (800b5c8 <round+0x88>)
 800b574:	4114      	asrs	r4, r2
 800b576:	ea04 0601 	and.w	r6, r4, r1
 800b57a:	4306      	orrs	r6, r0
 800b57c:	d00f      	beq.n	800b59e <round+0x5e>
 800b57e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800b582:	fa41 f202 	asr.w	r2, r1, r2
 800b586:	4413      	add	r3, r2
 800b588:	ea23 0304 	bic.w	r3, r3, r4
 800b58c:	e7ed      	b.n	800b56a <round+0x2a>
 800b58e:	2a33      	cmp	r2, #51	@ 0x33
 800b590:	dd08      	ble.n	800b5a4 <round+0x64>
 800b592:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800b596:	d102      	bne.n	800b59e <round+0x5e>
 800b598:	4602      	mov	r2, r0
 800b59a:	f7f4 fe9f 	bl	80002dc <__adddf3>
 800b59e:	ec41 0b10 	vmov	d0, r0, r1
 800b5a2:	bd70      	pop	{r4, r5, r6, pc}
 800b5a4:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800b5a8:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b5ac:	40f4      	lsrs	r4, r6
 800b5ae:	4204      	tst	r4, r0
 800b5b0:	d0f5      	beq.n	800b59e <round+0x5e>
 800b5b2:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800b5b6:	2201      	movs	r2, #1
 800b5b8:	408a      	lsls	r2, r1
 800b5ba:	1952      	adds	r2, r2, r5
 800b5bc:	bf28      	it	cs
 800b5be:	3301      	addcs	r3, #1
 800b5c0:	ea22 0204 	bic.w	r2, r2, r4
 800b5c4:	e7d2      	b.n	800b56c <round+0x2c>
 800b5c6:	bf00      	nop
 800b5c8:	000fffff 	.word	0x000fffff

0800b5cc <_init>:
 800b5cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ce:	bf00      	nop
 800b5d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5d2:	bc08      	pop	{r3}
 800b5d4:	469e      	mov	lr, r3
 800b5d6:	4770      	bx	lr

0800b5d8 <_fini>:
 800b5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5da:	bf00      	nop
 800b5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5de:	bc08      	pop	{r3}
 800b5e0:	469e      	mov	lr, r3
 800b5e2:	4770      	bx	lr
