Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Sep 28 20:35:21 2020
| Host              : udrc-Alienware-m15 running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -file ./report/adder_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.077        0.000                      0                  310        0.073        0.000                      0                  310        1.225        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.077        0.000                      0                  310        0.073        0.000                      0                  310        1.225        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.335ns (36.692%)  route 0.578ns (63.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=224, unset)          0.000     0.000    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/Q
                         net (fo=3, unplaced)         0.160     0.237    bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage1
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.387 r  bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2/O
                         net (fo=2, unplaced)         0.185     0.572    bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2_n_1
                         LUT5 (Prop_LUT5_I0_O)        0.070     0.642 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_i_2/O
                         net (fo=1, unplaced)         0.185     0.827    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter10
                         LUT6 (Prop_LUT6_I3_O)        0.038     0.865 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, unplaced)         0.048     0.913    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_i_1_n_1
                         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=224, unset)          0.000     3.000    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         FDRE (Setup_FDRE_C_D)        0.025     2.990    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                          2.990    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  2.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/i_reg_101_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_reg_101_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.052ns (43.697%)  route 0.067ns (56.303%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=224, unset)          0.000     0.000    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_101_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/U0/i_reg_101_reg[0]/Q
                         net (fo=4, unplaced)         0.051     0.089    bd_0_i/hls_inst/U0/i_reg_101_reg[0]
                         LUT5 (Prop_LUT5_I1_O)        0.014     0.103 r  bd_0_i/hls_inst/U0/i_reg_101[1]_i_1/O
                         net (fo=1, unplaced)         0.016     0.119    bd_0_i/hls_inst/U0/i_fu_84_p2[1]
                         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_101_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=224, unset)          0.000     0.000    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_101_reg[1]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/U0/i_reg_101_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         3.000       2.450                bd_0_i/hls_inst/U0/a_0_payload_A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.500       1.225                bd_0_i/hls_inst/U0/a_0_payload_A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.500       1.225                bd_0_i/hls_inst/U0/a_0_payload_A_reg[0]/C



