

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 13 14:06:53 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          833
LUT:           2287
FF:            2575
DSP:              3
BRAM:             0
SRL:             16
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.332
CP achieved post-implementation:    7.848
Timing met
