# ðŸ–© Dual-Port RAM using SystemVerilog  

## ðŸ“„ Dual Port RAM Verification Documentation  
[ðŸ“¥ Download Full Document (PDF)](Dual-Port%20ram57.pdf)  

## ðŸ“Œ Project Overview  
This repository contains the **Dual Port RAM** project using **SystemVerilog**. The **Dual Port RAM** and its verification ensures correctness and reliability.  

 **Dual Port RAM RTL in Verilog/SystemVerilog**  
 **Testbench using SystemVerilog**  
 
 **Simulation and Waveform Analysis**  

---

## ðŸ›  Tools Used  
- **SystemVerilog (RTL & Testbench)**  
- **iverlog Vivado GTKwave**  

---
