strict digraph "" {
	node [label="\N"];
	"1164:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9d50>",
		fillcolor=springgreen,
		label="1164:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1167:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e94d0>",
		fillcolor=turquoise,
		label="1167:BL
MAX_FRAME_SIZE <= 1518;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e96d0>]",
		style=filled,
		typ=Block];
	"1164:IF" -> "1167:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1164];
	"1164:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faf050>",
		fillcolor=turquoise,
		label="1164:BL
MAX_FRAME_SIZE <= 1522;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12faf090>]",
		style=filled,
		typ=Block];
	"1164:IF" -> "1164:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1164];
	"1179:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faf290>",
		fillcolor=turquoise,
		label="1179:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1180:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12faf2d0>",
		fillcolor=springgreen,
		label="1180:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1179:BL" -> "1180:IF"	 [cond="[]",
		lineno=None];
	"1175:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faf890>",
		fillcolor=turquoise,
		label="1175:BL
MAX_FRAME_SIZE <= 1514;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12faf710>]",
		style=filled,
		typ=Block];
	"Leaf_1157:AL"	 [def_var="['MAX_FRAME_SIZE']",
		label="Leaf_1157:AL"];
	"1175:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1167:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1180:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faf4d0>",
		fillcolor=turquoise,
		label="1180:BL
MAX_FRAME_SIZE <= 1518;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12faf510>]",
		style=filled,
		typ=Block];
	"1180:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1183:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faf310>",
		fillcolor=turquoise,
		label="1183:BL
MAX_FRAME_SIZE <= 1514;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12faf350>]",
		style=filled,
		typ=Block];
	"1183:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1162:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faf8d0>",
		fillcolor=turquoise,
		label="1162:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1163:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12faf910>",
		fillcolor=springgreen,
		label="1163:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1162:BL" -> "1163:IF"	 [cond="[]",
		lineno=None];
	"1164:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1180:IF" -> "1180:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1180];
	"1180:IF" -> "1183:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1180];
	"1159:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faff10>",
		fillcolor=turquoise,
		label="1159:BL
MAX_FRAME_SIZE <= 1514;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fafd90>]",
		style=filled,
		typ=Block];
	"1159:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1158:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faff50>",
		fillcolor=turquoise,
		label="1158:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1159:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12faff90>",
		fillcolor=springgreen,
		label="1159:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1158:BL" -> "1159:IF"	 [cond="[]",
		lineno=None];
	"1171:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12faf950>",
		fillcolor=springgreen,
		label="1171:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1163:IF" -> "1171:IF"	 [cond="['vlan_enabled_int']",
		label="!(vlan_enabled_int)",
		lineno=1163];
	"1163:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fafcd0>",
		fillcolor=turquoise,
		label="1163:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1163:IF" -> "1163:BL"	 [cond="['vlan_enabled_int']",
		label=vlan_enabled_int,
		lineno=1163];
	"1172:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12faf9d0>",
		fillcolor=springgreen,
		label="1172:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1172:IF" -> "1175:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1172];
	"1172:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fafa10>",
		fillcolor=turquoise,
		label="1172:BL
MAX_FRAME_SIZE <= 1518;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fafa50>]",
		style=filled,
		typ=Block];
	"1172:IF" -> "1172:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1172];
	"1171:IF" -> "1179:BL"	 [cond="['jumbo_enabled_int']",
		label="!(jumbo_enabled_int)",
		lineno=1171];
	"1171:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faf990>",
		fillcolor=turquoise,
		label="1171:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1171:IF" -> "1171:BL"	 [cond="['jumbo_enabled_int']",
		label=jumbo_enabled_int,
		lineno=1171];
	"1159:IF" -> "1162:BL"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1159];
	"1159:IF" -> "1159:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1159];
	"1172:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1171:BL" -> "1172:IF"	 [cond="[]",
		lineno=None];
	"1157:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1311b0d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1157:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['jumbo_enabled_int', 'reset_int', 'fcs_enabled_int', 'vlan_enabled_int']"];
	"1157:AL" -> "1158:BL"	 [cond="[]",
		lineno=None];
	"1163:BL" -> "1164:IF"	 [cond="[]",
		lineno=None];
}
