// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VRAS.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "VRAS___024root.h"

VL_ATTR_COLD void VRAS___024root___initial__TOP__1(VRAS___024root* vlSelf);

VL_ATTR_COLD void VRAS___024root___eval_initial(VRAS___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VRAS__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root___eval_initial\n"); );
    // Body
    VRAS___024root___initial__TOP__1(vlSelf);
    vlSelf->__Vclklast__TOP__RAS_top__DOT__clock = vlSelf->RAS_top__DOT__clock;
    vlSelf->__Vclklast__TOP__RAS_top__DOT__reset = vlSelf->RAS_top__DOT__reset;
}

VL_ATTR_COLD void VRAS___024root___settle__TOP__4(VRAS___024root* vlSelf);
VL_ATTR_COLD void VRAS___024root___settle__TOP__5(VRAS___024root* vlSelf);
VL_ATTR_COLD void VRAS___024root___settle__TOP__6(VRAS___024root* vlSelf);
VL_ATTR_COLD void VRAS___024root___settle__TOP__7(VRAS___024root* vlSelf);

VL_ATTR_COLD void VRAS___024root___eval_settle(VRAS___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VRAS__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root___eval_settle\n"); );
    // Body
    VRAS___024root___settle__TOP__4(vlSelf);
    vlSelf->__Vm_traceActivity[9U] = 1U;
    vlSelf->__Vm_traceActivity[8U] = 1U;
    vlSelf->__Vm_traceActivity[7U] = 1U;
    vlSelf->__Vm_traceActivity[6U] = 1U;
    vlSelf->__Vm_traceActivity[5U] = 1U;
    vlSelf->__Vm_traceActivity[4U] = 1U;
    vlSelf->__Vm_traceActivity[3U] = 1U;
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
    VRAS___024root___settle__TOP__5(vlSelf);
    VRAS___024root___settle__TOP__6(vlSelf);
    VRAS___024root___settle__TOP__7(vlSelf);
}

VL_ATTR_COLD void VRAS___024root___final(VRAS___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VRAS__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root___final\n"); );
}

VL_ATTR_COLD void VRAS___024root___ctor_var_reset(VRAS___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VRAS__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->RAS_top__DOT__clock = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__reset = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_reset_vector = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_jalr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_call = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_ret = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_jalr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_call = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_ret = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower = VL_RAND_RESET_I(12);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower = VL_RAND_RESET_I(20);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_carry = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_pc_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_pc_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_pc_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_pc_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_pc_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_pc_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_pc_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_pc_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_hit = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(251, vlSelf->RAS_top__DOT__io_out_last_stage_meta);
    vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_ssp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_sctr = VL_RAND_RESET_I(3);
    vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_TOSW_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_TOSR_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_TOSR_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_NOS_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_NOS_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_topAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_isJalr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_offset = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_lower = VL_RAND_RESET_I(12);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_tarStat = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_offset = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_lower = VL_RAND_RESET_I(20);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_tarStat = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_pftAddr = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_carry = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_last_may_be_rvi_call = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_always_taken_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_always_taken_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_ctrl_ras_enable = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s0_fire_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s0_fire_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s0_fire_2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s0_fire_3 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s1_fire_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s1_fire_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s1_fire_2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s1_fire_3 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s2_fire_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s2_fire_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s2_fire_2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s2_fire_3 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s3_fire_2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_s3_redirect_2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_update_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_bits = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_update_bits_jmp_taken = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(251, vlSelf->RAS_top__DOT__io_update_bits_meta);
    vlSelf->RAS_top__DOT__io_redirect_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_redirect_bits_level = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRVC = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_sctr = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT____Vtogcov__clock = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__reset = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_jalr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_call = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_ret = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_is_jalr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_is_call = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_is_ret = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower = VL_RAND_RESET_I(12);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower = VL_RAND_RESET_I(20);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_carry = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_pc_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_pc_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_pc_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_pc_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_0_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_0_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_0_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_0_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_0_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_0_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_0_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_0_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_0_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_0_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_0_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_1_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_1_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_1_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_1_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_1_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_1_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_1_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_1_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_1_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_1_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_1_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_2_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_2_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_2_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_2_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_2_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_2_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_2_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_2_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_2_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_2_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_2_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s2_full_pred_3_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_pc_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_pc_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_pc_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_pc_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_0_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_0_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_0_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_0_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_0_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_0_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_0_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_0_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_0_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_0_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_0_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_1_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_1_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_1_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_1_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_1_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_1_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_1_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_1_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_1_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_1_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_1_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_2_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_2_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_2_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_2_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_2_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_2_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_2_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_2_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_2_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_2_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_2_hit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_br_taken_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_br_taken_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_slot_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_slot_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_targets_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_targets_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_offsets_0 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_offsets_1 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_fallThroughAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_fallThroughErr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_multiHit = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_is_br_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_s3_full_pred_3_hit = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(251, vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_meta);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_spec_info_ssp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_spec_info_sctr = VL_RAND_RESET_I(3);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_spec_info_TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_spec_info_TOSW_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_spec_info_TOSR_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_spec_info_TOSR_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_spec_info_NOS_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_spec_info_NOS_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_spec_info_topAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_isJalr = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_brSlots_0_offset = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_brSlots_0_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_brSlots_0_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_brSlots_0_lower = VL_RAND_RESET_I(12);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_brSlots_0_tarStat = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_tailSlot_offset = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_tailSlot_sharing = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_tailSlot_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_tailSlot_lower = VL_RAND_RESET_I(20);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_tailSlot_tarStat = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_pftAddr = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_carry = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_last_may_be_rvi_call = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_always_taken_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_out_last_stage_ftb_entry_always_taken_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_ctrl_ras_enable = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_3 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_3 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_3 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s3_fire_2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_s3_redirect_2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_update_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_jmp_taken = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(251, vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_level = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pd_isRVC = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pd_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pd_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_sctr = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__s1_pc_dup_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s1_pc_dup_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s1_pc_dup_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s1_pc_dup_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s2_pc_dup_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s2_pc_dup_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s2_pc_dup_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s2_pc_dup_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_pc_dup_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_pc_dup_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_pc_dup_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_pc_dup_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT___s2_spec_new_addr_T_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT___s2_spec_pop_T_8 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT___s2_spec_pop_T_9 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__s2_spec_push = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__s2_spec_pop = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT___GEN = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_top = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_spec_new_addr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT___GEN_0 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_pushed_in_s2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_popped_in_s2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT___s3_pop_T_8 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT___s3_pop_T_9 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_push = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_pop = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_ssp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_sctr = VL_RAND_RESET_I(3);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_TOSW_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_TOSR_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_TOSR_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_NOS_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_NOS_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_valid_last_REG = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rlevel = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_pc = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_pd_isRVC = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_pd_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_pd_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_ssp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_sctr = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_TOSW_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_TOSR_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_TOSR_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_NOS_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_NOS_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT___GEN_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_redirect_callAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_redirect_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_redirect_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_commit_pop_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_commit_push_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_s3_missed_push = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_s3_missed_pop = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_s3_cancel = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s1_pc_dup_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s1_pc_dup_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s1_pc_dup_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s1_pc_dup_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s2_pc_dup_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s2_pc_dup_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s2_pc_dup_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s2_pc_dup_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_pc_dup_0 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_pc_dup_1 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_pc_dup_2 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_pc_dup_3 = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__REG = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s2_spec_push = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s2_spec_pop = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_top = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_spec_new_addr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_pushed_in_s2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_popped_in_s2 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_push = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_pop = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_meta_ssp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_meta_sctr = VL_RAND_RESET_I(3);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_meta_TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_meta_TOSW_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_meta_TOSR_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_meta_TOSR_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_meta_NOS_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__s3_meta_NOS_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_valid_last_REG = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rlevel = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_pc = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_pd_isRVC = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_pd_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_pd_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_ssp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_sctr = VL_RAND_RESET_I(2);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_TOSW_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_TOSR_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_TOSR_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_NOS_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT____Vtogcov__redirect_next_bits_rcfiUpdate_NOS_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT__REG = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT__REG_1 = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT__REG_2 = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT__REG_3 = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT__REG_4 = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT____Vtogcov__io_out = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT____Vtogcov__REG = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT____Vtogcov__REG_1 = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT____Vtogcov__REG_2 = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT____Vtogcov__REG_3 = VL_RAND_RESET_Q(36);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_0_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_0_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_1_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_1_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_2_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_2_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_3_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_3_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_4_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_4_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_5_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_5_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_6_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_6_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_7_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_7_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_8_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_8_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_9_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_9_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_10_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_10_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_11_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_11_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_12_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_12_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_13_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_13_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_14_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_14_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_15_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_15_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_0_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_0_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_1_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_1_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_2_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_2_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_3_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_3_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_4_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_4_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_5_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_5_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_6_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_6_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_7_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_7_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_8_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_8_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_9_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_9_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_10_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_10_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_11_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_11_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_12_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_12_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_13_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_13_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_14_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_14_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_15_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_15_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_16_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_16_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_17_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_17_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_18_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_18_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_19_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_19_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_20_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_20_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_21_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_21_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_22_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_22_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_23_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_23_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_24_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_24_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_25_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_25_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_26_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_26_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_27_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_27_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_28_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_28_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_29_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_29_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_30_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_30_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_31_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_31_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_0_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_0_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_1_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_1_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_2_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_2_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_3_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_3_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_4_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_4_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_5_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_5_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_6_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_6_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_7_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_7_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_8_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_8_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_9_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_9_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_10_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_10_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_11_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_11_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_12_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_12_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_13_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_13_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_14_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_14_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_15_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_15_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_16_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_16_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_17_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_17_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_18_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_18_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_19_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_19_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_20_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_20_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_21_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_21_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_22_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_22_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_23_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_23_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_24_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_24_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_25_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_25_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_26_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_26_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_27_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_27_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_28_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_28_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_29_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_29_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_30_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_30_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_31_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_31_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__nsp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__ssp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__sctr = VL_RAND_RESET_I(3);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSR_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSR_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSW_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__BOS_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__BOS_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_overflowed = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassEntry_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassEntry_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassNos_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassNos_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassValid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___realPush_T_4 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__topEntry_inflightValid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(1312, vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_0);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_1 = VL_RAND_RESET_Q(41);
    VL_RAND_RESET_W(256, vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_2);
    VL_RAND_RESET_W(656, vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_3);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_4 = VL_RAND_RESET_Q(41);
    VL_RAND_RESET_W(128, vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_8 = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__topNos_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__topNos_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__differentFlag_15 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__compare_15 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__differentFlag_16 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__compare_16 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__redirectTopEntry_inflightValid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeEntry_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___writeEntry_ctr_T_1 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___sctr_T = VL_RAND_RESET_I(3);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__timingTop_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realWriteEntry_next_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realWriteEntry_next_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_9 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realWriteEntry_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realWriteAddr_next_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realNos_next_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realNos_next_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realPush_REG = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realPush = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_11 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_12 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___sctr_T_4 = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassValidWire = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__differentFlag_10 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__compare_10 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__differentFlag_11 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__compare_11 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__s3TopEntry_inflightValid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_13 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_14 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_15 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_16 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_17 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_18 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__s3_missPushEntry_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realWriteAddr_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realNos_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realNos_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_19 = VL_RAND_RESET_I(6);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_20 = VL_RAND_RESET_I(6);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_21 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_22 = VL_RAND_RESET_I(6);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_23 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_24 = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_26 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_28 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_30 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_32 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_34 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_36 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_38 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_40 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_42 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_44 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_46 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_48 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_50 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_52 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_54 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_55 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_56 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_73 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_74 = VL_RAND_RESET_I(6);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_75 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__inflightValid_8 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_77 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__inflightValid_6 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT___GEN_79 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__inflightValid_4 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeEntry_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_spec_push_addr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_s3_cancel = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_s3_missed_pop = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_s3_missed_push = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_spec_pop_addr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_commit_push_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_commit_pop_valid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_commit_meta_TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_redirect_isCall = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_redirect_isRet = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_redirect_meta_sctr = VL_RAND_RESET_I(3);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_redirect_callAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_ssp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_sctr = VL_RAND_RESET_I(3);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_TOSR_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_TOSR_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_TOSW_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_NOS_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_NOS_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_0_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_0_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_1_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_1_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_2_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_2_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_3_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_3_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_4_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_4_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_5_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_5_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_6_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_6_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_7_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_7_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_8_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_8_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_9_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_9_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_10_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_10_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_11_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_11_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_12_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_12_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_13_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_13_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_14_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_14_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_15_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__commit_stack_15_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_0_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_0_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_1_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_1_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_2_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_2_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_3_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_3_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_4_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_4_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_5_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_5_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_6_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_6_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_7_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_7_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_8_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_8_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_9_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_9_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_10_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_10_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_11_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_11_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_12_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_12_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_13_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_13_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_14_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_14_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_15_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_15_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_16_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_16_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_17_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_17_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_18_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_18_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_19_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_19_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_20_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_20_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_21_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_21_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_22_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_22_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_23_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_23_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_24_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_24_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_25_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_25_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_26_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_26_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_27_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_27_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_28_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_28_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_29_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_29_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_30_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_30_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_31_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_queue_31_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_0_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_0_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_1_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_1_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_2_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_2_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_3_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_3_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_4_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_4_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_5_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_5_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_6_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_6_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_7_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_7_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_8_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_8_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_9_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_9_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_10_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_10_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_11_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_11_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_12_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_12_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_13_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_13_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_14_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_14_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_15_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_15_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_16_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_16_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_17_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_17_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_18_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_18_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_19_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_19_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_20_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_20_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_21_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_21_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_22_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_22_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_23_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_23_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_24_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_24_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_25_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_25_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_26_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_26_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_27_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_27_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_28_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_28_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_29_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_29_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_30_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_30_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_31_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_nos_31_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__nsp = VL_RAND_RESET_I(4);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__BOS_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__BOS_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__spec_overflowed = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__writeBypassEntry_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__writeBypassEntry_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__writeBypassNos_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__writeBypassNos_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__writeBypassValid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__topEntry_inflightValid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__differentFlag_15 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__compare_15 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__differentFlag_16 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__compare_16 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__redirectTopEntry_inflightValid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__writeEntry_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__realWriteEntry_next_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__realWriteEntry_next_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__realWriteEntry_retAddr = VL_RAND_RESET_Q(41);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__realWriteAddr_next_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__realNos_next_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__realNos_next_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__realPush_REG = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__realPush = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__writeBypassValidWire = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__differentFlag_10 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__compare_10 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__differentFlag_11 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__compare_11 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__s3TopEntry_inflightValid = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__s3_missPushEntry_ctr = VL_RAND_RESET_I(8);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__realWriteAddr_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__realNos_flag = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__realNos_value = VL_RAND_RESET_I(5);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__inflightValid_8 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__inflightValid_6 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__inflightValid_4 = VL_RAND_RESET_I(1);
    vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__writeEntry_ctr = VL_RAND_RESET_I(8);
    vlSelf->__Vdpi_export_trigger = 0;
    vlSelf->__Vdly__RAS_top__DOT__RAS__DOT__s3_meta_TOSW_value = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__RAS_top__DOT__RAS__DOT__s3_meta_TOSW_flag = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__RAS_top__DOT__RAS__DOT__RASStack__DOT__ssp = VL_RAND_RESET_I(4);
    vlSelf->__Vdly__RAS_top__DOT__RAS__DOT__RASStack__DOT__sctr = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSR_flag = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSR_value = VL_RAND_RESET_I(5);
    for (int __Vi0=0; __Vi0<10; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = VL_RAND_RESET_I(1);
    }
}
