Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct  8 11:19:44 2020
| Host         : HONS39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clock_and_timing_summary_routed.rpt -pb clock_and_timing_summary_routed.pb -rpx clock_and_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_and
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (36)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (36)
-------------------------------
 There are 36 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.422        0.000                      0                   89        0.066        0.000                      0                   89        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_1    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_1_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1          9.422        0.000                      0                   89        0.199        0.000                      0                   89        7.192        0.000                       0                    38  
  clkfbout_clk_wiz_1                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1        9.424        0.000                      0                   89        0.199        0.000                      0                   89        7.192        0.000                       0                    38  
  clkfbout_clk_wiz_1_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1          9.422        0.000                      0                   89        0.066        0.000                      0                   89  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1        9.422        0.000                      0                   89        0.066        0.000                      0                   89  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        9.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.422ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.370ns (24.733%)  route 4.169ns (75.267%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.972     3.982    green[3]_i_4_n_0
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.152     4.134 r  green[1]_i_1/O
                         net (fo=1, routed)           0.529     4.663    green[1]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.255    14.085    green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  9.422    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.350ns (25.863%)  route 3.870ns (74.137%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.970     3.625    red[3]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.154     3.779 r  green[3]_i_2/O
                         net (fo=2, routed)           0.565     4.343    green[3]_i_2_n_0
    SLICE_X0Y5           FDRE                                         r  green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y5           FDRE                                         r  green_reg[0]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X0Y5           FDRE (Setup_fdre_C_CE)      -0.408    13.932    green_reg[0]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.350ns (25.863%)  route 3.870ns (74.137%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.970     3.625    red[3]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.154     3.779 r  green[3]_i_2/O
                         net (fo=2, routed)           0.565     4.343    green[3]_i_2_n_0
    SLICE_X0Y5           FDRE                                         r  green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y5           FDRE                                         r  green_reg[3]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X0Y5           FDRE (Setup_fdre_C_CE)      -0.408    13.932    green_reg[3]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.348ns (27.688%)  route 3.521ns (72.312%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.653     3.308    red[3]_i_6_n_0
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.460 r  green[2]_i_1/O
                         net (fo=2, routed)           0.532     3.992    green[2]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.637    13.703    green_reg[1]
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.348ns (27.688%)  route 3.521ns (72.312%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.653     3.308    red[3]_i_6_n_0
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.460 r  green[2]_i_1/O
                         net (fo=2, routed)           0.532     3.992    green[2]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.637    13.703    green_reg[2]
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.905ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.890ns (18.229%)  route 3.992ns (81.771%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          0.912     3.022    pixel_count0
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  b_vsync_i_1/O
                         net (fo=1, routed)           0.860     4.006    b_vsync2_out
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.429    13.911    b_vsync_reg
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  9.905    

Slack (MET) :             9.932ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.342ns (26.420%)  route 3.737ns (73.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.550     3.559    green[3]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     3.683 r  green[2]_i_2/O
                         net (fo=2, routed)           0.519     4.203    green[2]_i_2_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.135    green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  9.932    

Slack (MET) :             9.932ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.342ns (26.420%)  route 3.737ns (73.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.550     3.559    green[3]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     3.683 r  green[2]_i_2/O
                         net (fo=2, routed)           0.519     4.203    green[2]_i_2_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.135    green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  9.932    

Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.890ns (18.517%)  route 3.916ns (81.483%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          1.066     3.176    pixel_count0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     3.300 r  line_count[9]_i_1/O
                         net (fo=8, routed)           0.630     3.930    b_output
    SLICE_X1Y5           FDRE                                         r  line_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y5           FDRE                                         r  line_count_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    13.911    line_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  9.981    

Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.890ns (18.517%)  route 3.916ns (81.483%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          1.066     3.176    pixel_count0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     3.300 r  line_count[9]_i_1/O
                         net (fo=8, routed)           0.630     3.930    b_output
    SLICE_X1Y5           FDRE                                         r  line_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y5           FDRE                                         r  line_count_reg[3]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    13.911    line_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  9.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  pixel_count_reg[0]/Q
                         net (fo=19, routed)          0.146    -0.302    pixel_count_reg[0]
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  pixel_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    pixel_count[2]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  pixel_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X6Y6           FDRE                                         r  pixel_count_reg[2]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.120    -0.455    pixel_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.099    -0.361    pixel_count_reg[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.099    -0.262 r  pixel_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    pixel_count[5]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[5]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.092    -0.496    pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 line_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.999%)  route 0.168ns (47.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595    -0.586    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  line_count_reg[7]/Q
                         net (fo=22, routed)          0.168    -0.278    p_6_in[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.048    -0.230 r  b_vsync_i_3/O
                         net (fo=1, routed)           0.000    -0.230    b_vsync
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.866    -0.824    clk_out1
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/C
                         clock pessimism              0.250    -0.573    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105    -0.468    b_vsync_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.050%)  route 0.146ns (43.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.585    clk_out1
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  line_count_reg[1]/Q
                         net (fo=19, routed)          0.146    -0.299    line_count_reg_n_0_[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  line_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    line_count[1]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.867    -0.823    clk_out1
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.092    -0.493    line_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.594    -0.587    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  pixel_count_reg[8]/Q
                         net (fo=23, routed)          0.187    -0.236    pixel_count_reg[8]
    SLICE_X6Y2           LUT5 (Prop_lut5_I4_O)        0.043    -0.193 r  pixel_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    pixel_count[9]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.865    -0.825    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[9]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.131    -0.456    pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 line_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.683%)  route 0.174ns (48.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595    -0.586    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  line_count_reg[7]/Q
                         net (fo=22, routed)          0.174    -0.271    p_6_in[1]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  line_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    line_count[9]_i_2_n_0
    SLICE_X1Y3           FDRE                                         r  line_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.866    -0.824    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[9]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.092    -0.494    line_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 pixel_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  pixel_count_reg[7]/Q
                         net (fo=26, routed)          0.193    -0.255    pixel_count_reg[7]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.042    -0.213 r  pixel_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    pixel_count[7]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105    -0.483    pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.594    -0.587    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  pixel_count_reg[8]/Q
                         net (fo=23, routed)          0.187    -0.236    pixel_count_reg[8]
    SLICE_X6Y2           LUT4 (Prop_lut4_I3_O)        0.045    -0.191 r  pixel_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    pixel_count[8]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.865    -0.825    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.120    -0.467    pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.212ns (49.621%)  route 0.215ns (50.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          0.215    -0.209    pixel_count_reg[4]
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.048    -0.161 r  b_hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.161    b_hsync_i_3_n_0
    SLICE_X6Y5           FDRE                                         r  b_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X6Y5           FDRE                                         r  b_hsync_reg/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.133    -0.439    b_hsync_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 b_output_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_output_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.585    clk_out1
    SLICE_X0Y2           FDRE                                         r  b_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  b_output_reg/Q
                         net (fo=2, routed)           0.185    -0.260    b_output_reg_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.045    -0.215 r  b_output_i_1/O
                         net (fo=1, routed)           0.000    -0.215    b_output_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  b_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.867    -0.823    clk_out1
    SLICE_X0Y2           FDRE                                         r  b_output_reg/C
                         clock pessimism              0.237    -0.585    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.091    -0.494    b_output_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y5       b_hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y2       b_output_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y3       b_vsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y4       blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y4       blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y4       blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y4       blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y5       green_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y5       b_hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y5       b_hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y2       b_output_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y2       b_output_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_vsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y5       b_hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y5       b_hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y2       b_output_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y2       b_output_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_vsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        9.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.424ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.370ns (24.733%)  route 4.169ns (75.267%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.972     3.982    green[3]_i_4_n_0
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.152     4.134 r  green[1]_i_1/O
                         net (fo=1, routed)           0.529     4.663    green[1]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.130    14.342    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.255    14.087    green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.087    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  9.424    

Slack (MET) :             9.590ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.350ns (25.863%)  route 3.870ns (74.137%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.970     3.625    red[3]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.154     3.779 r  green[3]_i_2/O
                         net (fo=2, routed)           0.565     4.343    green[3]_i_2_n_0
    SLICE_X0Y5           FDRE                                         r  green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y5           FDRE                                         r  green_reg[0]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.130    14.342    
    SLICE_X0Y5           FDRE (Setup_fdre_C_CE)      -0.408    13.934    green_reg[0]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  9.590    

Slack (MET) :             9.590ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.350ns (25.863%)  route 3.870ns (74.137%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.970     3.625    red[3]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.154     3.779 r  green[3]_i_2/O
                         net (fo=2, routed)           0.565     4.343    green[3]_i_2_n_0
    SLICE_X0Y5           FDRE                                         r  green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y5           FDRE                                         r  green_reg[3]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.130    14.342    
    SLICE_X0Y5           FDRE (Setup_fdre_C_CE)      -0.408    13.934    green_reg[3]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  9.590    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.348ns (27.688%)  route 3.521ns (72.312%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.653     3.308    red[3]_i_6_n_0
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.460 r  green[2]_i_1/O
                         net (fo=2, routed)           0.532     3.992    green[2]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.130    14.342    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.637    13.705    green_reg[1]
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.348ns (27.688%)  route 3.521ns (72.312%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.653     3.308    red[3]_i_6_n_0
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.460 r  green[2]_i_1/O
                         net (fo=2, routed)           0.532     3.992    green[2]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.130    14.342    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.637    13.705    green_reg[2]
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.907ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.890ns (18.229%)  route 3.992ns (81.771%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          0.912     3.022    pixel_count0
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  b_vsync_i_1/O
                         net (fo=1, routed)           0.860     4.006    b_vsync2_out
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.130    14.342    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.429    13.913    b_vsync_reg
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  9.907    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.342ns (26.420%)  route 3.737ns (73.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.550     3.559    green[3]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     3.683 r  green[2]_i_2/O
                         net (fo=2, routed)           0.519     4.203    green[2]_i_2_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.130    14.342    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.137    green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.342ns (26.420%)  route 3.737ns (73.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.550     3.559    green[3]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     3.683 r  green[2]_i_2/O
                         net (fo=2, routed)           0.519     4.203    green[2]_i_2_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.130    14.342    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.137    green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             9.983ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.890ns (18.517%)  route 3.916ns (81.483%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          1.066     3.176    pixel_count0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     3.300 r  line_count[9]_i_1/O
                         net (fo=8, routed)           0.630     3.930    b_output
    SLICE_X1Y5           FDRE                                         r  line_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y5           FDRE                                         r  line_count_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.130    14.342    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    13.913    line_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  9.983    

Slack (MET) :             9.983ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.890ns (18.517%)  route 3.916ns (81.483%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          1.066     3.176    pixel_count0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     3.300 r  line_count[9]_i_1/O
                         net (fo=8, routed)           0.630     3.930    b_output
    SLICE_X1Y5           FDRE                                         r  line_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y5           FDRE                                         r  line_count_reg[3]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.130    14.342    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    13.913    line_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  9.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  pixel_count_reg[0]/Q
                         net (fo=19, routed)          0.146    -0.302    pixel_count_reg[0]
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  pixel_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    pixel_count[2]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  pixel_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X6Y6           FDRE                                         r  pixel_count_reg[2]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.120    -0.455    pixel_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.099    -0.361    pixel_count_reg[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.099    -0.262 r  pixel_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    pixel_count[5]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[5]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.092    -0.496    pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 line_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.999%)  route 0.168ns (47.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595    -0.586    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  line_count_reg[7]/Q
                         net (fo=22, routed)          0.168    -0.278    p_6_in[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.048    -0.230 r  b_vsync_i_3/O
                         net (fo=1, routed)           0.000    -0.230    b_vsync
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.866    -0.824    clk_out1
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/C
                         clock pessimism              0.250    -0.573    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105    -0.468    b_vsync_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.050%)  route 0.146ns (43.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.585    clk_out1
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  line_count_reg[1]/Q
                         net (fo=19, routed)          0.146    -0.299    line_count_reg_n_0_[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  line_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    line_count[1]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.867    -0.823    clk_out1
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.092    -0.493    line_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.594    -0.587    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  pixel_count_reg[8]/Q
                         net (fo=23, routed)          0.187    -0.236    pixel_count_reg[8]
    SLICE_X6Y2           LUT5 (Prop_lut5_I4_O)        0.043    -0.193 r  pixel_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    pixel_count[9]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.865    -0.825    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[9]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.131    -0.456    pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 line_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.683%)  route 0.174ns (48.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595    -0.586    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  line_count_reg[7]/Q
                         net (fo=22, routed)          0.174    -0.271    p_6_in[1]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  line_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    line_count[9]_i_2_n_0
    SLICE_X1Y3           FDRE                                         r  line_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.866    -0.824    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[9]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.092    -0.494    line_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 pixel_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  pixel_count_reg[7]/Q
                         net (fo=26, routed)          0.193    -0.255    pixel_count_reg[7]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.042    -0.213 r  pixel_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    pixel_count[7]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105    -0.483    pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.594    -0.587    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  pixel_count_reg[8]/Q
                         net (fo=23, routed)          0.187    -0.236    pixel_count_reg[8]
    SLICE_X6Y2           LUT4 (Prop_lut4_I3_O)        0.045    -0.191 r  pixel_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    pixel_count[8]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.865    -0.825    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.120    -0.467    pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.212ns (49.621%)  route 0.215ns (50.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          0.215    -0.209    pixel_count_reg[4]
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.048    -0.161 r  b_hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.161    b_hsync_i_3_n_0
    SLICE_X6Y5           FDRE                                         r  b_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X6Y5           FDRE                                         r  b_hsync_reg/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.133    -0.439    b_hsync_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 b_output_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_output_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.585    clk_out1
    SLICE_X0Y2           FDRE                                         r  b_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  b_output_reg/Q
                         net (fo=2, routed)           0.185    -0.260    b_output_reg_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.045    -0.215 r  b_output_i_1/O
                         net (fo=1, routed)           0.000    -0.215    b_output_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  b_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.867    -0.823    clk_out1
    SLICE_X0Y2           FDRE                                         r  b_output_reg/C
                         clock pessimism              0.237    -0.585    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.091    -0.494    b_output_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y5       b_hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y2       b_output_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y3       b_vsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y4       blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y4       blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y4       blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y4       blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y5       green_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y5       b_hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y5       b_hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y2       b_output_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y2       b_output_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_vsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y5       b_hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y5       b_hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y2       b_output_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y2       b_output_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_vsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y4       blue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        9.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.422ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.370ns (24.733%)  route 4.169ns (75.267%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.972     3.982    green[3]_i_4_n_0
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.152     4.134 r  green[1]_i_1/O
                         net (fo=1, routed)           0.529     4.663    green[1]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.255    14.085    green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  9.422    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.350ns (25.863%)  route 3.870ns (74.137%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.970     3.625    red[3]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.154     3.779 r  green[3]_i_2/O
                         net (fo=2, routed)           0.565     4.343    green[3]_i_2_n_0
    SLICE_X0Y5           FDRE                                         r  green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y5           FDRE                                         r  green_reg[0]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X0Y5           FDRE (Setup_fdre_C_CE)      -0.408    13.932    green_reg[0]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.350ns (25.863%)  route 3.870ns (74.137%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.970     3.625    red[3]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.154     3.779 r  green[3]_i_2/O
                         net (fo=2, routed)           0.565     4.343    green[3]_i_2_n_0
    SLICE_X0Y5           FDRE                                         r  green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y5           FDRE                                         r  green_reg[3]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X0Y5           FDRE (Setup_fdre_C_CE)      -0.408    13.932    green_reg[3]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.348ns (27.688%)  route 3.521ns (72.312%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.653     3.308    red[3]_i_6_n_0
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.460 r  green[2]_i_1/O
                         net (fo=2, routed)           0.532     3.992    green[2]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.637    13.703    green_reg[1]
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.348ns (27.688%)  route 3.521ns (72.312%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.653     3.308    red[3]_i_6_n_0
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.460 r  green[2]_i_1/O
                         net (fo=2, routed)           0.532     3.992    green[2]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.637    13.703    green_reg[2]
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.905ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.890ns (18.229%)  route 3.992ns (81.771%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          0.912     3.022    pixel_count0
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  b_vsync_i_1/O
                         net (fo=1, routed)           0.860     4.006    b_vsync2_out
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.429    13.911    b_vsync_reg
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  9.905    

Slack (MET) :             9.932ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.342ns (26.420%)  route 3.737ns (73.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.550     3.559    green[3]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     3.683 r  green[2]_i_2/O
                         net (fo=2, routed)           0.519     4.203    green[2]_i_2_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.135    green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  9.932    

Slack (MET) :             9.932ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.342ns (26.420%)  route 3.737ns (73.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.550     3.559    green[3]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     3.683 r  green[2]_i_2/O
                         net (fo=2, routed)           0.519     4.203    green[2]_i_2_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.135    green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  9.932    

Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.890ns (18.517%)  route 3.916ns (81.483%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          1.066     3.176    pixel_count0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     3.300 r  line_count[9]_i_1/O
                         net (fo=8, routed)           0.630     3.930    b_output
    SLICE_X1Y5           FDRE                                         r  line_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y5           FDRE                                         r  line_count_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    13.911    line_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  9.981    

Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1 rise@15.385ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.890ns (18.517%)  route 3.916ns (81.483%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          1.066     3.176    pixel_count0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     3.300 r  line_count[9]_i_1/O
                         net (fo=8, routed)           0.630     3.930    b_output
    SLICE_X1Y5           FDRE                                         r  line_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y5           FDRE                                         r  line_count_reg[3]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    13.911    line_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  9.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  pixel_count_reg[0]/Q
                         net (fo=19, routed)          0.146    -0.302    pixel_count_reg[0]
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  pixel_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    pixel_count[2]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  pixel_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X6Y6           FDRE                                         r  pixel_count_reg[2]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.120    -0.323    pixel_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.099    -0.361    pixel_count_reg[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.099    -0.262 r  pixel_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    pixel_count[5]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[5]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.092    -0.364    pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 line_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.999%)  route 0.168ns (47.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595    -0.586    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  line_count_reg[7]/Q
                         net (fo=22, routed)          0.168    -0.278    p_6_in[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.048    -0.230 r  b_vsync_i_3/O
                         net (fo=1, routed)           0.000    -0.230    b_vsync
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.866    -0.824    clk_out1
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/C
                         clock pessimism              0.250    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105    -0.336    b_vsync_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.050%)  route 0.146ns (43.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.585    clk_out1
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  line_count_reg[1]/Q
                         net (fo=19, routed)          0.146    -0.299    line_count_reg_n_0_[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  line_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    line_count[1]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.867    -0.823    clk_out1
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.092    -0.361    line_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.594    -0.587    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  pixel_count_reg[8]/Q
                         net (fo=23, routed)          0.187    -0.236    pixel_count_reg[8]
    SLICE_X6Y2           LUT5 (Prop_lut5_I4_O)        0.043    -0.193 r  pixel_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    pixel_count[9]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.865    -0.825    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[9]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.131    -0.324    pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 line_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.683%)  route 0.174ns (48.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595    -0.586    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  line_count_reg[7]/Q
                         net (fo=22, routed)          0.174    -0.271    p_6_in[1]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  line_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    line_count[9]_i_2_n_0
    SLICE_X1Y3           FDRE                                         r  line_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.866    -0.824    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[9]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.092    -0.362    line_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pixel_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  pixel_count_reg[7]/Q
                         net (fo=26, routed)          0.193    -0.255    pixel_count_reg[7]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.042    -0.213 r  pixel_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    pixel_count[7]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105    -0.351    pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.594    -0.587    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  pixel_count_reg[8]/Q
                         net (fo=23, routed)          0.187    -0.236    pixel_count_reg[8]
    SLICE_X6Y2           LUT4 (Prop_lut4_I3_O)        0.045    -0.191 r  pixel_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    pixel_count[8]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.865    -0.825    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.120    -0.335    pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.212ns (49.621%)  route 0.215ns (50.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          0.215    -0.209    pixel_count_reg[4]
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.048    -0.161 r  b_hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.161    b_hsync_i_3_n_0
    SLICE_X6Y5           FDRE                                         r  b_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X6Y5           FDRE                                         r  b_hsync_reg/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.133    -0.307    b_hsync_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 b_output_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_output_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.585    clk_out1
    SLICE_X0Y2           FDRE                                         r  b_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  b_output_reg/Q
                         net (fo=2, routed)           0.185    -0.260    b_output_reg_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.045    -0.215 r  b_output_i_1/O
                         net (fo=1, routed)           0.000    -0.215    b_output_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  b_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.867    -0.823    clk_out1
    SLICE_X0Y2           FDRE                                         r  b_output_reg/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.091    -0.362    b_output_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        9.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.422ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.370ns (24.733%)  route 4.169ns (75.267%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.972     3.982    green[3]_i_4_n_0
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.152     4.134 r  green[1]_i_1/O
                         net (fo=1, routed)           0.529     4.663    green[1]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.255    14.085    green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  9.422    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.350ns (25.863%)  route 3.870ns (74.137%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.970     3.625    red[3]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.154     3.779 r  green[3]_i_2/O
                         net (fo=2, routed)           0.565     4.343    green[3]_i_2_n_0
    SLICE_X0Y5           FDRE                                         r  green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y5           FDRE                                         r  green_reg[0]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X0Y5           FDRE (Setup_fdre_C_CE)      -0.408    13.932    green_reg[0]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.350ns (25.863%)  route 3.870ns (74.137%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.970     3.625    red[3]_i_6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.154     3.779 r  green[3]_i_2/O
                         net (fo=2, routed)           0.565     4.343    green[3]_i_2_n_0
    SLICE_X0Y5           FDRE                                         r  green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y5           FDRE                                         r  green_reg[3]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X0Y5           FDRE (Setup_fdre_C_CE)      -0.408    13.932    green_reg[3]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.348ns (27.688%)  route 3.521ns (72.312%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.653     3.308    red[3]_i_6_n_0
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.460 r  green[2]_i_1/O
                         net (fo=2, routed)           0.532     3.992    green[2]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.637    13.703    green_reg[1]
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.348ns (27.688%)  route 3.521ns (72.312%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.930     0.472    pixel_count_reg[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.325     0.797 r  pixel_count[6]_i_2/O
                         net (fo=3, routed)           0.949     1.747    pixel_count[6]_i_2_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.075 r  red[3]_i_17/O
                         net (fo=2, routed)           0.456     2.531    red[3]_i_17_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  red[3]_i_6/O
                         net (fo=8, routed)           0.653     3.308    red[3]_i_6_n_0
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.460 r  green[2]_i_1/O
                         net (fo=2, routed)           0.532     3.992    green[2]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.637    13.703    green_reg[2]
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.905ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.890ns (18.229%)  route 3.992ns (81.771%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          0.912     3.022    pixel_count0
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  b_vsync_i_1/O
                         net (fo=1, routed)           0.860     4.006    b_vsync2_out
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.429    13.911    b_vsync_reg
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  9.905    

Slack (MET) :             9.932ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.342ns (26.420%)  route 3.737ns (73.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.550     3.559    green[3]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     3.683 r  green[2]_i_2/O
                         net (fo=2, routed)           0.519     4.203    green[2]_i_2_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[1]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.135    green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  9.932    

Slack (MET) :             9.932ns  (required time - arrival time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.342ns (26.420%)  route 3.737ns (73.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          1.243     0.785    pixel_count_reg[1]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.327     1.112 r  red[3]_i_31/O
                         net (fo=2, routed)           0.864     1.976    red[3]_i_31_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.348     2.324 r  green[3]_i_5/O
                         net (fo=1, routed)           0.561     2.886    green[3]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  green[3]_i_4/O
                         net (fo=8, routed)           0.550     3.559    green[3]_i_4_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.124     3.683 r  green[2]_i_2/O
                         net (fo=2, routed)           0.519     4.203    green[2]_i_2_n_0
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y6           FDRE                                         r  green_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.135    green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  9.932    

Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.890ns (18.517%)  route 3.916ns (81.483%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          1.066     3.176    pixel_count0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     3.300 r  line_count[9]_i_1/O
                         net (fo=8, routed)           0.630     3.930    b_output
    SLICE_X1Y5           FDRE                                         r  line_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y5           FDRE                                         r  line_count_reg[2]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    13.911    line_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  9.981    

Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_1_1 rise@15.385ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.890ns (18.517%)  route 3.916ns (81.483%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 13.909 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635    -0.877    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          1.608     1.250    pixel_count_reg[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  pixel_count[10]_i_3/O
                         net (fo=6, routed)           0.612     1.986    pixel_count[10]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.110 r  pixel_count[10]_i_1/O
                         net (fo=25, routed)          1.066     3.176    pixel_count0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     3.300 r  line_count[9]_i_1/O
                         net (fo=8, routed)           0.630     3.930    b_output
    SLICE_X1Y5           FDRE                                         r  line_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          1.519    13.909    clk_out1
    SLICE_X1Y5           FDRE                                         r  line_count_reg[3]/C
                         clock pessimism              0.564    14.472    
                         clock uncertainty           -0.132    14.340    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    13.911    line_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  9.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  pixel_count_reg[0]/Q
                         net (fo=19, routed)          0.146    -0.302    pixel_count_reg[0]
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  pixel_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    pixel_count[2]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  pixel_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X6Y6           FDRE                                         r  pixel_count_reg[2]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.120    -0.323    pixel_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pixel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  pixel_count_reg[1]/Q
                         net (fo=24, routed)          0.099    -0.361    pixel_count_reg[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.099    -0.262 r  pixel_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    pixel_count[5]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X7Y6           FDRE                                         r  pixel_count_reg[5]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.092    -0.364    pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 line_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.999%)  route 0.168ns (47.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595    -0.586    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  line_count_reg[7]/Q
                         net (fo=22, routed)          0.168    -0.278    p_6_in[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.048    -0.230 r  b_vsync_i_3/O
                         net (fo=1, routed)           0.000    -0.230    b_vsync
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.866    -0.824    clk_out1
    SLICE_X0Y3           FDRE                                         r  b_vsync_reg/C
                         clock pessimism              0.250    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105    -0.336    b_vsync_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.050%)  route 0.146ns (43.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.585    clk_out1
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  line_count_reg[1]/Q
                         net (fo=19, routed)          0.146    -0.299    line_count_reg_n_0_[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  line_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    line_count[1]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.867    -0.823    clk_out1
    SLICE_X1Y2           FDRE                                         r  line_count_reg[1]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.092    -0.361    line_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.594    -0.587    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  pixel_count_reg[8]/Q
                         net (fo=23, routed)          0.187    -0.236    pixel_count_reg[8]
    SLICE_X6Y2           LUT5 (Prop_lut5_I4_O)        0.043    -0.193 r  pixel_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    pixel_count[9]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.865    -0.825    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[9]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.131    -0.324    pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 line_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            line_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.683%)  route 0.174ns (48.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595    -0.586    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  line_count_reg[7]/Q
                         net (fo=22, routed)          0.174    -0.271    p_6_in[1]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  line_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    line_count[9]_i_2_n_0
    SLICE_X1Y3           FDRE                                         r  line_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.866    -0.824    clk_out1
    SLICE_X1Y3           FDRE                                         r  line_count_reg[9]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.092    -0.362    line_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pixel_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  pixel_count_reg[7]/Q
                         net (fo=26, routed)          0.193    -0.255    pixel_count_reg[7]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.042    -0.213 r  pixel_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    pixel_count[7]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X5Y5           FDRE                                         r  pixel_count_reg[7]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105    -0.351    pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pixel_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.594    -0.587    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  pixel_count_reg[8]/Q
                         net (fo=23, routed)          0.187    -0.236    pixel_count_reg[8]
    SLICE_X6Y2           LUT4 (Prop_lut4_I3_O)        0.045    -0.191 r  pixel_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    pixel_count[8]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.865    -0.825    clk_out1
    SLICE_X6Y2           FDRE                                         r  pixel_count_reg[8]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.120    -0.335    pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.212ns (49.621%)  route 0.215ns (50.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593    -0.588    clk_out1
    SLICE_X6Y3           FDRE                                         r  pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  pixel_count_reg[4]/Q
                         net (fo=26, routed)          0.215    -0.209    pixel_count_reg[4]
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.048    -0.161 r  b_hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.161    b_hsync_i_3_n_0
    SLICE_X6Y5           FDRE                                         r  b_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864    -0.826    clk_out1
    SLICE_X6Y5           FDRE                                         r  b_hsync_reg/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.133    -0.307    b_hsync_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 b_output_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_output_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.585    clk_out1
    SLICE_X0Y2           FDRE                                         r  b_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  b_output_reg/Q
                         net (fo=2, routed)           0.185    -0.260    b_output_reg_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.045    -0.215 r  b_output_i_1/O
                         net (fo=1, routed)           0.000    -0.215    b_output_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  b_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=36, routed)          0.867    -0.823    clk_out1
    SLICE_X0Y2           FDRE                                         r  b_output_reg/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.091    -0.362    b_output_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.148    





