// Seed: 957187156
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  assign module_1.id_3 = 0;
  input wire id_2;
  inout tri id_1;
  wire id_5, id_6;
  logic id_7;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd72
) (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    input supply0 id_5,
    input wand id_6,
    output tri1 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wand _id_10,
    output wor id_11[1 : id_10],
    input uwire id_12,
    input wand id_13,
    input wand id_14
);
  wire id_16, id_17;
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_16,
      id_18
  );
endmodule
