
- Basics of Verilog RTL coding.

- Simulation using Icarus Verilog.

- Waveform analysis in GTKWave.

- Intro to Yosys synthesis flow.

- Labs: RTL simulation + synthesis with Sky130 PDK.

Screenshot Examples:

üñºÔ∏è Simulation output waveform in GTKWave.

üñºÔ∏è Yosys synthesis log / schematic.
