Fitter report for chris_proj
Fri Jul 14 13:15:37 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Usage Summary
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri Jul 14 13:15:37 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; chris_proj                                  ;
; Top-level Entity Name           ; chris_proj                                  ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC7C7F23C8                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,776 / 56,480 ( 3 % )                      ;
; Total registers                 ; 2745                                        ;
; Total pins                      ; 4 / 268 ( 1 % )                             ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 720,960 / 7,024,640 ( 10 % )                ;
; Total RAM Blocks                ; 97 / 686 ( 14 % )                           ;
; Total DSP Blocks                ; 3 / 156 ( 2 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 1 / 13 ( 8 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC7C7F23C8                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; uart_TXD ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                         ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                            ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[7]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[7]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|BMIN0175[0]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|BMIN0175[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE                                                  ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                                                      ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                   ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                       ;                  ;                       ;
; soc_design:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|address_reg_a[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|address_reg_a[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|control_register                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_Sys_Timer:sys_timer|control_register~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[9]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[9]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[5]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|full_dff                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|full_dff~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_2_dff                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_2_dff~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|fifo_write_space[7]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|fifo_write_space[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|read_interrupt_en                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|read_interrupt_en~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|write_interrupt                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_UART_COM:uart_com|write_interrupt~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][54]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][62]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                          ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                          ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                  ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|address_register[10]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|address_register[10]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|address_register[14]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|address_register[14]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|i_read                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|i_read~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_fill_active~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_rd_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_rd_addr_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_en_d1                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_en_d1~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_exc_allowed                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_exc_allowed~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_exc_break                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_exc_break~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_inst_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_inst_result[10]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_inst_result[10]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_ld_bypass_delayed                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_ld_bypass_delayed~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_mem_baddr[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_mem_baddr[17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_mem_byte_en[3]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_br_taken_waddr_partial[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_br_taken_waddr_partial[3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[25]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_rot                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_rot~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_shift_rot_left                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_shift_rot_left~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_extra_pc[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_extra_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_extra_pc[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_extra_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_extra_pc[4]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_extra_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_extra_pc[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_extra_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_iw[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_iw[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_iw[8]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_iw[9]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_iw[12]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_pc[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_pc[13]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src1[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src1[7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_alu_result[19]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_alu_result[19]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_norm_intr_req                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_norm_intr_req~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pc_plus_one[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pc_plus_one[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pc_plus_one[6]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pc_plus_one[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pc_plus_one[9]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pc_plus_one[9]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pc_plus_one[10]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pc_plus_one[10]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pc_plus_one[11]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pc_plus_one[11]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pipe_flush~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_rot_fill_bit                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_rot_fill_bit~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_rot_pass0                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_rot_pass0~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_rot_pass1                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_rot_pass1~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_rot_sel_fill1                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_rot_sel_fill1~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_wr_dst_reg_from_E                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_wr_dst_reg_from_E~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_debug_mode~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_wr_data[27]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_wr_data[27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_wr_data[30]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_wr_data[30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|clr_break_line~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|d_readdata_d1[31]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|d_readdata_d1[31]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[2]~DUPLICATE                                                                                                        ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug|monitor_ready                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                           ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonAReg[4]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonDReg[0]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonDReg[3]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonDReg[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonDReg[9]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE                                                                                                                    ;                  ;                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|writedata[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5876 ) ; 0.00 % ( 0 / 5876 )        ; 0.00 % ( 0 / 5876 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5876 ) ; 0.00 % ( 0 / 5876 )        ; 0.00 % ( 0 / 5876 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5476 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 216 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 18 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/chris/FPGA/chris/chris_proj.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,776 / 56,480        ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 1,776                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,083 / 56,480        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 865                   ;       ;
;         [b] ALMs used for LUT logic                         ; 816                   ;       ;
;         [c] ALMs used for registers                         ; 402                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 322 / 56,480          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 15 / 56,480           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 13                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 297 / 5,648           ; 5 %   ;
;     -- Logic LABs                                           ; 297                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,901                 ;       ;
;     -- 7 input functions                                    ; 33                    ;       ;
;     -- 6 input functions                                    ; 524                   ;       ;
;     -- 5 input functions                                    ; 651                   ;       ;
;     -- 4 input functions                                    ; 560                   ;       ;
;     -- <=3 input functions                                  ; 1,133                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 371                   ;       ;
; Dedicated logic registers                                   ; 2,745                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,534 / 112,960       ; 2 %   ;
;         -- Secondary logic registers                        ; 211 / 112,960         ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,565                 ;       ;
;         -- Routing optimization registers                   ; 180                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 4 / 268               ; 1 %   ;
;     -- Clock pins                                           ; 1 / 11                ; 9 %   ;
;     -- Dedicated input pins                                 ; 3 / 23                ; 13 %  ;
;                                                             ;                       ;       ;
; Global signals                                              ; 1                     ;       ;
; M10K blocks                                                 ; 97 / 686              ; 14 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 720,960 / 7,024,640   ; 10 %  ;
; Total block memory implementation bits                      ; 993,280 / 7,024,640   ; 14 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 156               ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 7                 ; 14 %  ;
; Global clocks                                               ; 1 / 16                ; 6 %   ;
; Quadrant clocks                                             ; 0 / 88                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 120               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 120               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 1                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 6                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.9% / 2.0% / 1.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 16.7% / 18.4% / 11.7% ;       ;
; Maximum fan-out                                             ; 2599                  ;       ;
; Highest non-global fan-out                                  ; 1329                  ;       ;
; Total fan-out                                               ; 24573                 ;       ;
; Average fan-out                                             ; 4.01                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                           ;
+-------------------------------------------------------------+------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; pzdyqx:nabboc         ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1792 / 56480 ( 3 % )   ; 66 / 56480 ( < 1 % )  ; 85 / 56480 ( < 1 % )  ; 0 / 56480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1792                   ; 66                    ; 85                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1916 / 56480 ( 3 % )   ; 75 / 56480 ( < 1 % )  ; 93 / 56480 ( < 1 % )  ; 0 / 56480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 826                    ; 12                    ; 28                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 729                    ; 39                    ; 48                    ; 0                              ;
;         [c] ALMs used for registers                         ; 361                    ; 24                    ; 17                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                     ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 138 / 56480 ( < 1 % )  ; 9 / 56480 ( < 1 % )   ; 9 / 56480 ( < 1 % )   ; 0 / 56480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 14 / 56480 ( < 1 % )   ; 0 / 56480 ( 0 % )     ; 1 / 56480 ( < 1 % )   ; 0 / 56480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                     ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                      ; 0                     ; 1                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 13                     ; 0                     ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                     ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                   ; Low                   ; Low                            ;
;                                                             ;                        ;                       ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 275 / 5648 ( 5 % )     ; 13 / 5648 ( < 1 % )   ; 16 / 5648 ( < 1 % )   ; 0 / 5648 ( 0 % )               ;
;     -- Logic LABs                                           ; 275                    ; 13                    ; 16                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                     ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2680                   ; 94                    ; 127                   ; 0                              ;
;     -- 7 input functions                                    ; 29                     ; 3                     ; 1                     ; 0                              ;
;     -- 6 input functions                                    ; 486                    ; 13                    ; 25                    ; 0                              ;
;     -- 5 input functions                                    ; 610                    ; 15                    ; 26                    ; 0                              ;
;     -- 4 input functions                                    ; 528                    ; 18                    ; 14                    ; 0                              ;
;     -- <=3 input functions                                  ; 1027                   ; 45                    ; 61                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 313                    ; 38                    ; 20                    ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                     ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- By type:                                             ;                        ;                       ;                       ;                                ;
;         -- Primary logic registers                          ; 2373 / 112960 ( 2 % )  ; 72 / 112960 ( < 1 % ) ; 89 / 112960 ( < 1 % ) ; 0 / 112960 ( 0 % )             ;
;         -- Secondary logic registers                        ; 202 / 112960 ( < 1 % ) ; 5 / 112960 ( < 1 % )  ; 4 / 112960 ( < 1 % )  ; 0 / 112960 ( 0 % )             ;
;     -- By function:                                         ;                        ;                       ;                       ;                                ;
;         -- Design implementation registers                  ; 2404                   ; 72                    ; 89                    ; 0                              ;
;         -- Routing optimization registers                   ; 171                    ; 5                     ; 4                     ; 0                              ;
;                                                             ;                        ;                       ;                       ;                                ;
;                                                             ;                        ;                       ;                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                     ; 0                     ; 0                              ;
; I/O pins                                                    ; 2                      ; 0                     ; 0                     ; 2                              ;
; I/O registers                                               ; 0                      ; 0                     ; 0                     ; 0                              ;
; Total block memory bits                                     ; 720960                 ; 0                     ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 993280                 ; 0                     ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 97 / 686 ( 14 % )      ; 0 / 686 ( 0 % )       ; 0 / 686 ( 0 % )       ; 0 / 686 ( 0 % )                ;
; DSP block                                                   ; 3 / 156 ( 1 % )        ; 0 / 156 ( 0 % )       ; 0 / 156 ( 0 % )       ; 0 / 156 ( 0 % )                ;
; Clock enable block                                          ; 0 / 122 ( 0 % )        ; 0 / 122 ( 0 % )       ; 0 / 122 ( 0 % )       ; 1 / 122 ( < 1 % )              ;
; Fractional PLL                                              ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )         ; 0 / 7 ( 0 % )         ; 1 / 7 ( 14 % )                 ;
; PLL Output Counter                                          ; 0 / 63 ( 0 % )         ; 0 / 63 ( 0 % )        ; 0 / 63 ( 0 % )        ; 1 / 63 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )         ; 0 / 7 ( 0 % )         ; 1 / 7 ( 14 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )         ; 0 / 7 ( 0 % )         ; 1 / 7 ( 14 % )                 ;
;                                                             ;                        ;                       ;                       ;                                ;
; Connections                                                 ;                        ;                       ;                       ;                                ;
;     -- Input Connections                                    ; 2897                   ; 66                    ; 143                   ; 1                              ;
;     -- Registered Input Connections                         ; 2639                   ; 31                    ; 100                   ; 0                              ;
;     -- Output Connections                                   ; 7                      ; 4                     ; 231                   ; 2865                           ;
;     -- Registered Output Connections                        ; 4                      ; 3                     ; 231                   ; 0                              ;
;                                                             ;                        ;                       ;                       ;                                ;
; Internal Connections                                        ;                        ;                       ;                       ;                                ;
;     -- Total Connections                                    ; 24498                  ; 585                   ; 1033                  ; 2908                           ;
;     -- Registered Connections                               ; 14758                  ; 353                   ; 756                   ; 0                              ;
;                                                             ;                        ;                       ;                       ;                                ;
; External Connections                                        ;                        ;                       ;                       ;                                ;
;     -- Top                                                  ; 0                      ; 1                     ; 203                   ; 2700                           ;
;     -- pzdyqx:nabboc                                        ; 1                      ; 0                     ; 36                    ; 33                             ;
;     -- sld_hub:auto_hub                                     ; 203                    ; 36                    ; 2                     ; 133                            ;
;     -- hard_block:auto_generated_inst                       ; 2700                   ; 33                    ; 133                   ; 0                              ;
;                                                             ;                        ;                       ;                       ;                                ;
; Partition Interface                                         ;                        ;                       ;                       ;                                ;
;     -- Input Ports                                          ; 55                     ; 11                    ; 87                    ; 6                              ;
;     -- Output Ports                                         ; 8                      ; 4                     ; 104                   ; 11                             ;
;     -- Bidir Ports                                          ; 0                      ; 0                     ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                       ;                                ;
; Registered Ports                                            ;                        ;                       ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 2                     ; 2                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 3                     ; 60                    ; 0                              ;
;                                                             ;                        ;                       ;                       ;                                ;
; Port Connectivity                                           ;                        ;                       ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                     ; 3                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                     ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                     ; 68                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 2                     ; 73                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                     ; 73                    ; 0                              ;
+-------------------------------------------------------------+------------------------+-----------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; fpga_reset_n ; P22   ; 5A       ; 89           ; 8            ; 54           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; ref_clk      ; M9    ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; uart_RXD     ; T15   ; 5A       ; 89           ; 6            ; 3            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; uart_TXD ; T17   ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------+
; I/O Bank Usage                                                            ;
+----------+-----------------+---------------+--------------+---------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-----------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )    ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )  ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )  ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 1 / 32 ( 3 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 0 / 48 ( 0 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 3 / 16 ( 19 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 0 / 80 ( 0 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 0 / 32 ( 0 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 538        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 540        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 444        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 432        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 420        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 418        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A17      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA1      ; 39         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 38         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA22     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 452        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 442        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 430        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 427        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 406        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 384        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 382        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B20      ; 380        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C1       ; 19         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 18         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 542        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C8       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C11      ; 450        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C13      ; 443        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 425        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 408        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 378        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ; 385        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 16         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 17         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 449        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 441        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D17      ; 409        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 379        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 376        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E1       ; 20         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ; 21         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 539        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E9       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E12      ; 451        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 433        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 417        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 411        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E19      ; 377        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 374        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 541        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ; 14         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 455        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F12      ; 440        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 435        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 428        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 419        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 372        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F22      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G1       ; 23         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ; 22         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 15         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G5       ; 537        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G8       ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 453        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 438        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 447        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 439        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 426        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 412        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 410        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 413        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 375        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 536        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 436        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 445        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 437        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 429        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 423        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 421        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H18      ; 415        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 373        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ; 24         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 25         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 535        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 457        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 434        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 431        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 422        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 416        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 414        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ; 381        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J22      ; 383        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 534        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 456        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 448        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 424        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 284        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ; 407        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 405        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 289        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 291        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 27         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 26         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 533        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 454        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 446        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 286        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 290        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 288        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 283        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; M6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 114        ; 3B       ; ref_clk                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 278        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M18      ; 282        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M20      ; 285        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 287        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 281        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 28         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 29         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 276        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; N19      ; 280        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 277        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 279        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; P6       ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P22      ; 222        ; 5A       ; fpga_reset_n                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ; 31         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 30         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 54         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R9       ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T7       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T12      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 217        ; 5A       ; uart_RXD                        ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 215        ; 5A       ; uart_TXD                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T18      ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 32         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 33         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ; 41         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 122        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U15      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U20      ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 50         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ; 40         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V5       ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V6       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ; 35         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 34         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W16      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W21      ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 36         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 37         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y9       ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y14      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                        ;                            ;
+------------------------------------------------------------------------------------------------------------------------+----------------------------+
; soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                        ; Integer PLL                ;
;     -- PLL Location                                                                                                    ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                         ; none                       ;
;     -- PLL Bandwidth                                                                                                   ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                         ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                       ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                      ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                               ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                              ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                               ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                               ; 108.333333 MHz             ;
;     -- PLL Enable                                                                                                      ; On                         ;
;     -- PLL Fractional Division                                                                                         ; N/A                        ;
;     -- M Counter                                                                                                       ; 12                         ;
;     -- N Counter                                                                                                       ; 2                          ;
;     -- PLL Refclk Select                                                                                               ;                            ;
;             -- PLL Refclk Select Location                                                                              ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                      ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                      ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                         ; N/A                        ;
;             -- CORECLKIN source                                                                                        ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                      ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                       ; N/A                        ;
;             -- RXIQCLKIN source                                                                                        ; N/A                        ;
;             -- CLKIN(0) source                                                                                         ; ref_clk~input              ;
;             -- CLKIN(1) source                                                                                         ; N/A                        ;
;             -- CLKIN(2) source                                                                                         ; N/A                        ;
;             -- CLKIN(3) source                                                                                         ; N/A                        ;
;     -- PLL Output Counter                                                                                              ;                            ;
;         -- soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                  ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                   ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                  ; On                         ;
;             -- Duty Cycle                                                                                              ; 50.0000                    ;
;             -- Phase Shift                                                                                             ; 0.000000 degrees           ;
;             -- C Counter                                                                                               ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                   ; 0                          ;
;             -- C Counter PRST                                                                                          ; 1                          ;
;                                                                                                                        ;                            ;
+------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |chris_proj                                                                                                                             ; 1776.0 (0.5)         ; 2082.5 (0.5)                     ; 320.5 (0.0)                                       ; 14.0 (0.0)                       ; 0.0 (0.0)            ; 2901 (2)            ; 2745 (0)                  ; 0 (0)         ; 720960            ; 97    ; 3          ; 4    ; 0            ; |chris_proj                                                                                                                                                                                                                                                                                                                                                                                                                        ; chris_proj                                        ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 61.5 (0.0)           ; 74.5 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 61.5 (6.5)           ; 74.5 (7.5)                       ; 13.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 77 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx_impl                                       ; work         ;
;          |GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|                                                                ; 28.0 (11.8)          ; 33.0 (14.8)                      ; 5.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                                                                                               ; GHVD5181                                          ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 16.2 (16.2)          ; 18.2 (18.2)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                                                                                             ; JEQQ5299                                          ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 11.0 (11.0)          ; 15.2 (15.2)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                                                                                                           ; JEQQ5299                                          ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 6.8 (6.8)            ; 7.2 (7.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                                                                                                           ; JKWY9152                                          ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 9.2 (9.2)            ; 11.7 (11.7)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                                                                                                           ; PUDL0439                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 77.5 (0.5)           ; 92.5 (0.5)                       ; 16.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 127 (1)             ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 77.0 (0.0)           ; 92.0 (0.0)                       ; 16.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 77.0 (0.0)           ; 92.0 (0.0)                       ; 16.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                    ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 77.0 (2.0)           ; 92.0 (3.5)                       ; 16.0 (1.5)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 126 (1)             ; 93 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 75.0 (0.0)           ; 88.5 (0.0)                       ; 14.5 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 75.0 (52.5)          ; 88.5 (60.9)                      ; 14.5 (9.4)                                        ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 125 (87)            ; 86 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                       ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.0 (12.0)          ; 14.5 (14.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                               ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.5 (10.5)          ; 13.1 (13.1)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                             ; sld_shadow_jsm                                    ; altera_sld   ;
;    |soc_design:inst|                                                                                                                    ; 1636.5 (0.0)         ; 1915.0 (0.0)                     ; 291.5 (0.0)                                       ; 13.0 (0.0)                       ; 0.0 (0.0)            ; 2678 (0)            ; 2575 (0)                  ; 0 (0)         ; 720960            ; 97    ; 3          ; 0    ; 0            ; |chris_proj|soc_design:inst                                                                                                                                                                                                                                                                                                                                                                                                        ; soc_design                                        ; soc_design   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.0 (2.7)            ; 8.3 (5.2)                        ; 5.3 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; soc_design   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                         ; soc_design   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; soc_design   ;
;       |soc_design_JTAG:jtag|                                                                                                            ; 58.8 (13.3)          ; 77.8 (16.2)                      ; 19.0 (2.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (32)            ; 112 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag                                                                                                                                                                                                                                                                                                                                                                                   ; soc_design_JTAG                                   ; soc_design   ;
;          |alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|                                                                          ; 20.8 (20.8)          ; 36.4 (36.4)                      ; 15.6 (15.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                 ; work         ;
;          |soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|                                                                        ; 12.2 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r                                                                                                                                                                                                                                                                                                                             ; soc_design_JTAG_scfifo_r                          ; soc_design   ;
;             |scfifo:rfifo|                                                                                                              ; 12.2 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.2 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                     ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.2 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.2 (3.2)            ; 6.5 (3.5)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                        ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                   ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                        ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                ; cntr_jgb                                          ; work         ;
;          |soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|                                                                        ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w                                                                                                                                                                                                                                                                                                                             ; soc_design_JTAG_scfifo_w                          ; soc_design   ;
;             |scfifo:wfifo|                                                                                                              ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                     ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.4 (3.4)            ; 6.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                        ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                   ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                        ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                ; cntr_jgb                                          ; work         ;
;       |soc_design_SRAM:sram|                                                                                                            ; 26.0 (0.0)           ; 34.5 (0.0)                       ; 14.0 (0.0)                                        ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 3 (0)                     ; 0 (0)         ; 655360            ; 80    ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SRAM:sram                                                                                                                                                                                                                                                                                                                                                                                   ; soc_design_SRAM                                   ; soc_design   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 26.0 (0.0)           ; 34.5 (0.0)                       ; 14.0 (0.0)                                        ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 3 (0)                     ; 0 (0)         ; 655360            ; 80    ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;             |altsyncram_qhi1:auto_generated|                                                                                            ; 26.0 (1.1)           ; 34.5 (1.0)                       ; 14.0 (0.3)                                        ; 5.5 (0.5)                        ; 0.0 (0.0)            ; 35 (0)              ; 3 (3)                     ; 0 (0)         ; 655360            ; 80    ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated                                                                                                                                                                                                                                                                                                                          ; altsyncram_qhi1                                   ; work         ;
;                |decode_7la:decode3|                                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|decode_7la:decode3                                                                                                                                                                                                                                                                                                       ; decode_7la                                        ; work         ;
;                |mux_4hb:mux2|                                                                                                           ; 23.4 (23.4)          ; 32.0 (32.0)                      ; 13.7 (13.7)                                       ; 5.1 (5.1)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|mux_4hb:mux2                                                                                                                                                                                                                                                                                                             ; mux_4hb                                           ; work         ;
;       |soc_design_Sys_Timer:sys_timer|                                                                                                  ; 23.3 (23.3)          ; 24.3 (24.3)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_Sys_Timer:sys_timer                                                                                                                                                                                                                                                                                                                                                                         ; soc_design_Sys_Timer                              ; soc_design   ;
;       |soc_design_UART_COM:uart_com|                                                                                                    ; 97.5 (15.2)          ; 106.4 (16.2)                     ; 8.9 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 180 (17)            ; 184 (35)                  ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com                                                                                                                                                                                                                                                                                                                                                                           ; soc_design_UART_COM                               ; soc_design   ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 36.8 (0.7)           ; 44.2 (8.4)                       ; 7.4 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (5)              ; 74 (19)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                                                                                     ; altera_up_rs232_in_deserializer                   ; soc_design   ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                                                                                          ; altera_up_rs232_counters                          ; soc_design   ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 24.3 (0.0)           ; 24.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 35 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                                                                                   ; altera_up_sync_fifo                               ; soc_design   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 24.3 (0.0)           ; 24.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 35 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                  ; scfifo                                            ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 24.3 (0.0)           ; 24.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 35 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                                                       ; scfifo_q9a1                                       ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 24.3 (13.5)          ; 24.3 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (25)             ; 35 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                                                  ; a_dpfifo_d1a1                                     ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                                                          ; altsyncram_t0i1                                   ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                              ; cntr_h2b                                          ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                  ; cntr_i2b                                          ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                           ; cntr_u27                                          ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 45.5 (10.5)          ; 45.9 (10.8)                      ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (22)             ; 75 (20)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                                                                                       ; altera_up_rs232_out_serializer                    ; soc_design   ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 10.8 (10.8)          ; 10.9 (10.9)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                                                                                           ; altera_up_rs232_counters                          ; soc_design   ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 24.1 (0.0)           ; 24.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 37 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                                                                                    ; altera_up_sync_fifo                               ; soc_design   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 24.1 (0.0)           ; 24.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 37 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                   ; scfifo                                            ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 24.1 (0.0)           ; 24.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 37 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                                                        ; scfifo_q9a1                                       ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 24.1 (12.8)          ; 24.1 (12.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (23)             ; 37 (16)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                                                   ; a_dpfifo_d1a1                                     ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                                                           ; altsyncram_t0i1                                   ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                               ; cntr_h2b                                          ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                   ; cntr_i2b                                          ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                            ; cntr_u27                                          ; work         ;
;       |soc_design_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 473.6 (0.0)          ; 522.1 (0.0)                      ; 48.9 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 878 (0)             ; 640 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                         ; soc_design_mm_interconnect_0                      ; soc_design   ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                                                                  ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_design   ;
;          |altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|                                                             ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_design   ;
;          |altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|                                                                                 ; 8.3 (8.3)            ; 9.2 (9.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_design   ;
;          |altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|                                                                            ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_design   ;
;          |altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|                                                                  ; 7.1 (7.1)            ; 8.4 (8.4)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_design   ;
;          |altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|                                                             ; 7.3 (7.3)            ; 7.7 (7.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_design   ;
;          |altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|                                                             ; 24.7 (0.0)           ; 31.3 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                       ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 24.7 (24.7)          ; 31.3 (31.3)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                        ; altera_merlin_burst_adapter_13_1                  ; soc_design   ;
;          |altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|                                                        ; 55.0 (0.0)           ; 58.5 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 55.0 (55.0)          ; 58.5 (58.5)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; soc_design   ;
;          |altera_merlin_burst_adapter:sram_s1_burst_adapter|                                                                            ; 66.5 (0.0)           ; 69.7 (0.0)                       ; 3.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 106 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 66.5 (66.5)          ; 69.7 (69.7)                      ; 3.8 (3.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 106 (106)           ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; soc_design   ;
;          |altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|                                                                       ; 28.0 (0.0)           ; 30.1 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter                                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 28.0 (28.0)          ; 30.1 (30.1)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; soc_design   ;
;          |altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|                                                             ; 22.0 (0.0)           ; 22.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter                                                                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                       ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 22.0 (22.0)          ; 22.7 (22.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                        ; altera_merlin_burst_adapter_13_1                  ; soc_design   ;
;          |altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|                                                        ; 25.3 (0.0)           ; 27.8 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 25.3 (25.3)          ; 27.8 (27.8)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; soc_design   ;
;          |altera_merlin_master_agent:niosii_core_data_master_agent|                                                                     ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_data_master_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                        ; soc_design   ;
;          |altera_merlin_master_agent:niosii_core_instruction_master_agent|                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_instruction_master_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                        ; soc_design   ;
;          |altera_merlin_master_translator:niosii_core_data_master_translator|                                                           ; 26.8 (26.8)          ; 27.0 (27.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_master_translator                   ; soc_design   ;
;          |altera_merlin_master_translator:niosii_core_instruction_master_translator|                                                    ; 12.6 (12.6)          ; 13.0 (13.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator                                                                                                                                                                                                                                                                               ; altera_merlin_master_translator                   ; soc_design   ;
;          |altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|                                                                       ; 7.7 (0.3)            ; 10.0 (0.3)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.3 (7.3)            ; 9.7 (9.7)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; soc_design   ;
;          |altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|                                                                  ; 8.0 (0.7)            ; 8.7 (0.7)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; soc_design   ;
;          |altera_merlin_slave_agent:sram_s1_agent|                                                                                      ; 8.0 (0.5)            ; 8.5 (0.5)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.5 (7.5)            ; 8.0 (8.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; soc_design   ;
;          |altera_merlin_slave_agent:sys_timer_s1_agent|                                                                                 ; 8.1 (0.3)            ; 8.8 (0.5)                        ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.8 (7.8)            ; 8.3 (8.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; soc_design   ;
;          |altera_merlin_slave_agent:systemid_control_slave_agent|                                                                       ; 7.7 (0.2)            ; 7.7 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; soc_design   ;
;          |altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|                                                                  ; 8.2 (0.3)            ; 8.6 (0.3)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.8 (7.8)            ; 8.3 (8.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; soc_design   ;
;          |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                                                             ; 7.5 (7.5)            ; 8.3 (8.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; soc_design   ;
;          |altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator|                                                        ; 0.0 (0.0)            ; 13.6 (13.6)                      ; 13.6 (13.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; soc_design   ;
;          |altera_merlin_slave_translator:sram_s1_translator|                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; soc_design   ;
;          |altera_merlin_slave_translator:sys_timer_s1_translator|                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; soc_design   ;
;          |altera_merlin_slave_translator:systemid_control_slave_translator|                                                             ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; soc_design   ;
;          |altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator|                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; soc_design   ;
;          |altera_merlin_traffic_limiter:niosii_core_data_master_limiter|                                                                ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_data_master_limiter                                                                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                     ; soc_design   ;
;          |altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter|                                                         ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter                                                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                     ; soc_design   ;
;          |soc_design_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                        ; soc_design_mm_interconnect_0_cmd_demux            ; soc_design   ;
;          |soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                ; soc_design_mm_interconnect_0_cmd_demux_001        ; soc_design   ;
;          |soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                         ; 16.7 (14.2)          ; 18.5 (15.5)                      ; 1.8 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (47)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                                    ; soc_design_mm_interconnect_0_cmd_mux_003          ; soc_design   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; soc_design   ;
;          |soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                         ; 18.5 (15.2)          ; 19.2 (15.9)                      ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (47)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                                                    ; soc_design_mm_interconnect_0_cmd_mux_003          ; soc_design   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; soc_design   ;
;          |soc_design_mm_interconnect_0_router:router|                                                                                   ; 6.2 (6.2)            ; 8.0 (8.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                              ; soc_design_mm_interconnect_0_router               ; soc_design   ;
;          |soc_design_mm_interconnect_0_router_001:router_001|                                                                           ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                      ; soc_design_mm_interconnect_0_router_001           ; soc_design   ;
;          |soc_design_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                                ; soc_design_mm_interconnect_0_rsp_demux_003        ; soc_design   ;
;          |soc_design_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                                                                                ; soc_design_mm_interconnect_0_rsp_demux_003        ; soc_design   ;
;          |soc_design_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 21.9 (21.9)          ; 26.1 (26.1)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                            ; soc_design_mm_interconnect_0_rsp_mux              ; soc_design   ;
;          |soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                    ; soc_design_mm_interconnect_0_rsp_mux_001          ; soc_design   ;
;       |soc_design_niosII_core:niosii_core|                                                                                              ; 954.2 (11.2)         ; 1141.6 (11.7)                    ; 194.4 (0.7)                                       ; 7.0 (0.2)                        ; 0.0 (0.0)            ; 1417 (2)            ; 1594 (42)                 ; 0 (0)         ; 62528             ; 13    ; 3          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core                                                                                                                                                                                                                                                                                                                                                                     ; soc_design_niosII_core                            ; soc_design   ;
;          |soc_design_niosII_core_cpu:cpu|                                                                                               ; 942.9 (825.9)        ; 1129.9 (971.4)                   ; 193.8 (151.3)                                     ; 6.8 (5.8)                        ; 0.0 (0.0)            ; 1415 (1247)         ; 1552 (1274)               ; 0 (0)         ; 62528             ; 13    ; 3          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; soc_design_niosII_core_cpu                        ; soc_design   ;
;             |soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht                                                                                                                                                                                                                                                                 ; soc_design_niosII_core_cpu_bht_module             ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                        ; altsyncram_pdj1                                   ; work         ;
;             |soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data                                                                                                                                                                                                                                                         ; soc_design_niosII_core_cpu_dc_data_module         ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                ; altsyncram_4kl1                                   ; work         ;
;             |soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag                                                                                                                                                                                                                                                           ; soc_design_niosII_core_cpu_dc_tag_module          ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                   |altsyncram_jmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jmi1:auto_generated                                                                                                                                                                                                  ; altsyncram_jmi1                                   ; work         ;
;             |soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim                                                                                                                                                                                                                                                     ; soc_design_niosII_core_cpu_dc_victim_module       ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                            ; altsyncram_baj1                                   ; work         ;
;             |soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data                                                                                                                                                                                                                                                         ; soc_design_niosII_core_cpu_ic_data_module         ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                ; altsyncram_spj1                                   ; work         ;
;             |soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1792              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag                                                                                                                                                                                                                                                           ; soc_design_niosII_core_cpu_ic_tag_module          ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1792              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1792              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                                                  ; altsyncram_pgj1                                   ; work         ;
;             |soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell                                                                                                                                                                                                                                                        ; soc_design_niosII_core_cpu_mult_cell              ; soc_design   ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                     ; altera_mult_add                                   ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                 ; altera_mult_add_37p2                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                               ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                           ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                     ; altera_mult_add                                   ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                 ; altera_mult_add_37p2                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                               ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                           ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                     ; altera_mult_add                                   ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                 ; altera_mult_add_37p2                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                               ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                           ; work         ;
;             |soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|                                             ; 117.0 (30.1)         ; 158.5 (31.6)                     ; 42.5 (1.5)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 168 (5)             ; 278 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci                                                                                                                                                                                                                                                        ; soc_design_niosII_core_cpu_nios2_oci              ; soc_design   ;
;                |soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|                      ; 36.9 (0.0)           ; 64.3 (0.0)                       ; 28.4 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper                                                                                                                                                      ; soc_design_niosII_core_cpu_debug_slave_wrapper    ; soc_design   ;
;                   |sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy|                                                   ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;                   |soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|                     ; 5.1 (4.3)            ; 23.4 (22.1)                      ; 18.3 (17.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk                                                      ; soc_design_niosII_core_cpu_debug_slave_sysclk     ; soc_design   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                   |soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|                           ; 30.3 (30.1)          ; 39.3 (37.3)                      ; 10.0 (8.2)                                        ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck                                                            ; soc_design_niosII_core_cpu_debug_slave_tck        ; soc_design   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                |soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|                            ; 3.9 (3.9)            ; 5.4 (5.4)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg                                                                                                                                                            ; soc_design_niosII_core_cpu_nios2_avalon_reg       ; soc_design   ;
;                |soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break|                              ; 0.7 (0.7)            ; 10.7 (10.7)                      ; 9.9 (9.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break                                                                                                                                                              ; soc_design_niosII_core_cpu_nios2_oci_break        ; soc_design   ;
;                |soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug|                              ; 4.0 (3.5)            ; 4.9 (4.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug                                                                                                                                                              ; soc_design_niosII_core_cpu_nios2_oci_debug        ; soc_design   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work         ;
;                |soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|                                    ; 41.3 (41.3)          ; 41.6 (41.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 53 (53)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem                                                                                                                                                                    ; soc_design_niosII_core_cpu_nios2_ocimem           ; soc_design   ;
;                   |soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram                                                                           ; soc_design_niosII_core_cpu_ociram_sp_ram_module   ; soc_design   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                   ; work         ;
;             |soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a                                                                                                                                                                                                                                         ; soc_design_niosII_core_cpu_register_bank_a_module ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                ; altsyncram_voi1                                   ; work         ;
;             |soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b                                                                                                                                                                                                                                         ; soc_design_niosII_core_cpu_register_bank_b_module ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                ; altsyncram_voi1                                   ; work         ;
;       |soc_design_system_pll:system_pll|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_system_pll:system_pll                                                                                                                                                                                                                                                                                                                                                                       ; soc_design_system_pll                             ; soc_design   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                               ; altera_pll                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; uart_TXD     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ref_clk      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; fpga_reset_n ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; uart_RXD     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ref_clk                                                                                                                                          ;                   ;         ;
; fpga_reset_n                                                                                                                                     ;                   ;         ;
;      - soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
;      - soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                   ; 1                 ; 0       ;
; uart_RXD                                                                                                                                         ;                   ;         ;
;      - soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]                   ; 1                 ; 0       ;
;      - soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data~0                       ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                     ; Location                   ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X0_Y2_N3              ; 210     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X0_Y2_N3              ; 29      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; fpga_reset_n                                                                                                                                                                                                                                                                                                                                                                             ; PIN_P22                    ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                                                                                                                                                                    ; FF_X4_Y1_N13               ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                                                                   ; FF_X3_Y1_N20               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                                                                                                                                   ; FF_X11_Y4_N50              ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                                                                                                                      ; FF_X10_Y2_N20              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                                                                                                                      ; FF_X10_Y2_N38              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                                                                                                                      ; FF_X11_Y2_N23              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                                                                                                                      ; FF_X11_Y2_N14              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                                                                                                                      ; FF_X10_Y4_N56              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                                                                                                                      ; FF_X11_Y4_N8               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                                                                                                                      ; FF_X10_Y4_N38              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                                                                                                                      ; FF_X12_Y4_N47              ; 22      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y4_N12         ; 18      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|\SQHZ7915:14:AMGP4450_1                                                                                                                                                                                                                                                         ; LABCELL_X11_Y2_N48         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y1_N27          ; 12      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X4_Y1_N51          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X4_Y1_N6           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X4_Y1_N30          ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y1_N12          ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y1_N21          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X4_Y1_N3           ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                 ; FF_X1_Y3_N17               ; 64      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4                                                    ; LABCELL_X1_Y4_N27          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                      ; LABCELL_X2_Y2_N24          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                         ; LABCELL_X2_Y2_N0           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                                                         ; LABCELL_X7_Y2_N54          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                                                        ; MLABCELL_X6_Y2_N51         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                           ; LABCELL_X7_Y2_N57          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1                                            ; LABCELL_X2_Y4_N12          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                              ; LABCELL_X4_Y3_N39          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                                                  ; MLABCELL_X6_Y2_N33         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8                                                  ; MLABCELL_X6_Y2_N0          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~2                                    ; LABCELL_X2_Y4_N48          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~1                               ; LABCELL_X1_Y3_N51          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                      ; FF_X1_Y3_N29               ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                     ; FF_X1_Y3_N56               ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                      ; FF_X1_Y3_N59               ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                      ; FF_X2_Y2_N50               ; 62      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                               ; LABCELL_X1_Y3_N9           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                     ; FF_X1_Y3_N32               ; 47      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                   ; LABCELL_X2_Y2_N54          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                       ; FF_X40_Y11_N17             ; 84      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                        ; FF_X31_Y11_N50             ; 901     ; Async. clear, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y10_N24        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                                                   ; LABCELL_X2_Y6_N42          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y6_N33          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X1_Y5_N12          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|fifo_rd~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y12_N36        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|fifo_wr                                                                                                                                                                                                                                                                                                                                             ; FF_X42_Y10_N59             ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|ien_AE~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y10_N39        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|r_val~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y12_N54        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|read_0                                                                                                                                                                                                                                                                                                                                              ; FF_X45_Y12_N29             ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                      ; LABCELL_X45_Y10_N21        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                      ; LABCELL_X42_Y10_N54        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_JTAG:jtag|wr_rfifo                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X43_Y10_N12        ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|decode_7la:decode3|w_anode817w[2]~0                                                                                                                                                                                                                                                        ; LABCELL_X53_Y18_N45        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|decode_7la:decode3|w_anode830w[2]~0                                                                                                                                                                                                                                                        ; LABCELL_X53_Y18_N33        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|decode_7la:decode3|w_anode838w[2]~0                                                                                                                                                                                                                                                        ; LABCELL_X53_Y18_N30        ; 16      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|always0~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X46_Y14_N39        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[3]~0                                                                                                                                                                                                                          ; LABCELL_X42_Y11_N30        ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                            ; LABCELL_X45_Y11_N48        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                ; LABCELL_X50_Y11_N27        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                                         ; MLABCELL_X47_Y10_N45       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                                       ; LABCELL_X42_Y11_N57        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|comb~1                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y11_N45        ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[7]~0                                                                                                                                                                                                                                                                ; LABCELL_X50_Y11_N18        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[2]~0                                                                                                                                                                                                                           ; LABCELL_X46_Y12_N30        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                             ; LABCELL_X51_Y10_N57        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                 ; LABCELL_X48_Y10_N0         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                                          ; LABCELL_X46_Y11_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb~0                                                                                                                                                                        ; LABCELL_X50_Y10_N15        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|comb~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y11_N15       ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[6]~2                                                                                                                                                                                                                                                                 ; LABCELL_X50_Y10_N12        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|read_interrupt_en~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y11_N39        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_UART_COM:uart_com|readdata[1]~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X46_Y11_N24        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y13_N3        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                            ; LABCELL_X50_Y15_N3         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                ; LABCELL_X53_Y18_N6         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                           ; LABCELL_X51_Y14_N9         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                 ; LABCELL_X55_Y12_N24        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                            ; LABCELL_X48_Y14_N57        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                       ; LABCELL_X53_Y13_N51        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                        ; LABCELL_X51_Y13_N51        ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                  ; LABCELL_X46_Y15_N30        ; 48      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                   ; MLABCELL_X47_Y15_N12       ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; LABCELL_X53_Y17_N48        ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X53_Y18_N57        ; 53      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                 ; LABCELL_X51_Y14_N36        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                  ; LABCELL_X51_Y14_N48        ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                       ; MLABCELL_X52_Y15_N24       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                        ; LABCELL_X51_Y12_N21        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                  ; LABCELL_X50_Y13_N54        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                             ; FF_X50_Y13_N38             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                   ; LABCELL_X48_Y13_N57        ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|address_register[16]~0                                                                                                                                                                                                                                 ; LABCELL_X57_Y15_N57        ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|address_register[16]~1                                                                                                                                                                                                                                 ; LABCELL_X57_Y15_N54        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|uav_burstcount[5]~0                                                                                                                                                                                                                             ; LABCELL_X56_Y16_N3         ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|comb~0                                                                                                                                                                                                                                                             ; MLABCELL_X47_Y13_N21       ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|comb~0                                                                                                                                                                                                                                                        ; LABCELL_X50_Y15_N18        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|comb~0                                                                                                                                                                                                                                                                            ; LABCELL_X53_Y18_N9         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|comb~0                                                                                                                                                                                                                                                                       ; LABCELL_X53_Y14_N36        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent|comb~0                                                                                                                                                                                                                                                             ; LABCELL_X55_Y12_N18        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|comb~0                                                                                                                                                                                                                                                        ; LABCELL_X48_Y14_N12        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_data_master_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                 ; LABCELL_X48_Y14_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_data_master_limiter|save_dest_id~0                                                                                                                                                                                                                                              ; MLABCELL_X52_Y15_N30       ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter|pending_response_count[1]~0                                                                                                                                                                                                                          ; MLABCELL_X52_Y17_N51       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                       ; MLABCELL_X52_Y17_N18       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                   ; LABCELL_X45_Y15_N30        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                       ; LABCELL_X45_Y15_N3         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                   ; LABCELL_X53_Y17_N54        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                       ; LABCELL_X53_Y17_N24        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|d_read                                                                                                                                                                                                                                                                                                                                ; FF_X56_Y15_N50             ; 46      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|d_writedata[11]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X57_Y9_N0          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_rd_data_cnt[1]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X65_Y12_N15       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_rd_data_cnt[1]~1                                                                                                                                                                                                                                                                                  ; MLABCELL_X65_Y12_N39       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X59_Y9_N48        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                             ; FF_X65_Y11_N56             ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                    ; FF_X53_Y9_N37              ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                  ; LABCELL_X60_Y11_N51        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_inst_result[18]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X68_Y11_N6         ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_inst_result[5]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X67_Y12_N39        ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                            ; FF_X71_Y10_N2              ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                            ; FF_X61_Y12_N56             ; 824     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_pipe_flush_waddr[7]~2                                                                                                                                                                                                                                                                                ; MLABCELL_X72_Y12_N48       ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                ; MLABCELL_X65_Y12_N3        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y8_N3         ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|Add8~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X78_Y6_N45        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                    ; LABCELL_X67_Y11_N6         ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                 ; FF_X65_Y13_N50             ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                     ; LABCELL_X66_Y12_N36        ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                ; FF_X62_Y13_N47             ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y8_N51        ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                            ; FF_X66_Y11_N50             ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[14]~2                                                                                                                                                                                                                                                                                           ; LABCELL_X75_Y11_N54        ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_st_data[23]~1                                                                                                                                                                                                                                                                                        ; LABCELL_X67_Y9_N24         ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X65_Y8_N39        ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                              ; LABCELL_X63_Y10_N0         ; 167     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                 ; LABCELL_X63_Y10_N15        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y10_N18        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                               ; FF_X62_Y12_N8              ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                              ; FF_X68_Y11_N59             ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                               ; LABCELL_X60_Y11_N33        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X65_Y10_N0        ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                    ; LABCELL_X60_Y12_N0         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                       ; MLABCELL_X52_Y9_N54        ; 5       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                      ; MLABCELL_X8_Y3_N12         ; 1328    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                     ; FF_X57_Y11_N49             ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                 ; LABCELL_X66_Y12_N9         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                  ; LABCELL_X66_Y13_N21        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                              ; LABCELL_X70_Y12_N15        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y13_N6         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|address[8]                                                                                                                                                                                                               ; FF_X22_Y7_N17              ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy|virtual_state_uir                                    ; MLABCELL_X21_Y7_N3         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|jxuir                  ; FF_X21_Y7_N22              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LABCELL_X17_Y7_N6          ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; MLABCELL_X6_Y5_N27         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LABCELL_X17_Y7_N33         ; 36      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X21_Y7_N26              ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[10]~10                    ; MLABCELL_X21_Y7_N45        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[10]~9                     ; MLABCELL_X6_Y5_N12         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[24]~19                    ; MLABCELL_X21_Y7_N30        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[24]~21                    ; MLABCELL_X21_Y7_N15        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[36]~15                    ; MLABCELL_X6_Y5_N0          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                              ; LABCELL_X22_Y7_N39         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break|break_readreg[29]~0                                                                                                            ; MLABCELL_X6_Y5_N57         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break|break_readreg[29]~1                                                                                                            ; LABCELL_X9_Y5_N45          ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonDReg[0]~1                                                                                                                         ; LABCELL_X23_Y7_N57         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonDReg[17]~0                                                                                                                        ; MLABCELL_X21_Y9_N33        ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonDReg[9]~11                                                                                                                        ; LABCELL_X23_Y7_N48         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|ociram_reset_req                                                                                                                     ; MLABCELL_X34_Y11_N51       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                       ; LABCELL_X22_Y7_N12         ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 2589    ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                    ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 2589    ; Global Clock         ; GCLK0            ; --                        ;
+-----------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------+---------+
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 ; 1329    ;
; soc_design:inst|altera_reset_controller:rst_controller|r_sync_rst                                                   ; 901     ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_mem_stall                       ; 824     ;
+---------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                 ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                ; M10K_X38_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                ; M10K_X41_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 20480        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 655360 ; 20480                       ; 32                          ; --                          ; --                          ; 655360              ; 80          ; 0          ; soc_design_SRAM.hex ; M10K_X49_Y16_N0, M10K_X58_Y17_N0, M10K_X58_Y14_N0, M10K_X58_Y18_N0, M10K_X49_Y15_N0, M10K_X49_Y18_N0, M10K_X58_Y23_N0, M10K_X69_Y22_N0, M10K_X58_Y27_N0, M10K_X76_Y18_N0, M10K_X49_Y22_N0, M10K_X41_Y28_N0, M10K_X41_Y27_N0, M10K_X69_Y19_N0, M10K_X69_Y23_N0, M10K_X69_Y21_N0, M10K_X41_Y15_N0, M10K_X38_Y16_N0, M10K_X69_Y14_N0, M10K_X69_Y16_N0, M10K_X41_Y17_N0, M10K_X41_Y20_N0, M10K_X41_Y19_N0, M10K_X38_Y19_N0, M10K_X41_Y18_N0, M10K_X49_Y20_N0, M10K_X49_Y19_N0, M10K_X49_Y17_N0, M10K_X38_Y13_N0, M10K_X41_Y13_N0, M10K_X58_Y22_N0, M10K_X58_Y25_N0, M10K_X58_Y26_N0, M10K_X69_Y26_N0, M10K_X69_Y25_N0, M10K_X58_Y15_N0, M10K_X58_Y13_N0, M10K_X41_Y14_N0, M10K_X49_Y13_N0, M10K_X49_Y14_N0, M10K_X58_Y24_N0, M10K_X69_Y24_N0, M10K_X76_Y19_N0, M10K_X76_Y17_N0, M10K_X69_Y20_N0, M10K_X76_Y23_N0, M10K_X76_Y16_N0, M10K_X38_Y27_N0, M10K_X38_Y26_N0, M10K_X58_Y16_N0, M10K_X69_Y18_N0, M10K_X69_Y17_N0, M10K_X69_Y15_N0, M10K_X41_Y16_N0, M10K_X38_Y20_N0, M10K_X41_Y24_N0, M10K_X38_Y23_N0, M10K_X38_Y22_N0, M10K_X38_Y24_N0, M10K_X49_Y23_N0, M10K_X49_Y24_N0, M10K_X76_Y24_N0, M10K_X38_Y18_N0, M10K_X38_Y14_N0, M10K_X38_Y15_N0, M10K_X49_Y25_N0, M10K_X41_Y26_N0, M10K_X38_Y17_N0, M10K_X41_Y25_N0, M10K_X38_Y25_N0, M10K_X58_Y21_N0, M10K_X58_Y19_N0, M10K_X58_Y20_N0, M10K_X76_Y21_N0, M10K_X76_Y20_N0, M10K_X41_Y21_N0, M10K_X41_Y23_N0, M10K_X49_Y21_N0, M10K_X38_Y21_N0, M10K_X41_Y22_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                ; M10K_X49_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                ; M10K_X49_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; None                ; M10K_X69_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                ; M10K_X69_Y9_N0, M10K_X69_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jmi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 9            ; 64           ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 576    ; 64                          ; 9                           ; 64                          ; 9                           ; 576                 ; 1           ; 0          ; None                ; M10K_X69_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                ; M10K_X58_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                ; M10K_X58_Y12_N0, M10K_X58_Y10_N0, M10K_X58_Y11_N0, M10K_X69_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 14           ; 128          ; 14           ; yes                    ; no                      ; yes                    ; no                      ; 1792   ; 128                         ; 14                          ; 128                         ; 14                          ; 1792                ; 1           ; 0          ; None                ; M10K_X69_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                ; M10K_X26_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                ; M10K_X76_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                ; M10K_X76_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                               ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y6_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y10_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 8,215 / 374,484 ( 2 % ) ;
; C12 interconnects            ; 47 / 16,664 ( < 1 % )   ;
; C2 interconnects             ; 2,340 / 155,012 ( 2 % ) ;
; C4 interconnects             ; 1,366 / 72,600 ( 2 % )  ;
; DQS bus muxes                ; 0 / 30 ( 0 % )          ;
; DQS-18 I/O buses             ; 0 / 30 ( 0 % )          ;
; DQS-9 I/O buses              ; 0 / 30 ( 0 % )          ;
; Direct links                 ; 580 / 374,484 ( < 1 % ) ;
; Global clocks                ; 1 / 16 ( 6 % )          ;
; Horizontal periphery clocks  ; 0 / 72 ( 0 % )          ;
; Local interconnects          ; 1,322 / 112,960 ( 1 % ) ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 231 / 15,868 ( 1 % )    ;
; R14/C12 interconnect drivers ; 245 / 27,256 ( < 1 % )  ;
; R3 interconnects             ; 3,400 / 169,296 ( 2 % ) ;
; R6 interconnects             ; 6,055 / 330,800 ( 2 % ) ;
; Spine clocks                 ; 7 / 480 ( 1 % )         ;
; Wire stub REs                ; 0 / 20,834 ( 0 % )      ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 4            ; 4            ; 0            ; 0            ; 8         ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 8         ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 8            ; 4            ; 4            ; 8            ; 8            ; 0         ; 4            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 0         ; 0         ; 8            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; uart_TXD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ref_clk             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; fpga_reset_n        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; uart_RXD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; ref_clk                 ; ref_clk              ; 514.7             ;
; altera_reserved_tck     ; altera_reserved_tck  ; 286.7             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 23.3              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                               ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                        ; 1.657             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                        ; 1.573             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                        ; 1.406             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[7]  ; 1.400             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[28]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[27] ; 1.350             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[7]  ; 1.342             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                ; 1.309             ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                                           ; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; 1.296             ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                       ; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; 1.294             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize.000                                                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[0]  ; 1.282             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                                                                         ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                        ; 1.279             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize.010                                                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[15] ; 1.269             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                        ; 1.264             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[35]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[34] ; 1.260             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                        ; 1.257             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                     ; 1.253             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                                           ; 1.245             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                                           ; 1.244             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                                           ; 1.241             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                                           ; 1.241             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                        ; 1.241             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                ; 1.240             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                ; 1.240             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                ; 1.240             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                ; 1.240             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]           ; 1.235             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress                                                                                                                                                                                                                             ; 1.234             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                                           ; 1.227             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                 ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress                                                                                                                                                                                                                             ; 1.226             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                    ; 1.222             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                    ; 1.222             ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                     ; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; 1.214             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[19]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[18] ; 1.209             ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                        ; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; 1.208             ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                                                     ; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; 1.202             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[21]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[20] ; 1.201             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[31]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[30] ; 1.200             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[0]  ; 1.199             ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                     ; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; 1.198             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                ; 1.197             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                              ; 1.197             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                ; 1.196             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                              ; 1.194             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                              ; 1.194             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[27]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[26] ; 1.194             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                     ; 1.191             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[17]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[16] ; 1.190             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[18]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[17] ; 1.190             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                ; 1.185             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[37]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[36] ; 1.183             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                ; 1.179             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                ; 1.179             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                              ; 1.179             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                              ; 1.179             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                ; 1.179             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                     ; 1.177             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                ; 1.174             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                                         ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                        ; 1.173             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                ; 1.160             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                ; 1.139             ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                    ; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; 1.138             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[25]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[24] ; 1.137             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                ; 1.135             ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                     ; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; 1.132             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[24]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[23] ; 1.132             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                           ; 1.132             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[29]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[28] ; 1.125             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[3]                                                        ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[2]  ; 1.124             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]               ; 1.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                ; 1.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                       ; 1.122             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                ; 1.119             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[20]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[19] ; 1.118             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[30]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[29] ; 1.118             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[14]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[13] ; 1.117             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[5]                                                        ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[4]  ; 1.117             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[12]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[11] ; 1.117             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[13]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[12] ; 1.117             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]               ; 1.113             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                ; 1.113             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                       ; 1.111             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[10]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[9]  ; 1.110             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[23]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[22] ; 1.107             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]               ; 1.106             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                       ; 1.104             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                               ; 1.104             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                       ; 1.104             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]               ; 1.103             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[4]                                                        ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[3]  ; 1.098             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[9]                                                        ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[8]  ; 1.098             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[11]                                                       ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[10] ; 1.098             ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                 ; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; 1.097             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                               ; 1.092             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[2]                                                        ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[1]  ; 1.089             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[6]                                                        ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[5]  ; 1.089             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                ; 1.088             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                ; 1.088             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                ; 1.088             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                ; 1.088             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break|break_readreg[14]                                                                                                                                              ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[15] ; 1.088             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CGXFC7C7F23C8 for design "chris_proj"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2833 fanout uses global clock CLKCTRL_G0
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'chris_proj.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: '/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|system_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|system_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|system_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst|system_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000      ref_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type Block RAM
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176220): Created 16 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:10
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:17
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:19
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:18
Info (11888): Total time spent on timing analysis during the Fitter is 11.65 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:20
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 2549 megabytes
    Info: Processing ended: Fri Jul 14 13:15:38 2017
    Info: Elapsed time: 00:01:48
    Info: Total CPU time (on all processors): 00:03:02


