
LV_0_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006510  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000032c  080066e0  080066e0  000076e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a0c  08006a0c  00008090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006a0c  08006a0c  00007a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a14  08006a14  00008090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a14  08006a14  00007a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a18  08006a18  00007a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  08006a1c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000505c  20000090  08006aac  00008090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200050ec  08006aac  000080ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019576  00000000  00000000  000080c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036e1  00000000  00000000  00021636  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001528  00000000  00000000  00024d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001078  00000000  00000000  00026240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003411  00000000  00000000  000272b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017fcd  00000000  00000000  0002a6c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db5be  00000000  00000000  00042696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011dc54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c04  00000000  00000000  0011dc98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0012389c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000090 	.word	0x20000090
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080066c8 	.word	0x080066c8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000094 	.word	0x20000094
 800020c:	080066c8 	.word	0x080066c8

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <HAL_UARTEx_RxEventCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08c      	sub	sp, #48	@ 0x30
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	460b      	mov	r3, r1
 8000546:	807b      	strh	r3, [r7, #2]

	UART_Frame localBuf;
	uint16_t crc_received = RxData[Size - 2] | (RxData[Size - 1] << 8);
 8000548:	887b      	ldrh	r3, [r7, #2]
 800054a:	3b02      	subs	r3, #2
 800054c:	4a20      	ldr	r2, [pc, #128]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 800054e:	5cd3      	ldrb	r3, [r2, r3]
 8000550:	b21a      	sxth	r2, r3
 8000552:	887b      	ldrh	r3, [r7, #2]
 8000554:	3b01      	subs	r3, #1
 8000556:	491e      	ldr	r1, [pc, #120]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000558:	5ccb      	ldrb	r3, [r1, r3]
 800055a:	b21b      	sxth	r3, r3
 800055c:	021b      	lsls	r3, r3, #8
 800055e:	b21b      	sxth	r3, r3
 8000560:	4313      	orrs	r3, r2
 8000562:	b21b      	sxth	r3, r3
 8000564:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t crc_calculated = crc16(RxData, Size - 2);
 8000566:	887b      	ldrh	r3, [r7, #2]
 8000568:	3b02      	subs	r3, #2
 800056a:	b29b      	uxth	r3, r3
 800056c:	4619      	mov	r1, r3
 800056e:	4818      	ldr	r0, [pc, #96]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000570:	f000 fb02 	bl	8000b78 <crc16>
 8000574:	4603      	mov	r3, r0
 8000576:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    if (crc_received != crc_calculated) {
 8000578:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800057a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800057c:	429a      	cmp	r2, r3
 800057e:	d005      	beq.n	800058c <HAL_UARTEx_RxEventCallback+0x50>
    		HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 32);
 8000580:	2220      	movs	r2, #32
 8000582:	4913      	ldr	r1, [pc, #76]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000584:	4813      	ldr	r0, [pc, #76]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 8000586:	f002 f9bc 	bl	8002902 <HAL_UARTEx_ReceiveToIdle_IT>
		return;
 800058a:	e01e      	b.n	80005ca <HAL_UARTEx_RxEventCallback+0x8e>
    }
	if (Size < 5) {
 800058c:	887b      	ldrh	r3, [r7, #2]
 800058e:	2b04      	cmp	r3, #4
 8000590:	d805      	bhi.n	800059e <HAL_UARTEx_RxEventCallback+0x62>
	        HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, FRAME_SIZE);
 8000592:	2220      	movs	r2, #32
 8000594:	490e      	ldr	r1, [pc, #56]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000596:	480f      	ldr	r0, [pc, #60]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 8000598:	f002 f9b3 	bl	8002902 <HAL_UARTEx_ReceiveToIdle_IT>
	    return;
 800059c:	e015      	b.n	80005ca <HAL_UARTEx_RxEventCallback+0x8e>
	}
	localBuf.size = Size;
 800059e:	887b      	ldrh	r3, [r7, #2]
 80005a0:	853b      	strh	r3, [r7, #40]	@ 0x28
	    memcpy(localBuf.data, RxData, Size);
 80005a2:	887a      	ldrh	r2, [r7, #2]
 80005a4:	f107 0308 	add.w	r3, r7, #8
 80005a8:	4909      	ldr	r1, [pc, #36]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 80005aa:	4618      	mov	r0, r3
 80005ac:	f006 f828 	bl	8006600 <memcpy>
	    xQueueSendFromISR(UART_QueueHandle, &localBuf, NULL);
 80005b0:	4b09      	ldr	r3, [pc, #36]	@ (80005d8 <HAL_UARTEx_RxEventCallback+0x9c>)
 80005b2:	6818      	ldr	r0, [r3, #0]
 80005b4:	f107 0108 	add.w	r1, r7, #8
 80005b8:	2300      	movs	r3, #0
 80005ba:	2200      	movs	r2, #0
 80005bc:	f003 fdd4 	bl	8004168 <xQueueGenericSendFromISR>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 32);
 80005c0:	2220      	movs	r2, #32
 80005c2:	4903      	ldr	r1, [pc, #12]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 80005c6:	f002 f99c 	bl	8002902 <HAL_UARTEx_ReceiveToIdle_IT>

}
 80005ca:	3730      	adds	r7, #48	@ 0x30
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	20000154 	.word	0x20000154
 80005d4:	200000ac 	.word	0x200000ac
 80005d8:	2000013c 	.word	0x2000013c

080005dc <parseEndian>:

void parseEndian(uint16_t val, uint8_t *hi, uint8_t *lo){
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
 80005e8:	81fb      	strh	r3, [r7, #14]
     *hi = (val >> 8) & 0xFF;
 80005ea:	89fb      	ldrh	r3, [r7, #14]
 80005ec:	0a1b      	lsrs	r3, r3, #8
 80005ee:	b29b      	uxth	r3, r3
 80005f0:	b2da      	uxtb	r2, r3
 80005f2:	68bb      	ldr	r3, [r7, #8]
 80005f4:	701a      	strb	r2, [r3, #0]
     *lo = val & 0xFF;
 80005f6:	89fb      	ldrh	r3, [r7, #14]
 80005f8:	b2da      	uxtb	r2, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	701a      	strb	r2, [r3, #0]
}
 80005fe:	bf00      	nop
 8000600:	3714      	adds	r7, #20
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr

0800060a <read_Hreg>:

uint8_t read_Hreg(NewSlave *a, uint8_t *frame)
{
 800060a:	b580      	push	{r7, lr}
 800060c:	b084      	sub	sp, #16
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
 8000612:	6039      	str	r1, [r7, #0]
	int len = 0;
 8000614:	2300      	movs	r3, #0
 8000616:	60fb      	str	r3, [r7, #12]
	   frame[len++] = a->slaveID;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	1c5a      	adds	r2, r3, #1
 800061c:	60fa      	str	r2, [r7, #12]
 800061e:	461a      	mov	r2, r3
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	4413      	add	r3, r2
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	7812      	ldrb	r2, [r2, #0]
 8000628:	701a      	strb	r2, [r3, #0]
	   frame[len++] = 0x03;
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	1c5a      	adds	r2, r3, #1
 800062e:	60fa      	str	r2, [r7, #12]
 8000630:	461a      	mov	r2, r3
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	4413      	add	r3, r2
 8000636:	2203      	movs	r2, #3
 8000638:	701a      	strb	r2, [r3, #0]

	   parseEndian(a->start_address_readHreg, &frame[len], &frame[len+1]);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	8858      	ldrh	r0, [r3, #2]
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	683a      	ldr	r2, [r7, #0]
 8000642:	18d1      	adds	r1, r2, r3
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	3301      	adds	r3, #1
 8000648:	683a      	ldr	r2, [r7, #0]
 800064a:	4413      	add	r3, r2
 800064c:	461a      	mov	r2, r3
 800064e:	f7ff ffc5 	bl	80005dc <parseEndian>
	   len+=2;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	3302      	adds	r3, #2
 8000656:	60fb      	str	r3, [r7, #12]
	   parseEndian(a->num_readHreg, &frame[len], &frame[len+1]);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	8898      	ldrh	r0, [r3, #4]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	683a      	ldr	r2, [r7, #0]
 8000660:	18d1      	adds	r1, r2, r3
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	3301      	adds	r3, #1
 8000666:	683a      	ldr	r2, [r7, #0]
 8000668:	4413      	add	r3, r2
 800066a:	461a      	mov	r2, r3
 800066c:	f7ff ffb6 	bl	80005dc <parseEndian>
	   len+=2;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	3302      	adds	r3, #2
 8000674:	60fb      	str	r3, [r7, #12]

	   uint16_t crc = crc16(frame, len);
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	b29b      	uxth	r3, r3
 800067a:	4619      	mov	r1, r3
 800067c:	6838      	ldr	r0, [r7, #0]
 800067e:	f000 fa7b 	bl	8000b78 <crc16>
 8000682:	4603      	mov	r3, r0
 8000684:	817b      	strh	r3, [r7, #10]
	   frame[len++] = crc&0xFF;
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	1c5a      	adds	r2, r3, #1
 800068a:	60fa      	str	r2, [r7, #12]
 800068c:	461a      	mov	r2, r3
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	4413      	add	r3, r2
 8000692:	897a      	ldrh	r2, [r7, #10]
 8000694:	b2d2      	uxtb	r2, r2
 8000696:	701a      	strb	r2, [r3, #0]
	   frame[len++] = (crc>>8)&0xFF;
 8000698:	897b      	ldrh	r3, [r7, #10]
 800069a:	0a1b      	lsrs	r3, r3, #8
 800069c:	b299      	uxth	r1, r3
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	1c5a      	adds	r2, r3, #1
 80006a2:	60fa      	str	r2, [r7, #12]
 80006a4:	461a      	mov	r2, r3
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	4413      	add	r3, r2
 80006aa:	b2ca      	uxtb	r2, r1
 80006ac:	701a      	strb	r2, [r3, #0]

	   return len;
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	b2db      	uxtb	r3, r3
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3710      	adds	r7, #16
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
	...

080006bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  UART_QueueHandle = xQueueCreate(32, sizeof(UART_Frame));
 80006c0:	2200      	movs	r2, #0
 80006c2:	2122      	movs	r1, #34	@ 0x22
 80006c4:	2020      	movs	r0, #32
 80006c6:	f003 fbee 	bl	8003ea6 <xQueueGenericCreate>
 80006ca:	4603      	mov	r3, r0
 80006cc:	4a1f      	ldr	r2, [pc, #124]	@ (800074c <main+0x90>)
 80006ce:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006d0:	f000 fc22 	bl	8000f18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d4:	f000 f85e 	bl	8000794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d8:	f000 f920 	bl	800091c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006dc:	f000 f8f4 	bl	80008c8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80006e0:	f000 f8c6 	bl	8000870 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, sizeof(RxData));
 80006e4:	2220      	movs	r2, #32
 80006e6:	491a      	ldr	r1, [pc, #104]	@ (8000750 <main+0x94>)
 80006e8:	481a      	ldr	r0, [pc, #104]	@ (8000754 <main+0x98>)
 80006ea:	f002 f90a 	bl	8002902 <HAL_UARTEx_ReceiveToIdle_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80006ee:	f003 f913 	bl	8003918 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ProcessTask */
  ProcessTaskHandle = osThreadNew(vProcess, NULL, &ProcessTask_attributes);
 80006f2:	4a19      	ldr	r2, [pc, #100]	@ (8000758 <main+0x9c>)
 80006f4:	2100      	movs	r1, #0
 80006f6:	4819      	ldr	r0, [pc, #100]	@ (800075c <main+0xa0>)
 80006f8:	f003 f958 	bl	80039ac <osThreadNew>
 80006fc:	4603      	mov	r3, r0
 80006fe:	4a18      	ldr	r2, [pc, #96]	@ (8000760 <main+0xa4>)
 8000700:	6013      	str	r3, [r2, #0]

  /* creation of ServeQueueTask */
  ServeQueueTaskHandle = osThreadNew(vServeQueue, NULL, &ServeQueueTask_attributes);
 8000702:	4a18      	ldr	r2, [pc, #96]	@ (8000764 <main+0xa8>)
 8000704:	2100      	movs	r1, #0
 8000706:	4818      	ldr	r0, [pc, #96]	@ (8000768 <main+0xac>)
 8000708:	f003 f950 	bl	80039ac <osThreadNew>
 800070c:	4603      	mov	r3, r0
 800070e:	4a17      	ldr	r2, [pc, #92]	@ (800076c <main+0xb0>)
 8000710:	6013      	str	r3, [r2, #0]

  /* creation of TransitTask */
  TransitTaskHandle = osThreadNew(vTransit, NULL, &TransitTask_attributes);
 8000712:	4a17      	ldr	r2, [pc, #92]	@ (8000770 <main+0xb4>)
 8000714:	2100      	movs	r1, #0
 8000716:	4817      	ldr	r0, [pc, #92]	@ (8000774 <main+0xb8>)
 8000718:	f003 f948 	bl	80039ac <osThreadNew>
 800071c:	4603      	mov	r3, r0
 800071e:	4a16      	ldr	r2, [pc, #88]	@ (8000778 <main+0xbc>)
 8000720:	6013      	str	r3, [r2, #0]

  /* creation of UART_WriteTask */
  UART_WriteTaskHandle = osThreadNew(vUART_Write, NULL, &UART_WriteTask_attributes);
 8000722:	4a16      	ldr	r2, [pc, #88]	@ (800077c <main+0xc0>)
 8000724:	2100      	movs	r1, #0
 8000726:	4816      	ldr	r0, [pc, #88]	@ (8000780 <main+0xc4>)
 8000728:	f003 f940 	bl	80039ac <osThreadNew>
 800072c:	4603      	mov	r3, r0
 800072e:	4a15      	ldr	r2, [pc, #84]	@ (8000784 <main+0xc8>)
 8000730:	6013      	str	r3, [r2, #0]

  /* creation of UART_ReadTask */
  UART_ReadTaskHandle = osThreadNew(vUART_Read, NULL, &UART_ReadTask_attributes);
 8000732:	4a15      	ldr	r2, [pc, #84]	@ (8000788 <main+0xcc>)
 8000734:	2100      	movs	r1, #0
 8000736:	4815      	ldr	r0, [pc, #84]	@ (800078c <main+0xd0>)
 8000738:	f003 f938 	bl	80039ac <osThreadNew>
 800073c:	4603      	mov	r3, r0
 800073e:	4a14      	ldr	r2, [pc, #80]	@ (8000790 <main+0xd4>)
 8000740:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000742:	f003 f90d 	bl	8003960 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000746:	bf00      	nop
 8000748:	e7fd      	b.n	8000746 <main+0x8a>
 800074a:	bf00      	nop
 800074c:	2000013c 	.word	0x2000013c
 8000750:	20000154 	.word	0x20000154
 8000754:	200000ac 	.word	0x200000ac
 8000758:	08006740 	.word	0x08006740
 800075c:	080009f9 	.word	0x080009f9
 8000760:	20000140 	.word	0x20000140
 8000764:	08006764 	.word	0x08006764
 8000768:	08000a41 	.word	0x08000a41
 800076c:	20000144 	.word	0x20000144
 8000770:	08006788 	.word	0x08006788
 8000774:	08000a51 	.word	0x08000a51
 8000778:	20000148 	.word	0x20000148
 800077c:	080067ac 	.word	0x080067ac
 8000780:	08000a61 	.word	0x08000a61
 8000784:	2000014c 	.word	0x2000014c
 8000788:	080067d0 	.word	0x080067d0
 800078c:	08000a71 	.word	0x08000a71
 8000790:	20000150 	.word	0x20000150

08000794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b094      	sub	sp, #80	@ 0x50
 8000798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079a:	f107 031c 	add.w	r3, r7, #28
 800079e:	2234      	movs	r2, #52	@ 0x34
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f005 fea0 	bl	80064e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a8:	f107 0308 	add.w	r3, r7, #8
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b8:	2300      	movs	r3, #0
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	4b2a      	ldr	r3, [pc, #168]	@ (8000868 <SystemClock_Config+0xd4>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c0:	4a29      	ldr	r2, [pc, #164]	@ (8000868 <SystemClock_Config+0xd4>)
 80007c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007c8:	4b27      	ldr	r3, [pc, #156]	@ (8000868 <SystemClock_Config+0xd4>)
 80007ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007d0:	607b      	str	r3, [r7, #4]
 80007d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007d4:	2300      	movs	r3, #0
 80007d6:	603b      	str	r3, [r7, #0]
 80007d8:	4b24      	ldr	r3, [pc, #144]	@ (800086c <SystemClock_Config+0xd8>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007e0:	4a22      	ldr	r2, [pc, #136]	@ (800086c <SystemClock_Config+0xd8>)
 80007e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007e6:	6013      	str	r3, [r2, #0]
 80007e8:	4b20      	ldr	r3, [pc, #128]	@ (800086c <SystemClock_Config+0xd8>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007f0:	603b      	str	r3, [r7, #0]
 80007f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f4:	2302      	movs	r3, #2
 80007f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007f8:	2301      	movs	r3, #1
 80007fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007fc:	2310      	movs	r3, #16
 80007fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000800:	2302      	movs	r3, #2
 8000802:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000804:	2300      	movs	r3, #0
 8000806:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000808:	2310      	movs	r3, #16
 800080a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800080c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000810:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000812:	2304      	movs	r3, #4
 8000814:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000816:	2302      	movs	r3, #2
 8000818:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800081a:	2302      	movs	r3, #2
 800081c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800081e:	f107 031c 	add.w	r3, r7, #28
 8000822:	4618      	mov	r0, r3
 8000824:	f001 fa58 	bl	8001cd8 <HAL_RCC_OscConfig>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800082e:	f000 f99d 	bl	8000b6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000832:	230f      	movs	r3, #15
 8000834:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000836:	2302      	movs	r3, #2
 8000838:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800083e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000842:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000844:	2300      	movs	r3, #0
 8000846:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000848:	f107 0308 	add.w	r3, r7, #8
 800084c:	2102      	movs	r1, #2
 800084e:	4618      	mov	r0, r3
 8000850:	f000 fec6 	bl	80015e0 <HAL_RCC_ClockConfig>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800085a:	f000 f987 	bl	8000b6c <Error_Handler>
  }
}
 800085e:	bf00      	nop
 8000860:	3750      	adds	r7, #80	@ 0x50
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40023800 	.word	0x40023800
 800086c:	40007000 	.word	0x40007000

08000870 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000874:	4b12      	ldr	r3, [pc, #72]	@ (80008c0 <MX_USART1_UART_Init+0x50>)
 8000876:	4a13      	ldr	r2, [pc, #76]	@ (80008c4 <MX_USART1_UART_Init+0x54>)
 8000878:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800087a:	4b11      	ldr	r3, [pc, #68]	@ (80008c0 <MX_USART1_UART_Init+0x50>)
 800087c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000880:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8000882:	4b0f      	ldr	r3, [pc, #60]	@ (80008c0 <MX_USART1_UART_Init+0x50>)
 8000884:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000888:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800088a:	4b0d      	ldr	r3, [pc, #52]	@ (80008c0 <MX_USART1_UART_Init+0x50>)
 800088c:	2200      	movs	r2, #0
 800088e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8000890:	4b0b      	ldr	r3, [pc, #44]	@ (80008c0 <MX_USART1_UART_Init+0x50>)
 8000892:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000896:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000898:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <MX_USART1_UART_Init+0x50>)
 800089a:	220c      	movs	r2, #12
 800089c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089e:	4b08      	ldr	r3, [pc, #32]	@ (80008c0 <MX_USART1_UART_Init+0x50>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a4:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <MX_USART1_UART_Init+0x50>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008aa:	4805      	ldr	r0, [pc, #20]	@ (80008c0 <MX_USART1_UART_Init+0x50>)
 80008ac:	f001 ff4e 	bl	800274c <HAL_UART_Init>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 80008b6:	f000 f959 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	200000ac 	.word	0x200000ac
 80008c4:	40011000 	.word	0x40011000

080008c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008cc:	4b11      	ldr	r3, [pc, #68]	@ (8000914 <MX_USART2_UART_Init+0x4c>)
 80008ce:	4a12      	ldr	r2, [pc, #72]	@ (8000918 <MX_USART2_UART_Init+0x50>)
 80008d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008d2:	4b10      	ldr	r3, [pc, #64]	@ (8000914 <MX_USART2_UART_Init+0x4c>)
 80008d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008da:	4b0e      	ldr	r3, [pc, #56]	@ (8000914 <MX_USART2_UART_Init+0x4c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <MX_USART2_UART_Init+0x4c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000914 <MX_USART2_UART_Init+0x4c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008ec:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <MX_USART2_UART_Init+0x4c>)
 80008ee:	220c      	movs	r2, #12
 80008f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008f2:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <MX_USART2_UART_Init+0x4c>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <MX_USART2_UART_Init+0x4c>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008fe:	4805      	ldr	r0, [pc, #20]	@ (8000914 <MX_USART2_UART_Init+0x4c>)
 8000900:	f001 ff24 	bl	800274c <HAL_UART_Init>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800090a:	f000 f92f 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	200000f4 	.word	0x200000f4
 8000918:	40004400 	.word	0x40004400

0800091c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b08a      	sub	sp, #40	@ 0x28
 8000920:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000922:	f107 0314 	add.w	r3, r7, #20
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	605a      	str	r2, [r3, #4]
 800092c:	609a      	str	r2, [r3, #8]
 800092e:	60da      	str	r2, [r3, #12]
 8000930:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	613b      	str	r3, [r7, #16]
 8000936:	4b2d      	ldr	r3, [pc, #180]	@ (80009ec <MX_GPIO_Init+0xd0>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093a:	4a2c      	ldr	r2, [pc, #176]	@ (80009ec <MX_GPIO_Init+0xd0>)
 800093c:	f043 0304 	orr.w	r3, r3, #4
 8000940:	6313      	str	r3, [r2, #48]	@ 0x30
 8000942:	4b2a      	ldr	r3, [pc, #168]	@ (80009ec <MX_GPIO_Init+0xd0>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	613b      	str	r3, [r7, #16]
 800094c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	60fb      	str	r3, [r7, #12]
 8000952:	4b26      	ldr	r3, [pc, #152]	@ (80009ec <MX_GPIO_Init+0xd0>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	4a25      	ldr	r2, [pc, #148]	@ (80009ec <MX_GPIO_Init+0xd0>)
 8000958:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800095c:	6313      	str	r3, [r2, #48]	@ 0x30
 800095e:	4b23      	ldr	r3, [pc, #140]	@ (80009ec <MX_GPIO_Init+0xd0>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	60bb      	str	r3, [r7, #8]
 800096e:	4b1f      	ldr	r3, [pc, #124]	@ (80009ec <MX_GPIO_Init+0xd0>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000972:	4a1e      	ldr	r2, [pc, #120]	@ (80009ec <MX_GPIO_Init+0xd0>)
 8000974:	f043 0301 	orr.w	r3, r3, #1
 8000978:	6313      	str	r3, [r2, #48]	@ 0x30
 800097a:	4b1c      	ldr	r3, [pc, #112]	@ (80009ec <MX_GPIO_Init+0xd0>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	f003 0301 	and.w	r3, r3, #1
 8000982:	60bb      	str	r3, [r7, #8]
 8000984:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	4b18      	ldr	r3, [pc, #96]	@ (80009ec <MX_GPIO_Init+0xd0>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098e:	4a17      	ldr	r2, [pc, #92]	@ (80009ec <MX_GPIO_Init+0xd0>)
 8000990:	f043 0302 	orr.w	r3, r3, #2
 8000994:	6313      	str	r3, [r2, #48]	@ 0x30
 8000996:	4b15      	ldr	r3, [pc, #84]	@ (80009ec <MX_GPIO_Init+0xd0>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	f003 0302 	and.w	r3, r3, #2
 800099e:	607b      	str	r3, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009a2:	2200      	movs	r2, #0
 80009a4:	2120      	movs	r1, #32
 80009a6:	4812      	ldr	r0, [pc, #72]	@ (80009f0 <MX_GPIO_Init+0xd4>)
 80009a8:	f000 fe00 	bl	80015ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009b2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b8:	2300      	movs	r3, #0
 80009ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009bc:	f107 0314 	add.w	r3, r7, #20
 80009c0:	4619      	mov	r1, r3
 80009c2:	480c      	ldr	r0, [pc, #48]	@ (80009f4 <MX_GPIO_Init+0xd8>)
 80009c4:	f000 fc5e 	bl	8001284 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009c8:	2320      	movs	r3, #32
 80009ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009cc:	2301      	movs	r3, #1
 80009ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	2300      	movs	r3, #0
 80009d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009d8:	f107 0314 	add.w	r3, r7, #20
 80009dc:	4619      	mov	r1, r3
 80009de:	4804      	ldr	r0, [pc, #16]	@ (80009f0 <MX_GPIO_Init+0xd4>)
 80009e0:	f000 fc50 	bl	8001284 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009e4:	bf00      	nop
 80009e6:	3728      	adds	r7, #40	@ 0x28
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	40023800 	.word	0x40023800
 80009f0:	40020000 	.word	0x40020000
 80009f4:	40020800 	.word	0x40020800

080009f8 <vProcess>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_vProcess */
void vProcess(void *argument)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b08c      	sub	sp, #48	@ 0x30
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
		UART_Frame frameBuf;
		if (xQueueReceive(UART_QueueHandle, &frameBuf, portMAX_DELAY) == pdTRUE)
 8000a00:	4b0d      	ldr	r3, [pc, #52]	@ (8000a38 <vProcess+0x40>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f107 0108 	add.w	r1, r7, #8
 8000a08:	f04f 32ff 	mov.w	r2, #4294967295
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f003 fc49 	bl	80042a4 <xQueueReceive>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d10b      	bne.n	8000a30 <vProcess+0x38>
		    {
		    	int id = frameBuf.data[0];
 8000a18:	7a3b      	ldrb	r3, [r7, #8]
 8000a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			    memcpy(read_RxFrame[id], frameBuf.data, frameBuf.size);
 8000a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a1e:	015b      	lsls	r3, r3, #5
 8000a20:	4a06      	ldr	r2, [pc, #24]	@ (8000a3c <vProcess+0x44>)
 8000a22:	4413      	add	r3, r2
 8000a24:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000a26:	f107 0108 	add.w	r1, r7, #8
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f005 fde8 	bl	8006600 <memcpy>

		    }
	vTaskDelay(pdMS_TO_TICKS(10));
 8000a30:	200a      	movs	r0, #10
 8000a32:	f004 f845 	bl	8004ac0 <vTaskDelay>
  {
 8000a36:	e7e3      	b.n	8000a00 <vProcess+0x8>
 8000a38:	2000013c 	.word	0x2000013c
 8000a3c:	20000374 	.word	0x20000374

08000a40 <vServeQueue>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vServeQueue */
void vServeQueue(void *argument)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vServeQueue */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f003 f841 	bl	8003ad0 <osDelay>
 8000a4e:	e7fb      	b.n	8000a48 <vServeQueue+0x8>

08000a50 <vTransit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vTransit */
void vTransit(void *argument)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vTransit */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000a58:	2001      	movs	r0, #1
 8000a5a:	f003 f839 	bl	8003ad0 <osDelay>
 8000a5e:	e7fb      	b.n	8000a58 <vTransit+0x8>

08000a60 <vUART_Write>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vUART_Write */
void vUART_Write(void *argument)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vUART_Write */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000a68:	2001      	movs	r0, #1
 8000a6a:	f003 f831 	bl	8003ad0 <osDelay>
 8000a6e:	e7fb      	b.n	8000a68 <vUART_Write+0x8>

08000a70 <vUART_Read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vUART_Read */
void vUART_Read(void *argument)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	  for(;;)
	  {

		uint8_t len;
		switch (read_state){
 8000a78:	4b29      	ldr	r3, [pc, #164]	@ (8000b20 <vUART_Read+0xb0>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b03      	cmp	r3, #3
 8000a7e:	d84b      	bhi.n	8000b18 <vUART_Read+0xa8>
 8000a80:	a201      	add	r2, pc, #4	@ (adr r2, 8000a88 <vUART_Read+0x18>)
 8000a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a86:	bf00      	nop
 8000a88:	08000a99 	.word	0x08000a99
 8000a8c:	08000abb 	.word	0x08000abb
 8000a90:	08000add 	.word	0x08000add
 8000a94:	08000afb 	.word	0x08000afb
			case CAR:
				len = read_Hreg(&CAR_STA, read_TxFrame[0]);
 8000a98:	4922      	ldr	r1, [pc, #136]	@ (8000b24 <vUART_Read+0xb4>)
 8000a9a:	4823      	ldr	r0, [pc, #140]	@ (8000b28 <vUART_Read+0xb8>)
 8000a9c:	f7ff fdb5 	bl	800060a <read_Hreg>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	73fb      	strb	r3, [r7, #15]
				HAL_UART_Transmit(&huart1, read_TxFrame[0], len, RESPONSE_TIMEOUT);
 8000aa4:	7bfb      	ldrb	r3, [r7, #15]
 8000aa6:	b29a      	uxth	r2, r3
 8000aa8:	2314      	movs	r3, #20
 8000aaa:	491e      	ldr	r1, [pc, #120]	@ (8000b24 <vUART_Read+0xb4>)
 8000aac:	481f      	ldr	r0, [pc, #124]	@ (8000b2c <vUART_Read+0xbc>)
 8000aae:	f001 fe9d 	bl	80027ec <HAL_UART_Transmit>
				read_state = HALL;
 8000ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8000b20 <vUART_Read+0xb0>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	701a      	strb	r2, [r3, #0]
				break;
 8000ab8:	e02e      	b.n	8000b18 <vUART_Read+0xa8>

			case HALL:
				len = read_Hreg(&HALL_STA, read_TxFrame[1]);
 8000aba:	491d      	ldr	r1, [pc, #116]	@ (8000b30 <vUART_Read+0xc0>)
 8000abc:	481d      	ldr	r0, [pc, #116]	@ (8000b34 <vUART_Read+0xc4>)
 8000abe:	f7ff fda4 	bl	800060a <read_Hreg>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	73fb      	strb	r3, [r7, #15]
				HAL_UART_Transmit(&huart1, read_TxFrame[1], len, RESPONSE_TIMEOUT);
 8000ac6:	7bfb      	ldrb	r3, [r7, #15]
 8000ac8:	b29a      	uxth	r2, r3
 8000aca:	2314      	movs	r3, #20
 8000acc:	4918      	ldr	r1, [pc, #96]	@ (8000b30 <vUART_Read+0xc0>)
 8000ace:	4817      	ldr	r0, [pc, #92]	@ (8000b2c <vUART_Read+0xbc>)
 8000ad0:	f001 fe8c 	bl	80027ec <HAL_UART_Transmit>
				read_state = MQTT;
 8000ad4:	4b12      	ldr	r3, [pc, #72]	@ (8000b20 <vUART_Read+0xb0>)
 8000ad6:	2202      	movs	r2, #2
 8000ad8:	701a      	strb	r2, [r3, #0]
				break;
 8000ada:	e01d      	b.n	8000b18 <vUART_Read+0xa8>

			case MQTT:
				read_Hreg(&MQTT_STA, read_TxFrame[2]);
 8000adc:	4916      	ldr	r1, [pc, #88]	@ (8000b38 <vUART_Read+0xc8>)
 8000ade:	4817      	ldr	r0, [pc, #92]	@ (8000b3c <vUART_Read+0xcc>)
 8000ae0:	f7ff fd93 	bl	800060a <read_Hreg>
				HAL_UART_Transmit(&huart1, read_TxFrame[2], len, RESPONSE_TIMEOUT);
 8000ae4:	7bfb      	ldrb	r3, [r7, #15]
 8000ae6:	b29a      	uxth	r2, r3
 8000ae8:	2314      	movs	r3, #20
 8000aea:	4913      	ldr	r1, [pc, #76]	@ (8000b38 <vUART_Read+0xc8>)
 8000aec:	480f      	ldr	r0, [pc, #60]	@ (8000b2c <vUART_Read+0xbc>)
 8000aee:	f001 fe7d 	bl	80027ec <HAL_UART_Transmit>
				read_state = DRIVER;
 8000af2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b20 <vUART_Read+0xb0>)
 8000af4:	2203      	movs	r2, #3
 8000af6:	701a      	strb	r2, [r3, #0]
				break;
 8000af8:	e00e      	b.n	8000b18 <vUART_Read+0xa8>

			case DRIVER:
				read_Hreg(&SERVO_DRIVER, read_TxFrame[3]);
 8000afa:	4911      	ldr	r1, [pc, #68]	@ (8000b40 <vUART_Read+0xd0>)
 8000afc:	4811      	ldr	r0, [pc, #68]	@ (8000b44 <vUART_Read+0xd4>)
 8000afe:	f7ff fd84 	bl	800060a <read_Hreg>
				HAL_UART_Transmit(&huart1, read_TxFrame[3], len, RESPONSE_TIMEOUT);
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	b29a      	uxth	r2, r3
 8000b06:	2314      	movs	r3, #20
 8000b08:	490d      	ldr	r1, [pc, #52]	@ (8000b40 <vUART_Read+0xd0>)
 8000b0a:	4808      	ldr	r0, [pc, #32]	@ (8000b2c <vUART_Read+0xbc>)
 8000b0c:	f001 fe6e 	bl	80027ec <HAL_UART_Transmit>
				read_state = CAR;
 8000b10:	4b03      	ldr	r3, [pc, #12]	@ (8000b20 <vUART_Read+0xb0>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
				break;
 8000b16:	bf00      	nop
			}
		vTaskDelay(pdMS_TO_TICKS(10));
 8000b18:	200a      	movs	r0, #10
 8000b1a:	f003 ffd1 	bl	8004ac0 <vTaskDelay>
	  {
 8000b1e:	e7ab      	b.n	8000a78 <vUART_Read+0x8>
 8000b20:	20000574 	.word	0x20000574
 8000b24:	20000174 	.word	0x20000174
 8000b28:	20000000 	.word	0x20000000
 8000b2c:	200000ac 	.word	0x200000ac
 8000b30:	20000194 	.word	0x20000194
 8000b34:	2000000c 	.word	0x2000000c
 8000b38:	200001b4 	.word	0x200001b4
 8000b3c:	20000018 	.word	0x20000018
 8000b40:	200001d4 	.word	0x200001d4
 8000b44:	20000024 	.word	0x20000024

08000b48 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a04      	ldr	r2, [pc, #16]	@ (8000b68 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d101      	bne.n	8000b5e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b5a:	f000 f9ff 	bl	8000f5c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b5e:	bf00      	nop
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40001000 	.word	0x40001000

08000b6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b70:	b672      	cpsid	i
}
 8000b72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <Error_Handler+0x8>

08000b78 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	460b      	mov	r3, r1
 8000b82:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 8000b84:	23ff      	movs	r3, #255	@ 0xff
 8000b86:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 8000b88:	23ff      	movs	r3, #255	@ 0xff
 8000b8a:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 8000b8c:	e013      	b.n	8000bb6 <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	1c5a      	adds	r2, r3, #1
 8000b92:	607a      	str	r2, [r7, #4]
 8000b94:	781a      	ldrb	r2, [r3, #0]
 8000b96:	7bbb      	ldrb	r3, [r7, #14]
 8000b98:	4053      	eors	r3, r2
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 8000b9e:	4a10      	ldr	r2, [pc, #64]	@ (8000be0 <crc16+0x68>)
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	781a      	ldrb	r2, [r3, #0]
 8000ba6:	7bfb      	ldrb	r3, [r7, #15]
 8000ba8:	4053      	eors	r3, r2
 8000baa:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 8000bac:	4a0d      	ldr	r2, [pc, #52]	@ (8000be4 <crc16+0x6c>)
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 8000bb6:	887b      	ldrh	r3, [r7, #2]
 8000bb8:	1e5a      	subs	r2, r3, #1
 8000bba:	807a      	strh	r2, [r7, #2]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d1e6      	bne.n	8000b8e <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 8000bc0:	7bfb      	ldrb	r3, [r7, #15]
 8000bc2:	b21b      	sxth	r3, r3
 8000bc4:	021b      	lsls	r3, r3, #8
 8000bc6:	b21a      	sxth	r2, r3
 8000bc8:	7bbb      	ldrb	r3, [r7, #14]
 8000bca:	b21b      	sxth	r3, r3
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	b21b      	sxth	r3, r3
 8000bd0:	b29b      	uxth	r3, r3
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3714      	adds	r7, #20
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	080067f4 	.word	0x080067f4
 8000be4:	080068f4 	.word	0x080068f4

08000be8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bee:	2300      	movs	r3, #0
 8000bf0:	607b      	str	r3, [r7, #4]
 8000bf2:	4b12      	ldr	r3, [pc, #72]	@ (8000c3c <HAL_MspInit+0x54>)
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bf6:	4a11      	ldr	r2, [pc, #68]	@ (8000c3c <HAL_MspInit+0x54>)
 8000bf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8000c3c <HAL_MspInit+0x54>)
 8000c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c06:	607b      	str	r3, [r7, #4]
 8000c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	603b      	str	r3, [r7, #0]
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c3c <HAL_MspInit+0x54>)
 8000c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c12:	4a0a      	ldr	r2, [pc, #40]	@ (8000c3c <HAL_MspInit+0x54>)
 8000c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c18:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c1a:	4b08      	ldr	r3, [pc, #32]	@ (8000c3c <HAL_MspInit+0x54>)
 8000c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c22:	603b      	str	r3, [r7, #0]
 8000c24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c26:	2200      	movs	r2, #0
 8000c28:	210f      	movs	r1, #15
 8000c2a:	f06f 0001 	mvn.w	r0, #1
 8000c2e:	f000 fa6d 	bl	800110c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40023800 	.word	0x40023800

08000c40 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08c      	sub	sp, #48	@ 0x30
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 031c 	add.w	r3, r7, #28
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a36      	ldr	r2, [pc, #216]	@ (8000d38 <HAL_UART_MspInit+0xf8>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d135      	bne.n	8000cce <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	61bb      	str	r3, [r7, #24]
 8000c66:	4b35      	ldr	r3, [pc, #212]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c6a:	4a34      	ldr	r2, [pc, #208]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000c6c:	f043 0310 	orr.w	r3, r3, #16
 8000c70:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c72:	4b32      	ldr	r3, [pc, #200]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c76:	f003 0310 	and.w	r3, r3, #16
 8000c7a:	61bb      	str	r3, [r7, #24]
 8000c7c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
 8000c82:	4b2e      	ldr	r3, [pc, #184]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	4a2d      	ldr	r2, [pc, #180]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8e:	4b2b      	ldr	r3, [pc, #172]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	617b      	str	r3, [r7, #20]
 8000c98:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c9a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca8:	2303      	movs	r3, #3
 8000caa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cac:	2307      	movs	r3, #7
 8000cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb0:	f107 031c 	add.w	r3, r7, #28
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4822      	ldr	r0, [pc, #136]	@ (8000d40 <HAL_UART_MspInit+0x100>)
 8000cb8:	f000 fae4 	bl	8001284 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	2105      	movs	r1, #5
 8000cc0:	2025      	movs	r0, #37	@ 0x25
 8000cc2:	f000 fa23 	bl	800110c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cc6:	2025      	movs	r0, #37	@ 0x25
 8000cc8:	f000 fa3c 	bl	8001144 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ccc:	e030      	b.n	8000d30 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d44 <HAL_UART_MspInit+0x104>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d12b      	bne.n	8000d30 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cd8:	2300      	movs	r3, #0
 8000cda:	613b      	str	r3, [r7, #16]
 8000cdc:	4b17      	ldr	r3, [pc, #92]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce0:	4a16      	ldr	r2, [pc, #88]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000ce2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ce6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ce8:	4b14      	ldr	r3, [pc, #80]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cf0:	613b      	str	r3, [r7, #16]
 8000cf2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	4b10      	ldr	r3, [pc, #64]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfc:	4a0f      	ldr	r2, [pc, #60]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000cfe:	f043 0301 	orr.w	r3, r3, #1
 8000d02:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d04:	4b0d      	ldr	r3, [pc, #52]	@ (8000d3c <HAL_UART_MspInit+0xfc>)
 8000d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d10:	230c      	movs	r3, #12
 8000d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d14:	2302      	movs	r3, #2
 8000d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d20:	2307      	movs	r3, #7
 8000d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d24:	f107 031c 	add.w	r3, r7, #28
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4805      	ldr	r0, [pc, #20]	@ (8000d40 <HAL_UART_MspInit+0x100>)
 8000d2c:	f000 faaa 	bl	8001284 <HAL_GPIO_Init>
}
 8000d30:	bf00      	nop
 8000d32:	3730      	adds	r7, #48	@ 0x30
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40011000 	.word	0x40011000
 8000d3c:	40023800 	.word	0x40023800
 8000d40:	40020000 	.word	0x40020000
 8000d44:	40004400 	.word	0x40004400

08000d48 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08e      	sub	sp, #56	@ 0x38
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d50:	2300      	movs	r3, #0
 8000d52:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d54:	2300      	movs	r3, #0
 8000d56:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d58:	2300      	movs	r3, #0
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	4b33      	ldr	r3, [pc, #204]	@ (8000e2c <HAL_InitTick+0xe4>)
 8000d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d60:	4a32      	ldr	r2, [pc, #200]	@ (8000e2c <HAL_InitTick+0xe4>)
 8000d62:	f043 0310 	orr.w	r3, r3, #16
 8000d66:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d68:	4b30      	ldr	r3, [pc, #192]	@ (8000e2c <HAL_InitTick+0xe4>)
 8000d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6c:	f003 0310 	and.w	r3, r3, #16
 8000d70:	60fb      	str	r3, [r7, #12]
 8000d72:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d74:	f107 0210 	add.w	r2, r7, #16
 8000d78:	f107 0314 	add.w	r3, r7, #20
 8000d7c:	4611      	mov	r1, r2
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f000 fd48 	bl	8001814 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d84:	6a3b      	ldr	r3, [r7, #32]
 8000d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d103      	bne.n	8000d96 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d8e:	f000 fd19 	bl	80017c4 <HAL_RCC_GetPCLK1Freq>
 8000d92:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d94:	e004      	b.n	8000da0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d96:	f000 fd15 	bl	80017c4 <HAL_RCC_GetPCLK1Freq>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	005b      	lsls	r3, r3, #1
 8000d9e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000da2:	4a23      	ldr	r2, [pc, #140]	@ (8000e30 <HAL_InitTick+0xe8>)
 8000da4:	fba2 2303 	umull	r2, r3, r2, r3
 8000da8:	0c9b      	lsrs	r3, r3, #18
 8000daa:	3b01      	subs	r3, #1
 8000dac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000dae:	4b21      	ldr	r3, [pc, #132]	@ (8000e34 <HAL_InitTick+0xec>)
 8000db0:	4a21      	ldr	r2, [pc, #132]	@ (8000e38 <HAL_InitTick+0xf0>)
 8000db2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000db4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e34 <HAL_InitTick+0xec>)
 8000db6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000dba:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000dbc:	4a1d      	ldr	r2, [pc, #116]	@ (8000e34 <HAL_InitTick+0xec>)
 8000dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dc0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000dc2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e34 <HAL_InitTick+0xec>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e34 <HAL_InitTick+0xec>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dce:	4b19      	ldr	r3, [pc, #100]	@ (8000e34 <HAL_InitTick+0xec>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000dd4:	4817      	ldr	r0, [pc, #92]	@ (8000e34 <HAL_InitTick+0xec>)
 8000dd6:	f001 fa1d 	bl	8002214 <HAL_TIM_Base_Init>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000de0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d11b      	bne.n	8000e20 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000de8:	4812      	ldr	r0, [pc, #72]	@ (8000e34 <HAL_InitTick+0xec>)
 8000dea:	f001 fa6d 	bl	80022c8 <HAL_TIM_Base_Start_IT>
 8000dee:	4603      	mov	r3, r0
 8000df0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000df4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d111      	bne.n	8000e20 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000dfc:	2036      	movs	r0, #54	@ 0x36
 8000dfe:	f000 f9a1 	bl	8001144 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2b0f      	cmp	r3, #15
 8000e06:	d808      	bhi.n	8000e1a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	6879      	ldr	r1, [r7, #4]
 8000e0c:	2036      	movs	r0, #54	@ 0x36
 8000e0e:	f000 f97d 	bl	800110c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e12:	4a0a      	ldr	r2, [pc, #40]	@ (8000e3c <HAL_InitTick+0xf4>)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6013      	str	r3, [r2, #0]
 8000e18:	e002      	b.n	8000e20 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000e20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3738      	adds	r7, #56	@ 0x38
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40023800 	.word	0x40023800
 8000e30:	431bde83 	.word	0x431bde83
 8000e34:	20000578 	.word	0x20000578
 8000e38:	40001000 	.word	0x40001000
 8000e3c:	20000034 	.word	0x20000034

08000e40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e44:	bf00      	nop
 8000e46:	e7fd      	b.n	8000e44 <NMI_Handler+0x4>

08000e48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <HardFault_Handler+0x4>

08000e50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <MemManage_Handler+0x4>

08000e58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <BusFault_Handler+0x4>

08000e60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <UsageFault_Handler+0x4>

08000e68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
	...

08000e78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e7c:	4802      	ldr	r0, [pc, #8]	@ (8000e88 <USART1_IRQHandler+0x10>)
 8000e7e:	f001 fd9d 	bl	80029bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	200000ac 	.word	0x200000ac

08000e8c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e90:	4802      	ldr	r0, [pc, #8]	@ (8000e9c <TIM6_DAC_IRQHandler+0x10>)
 8000e92:	f001 fa89 	bl	80023a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000578 	.word	0x20000578

08000ea0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ea4:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <SystemInit+0x20>)
 8000ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eaa:	4a05      	ldr	r2, [pc, #20]	@ (8000ec0 <SystemInit+0x20>)
 8000eac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000eb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ec4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000efc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ec8:	f7ff ffea 	bl	8000ea0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ecc:	480c      	ldr	r0, [pc, #48]	@ (8000f00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ece:	490d      	ldr	r1, [pc, #52]	@ (8000f04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ed2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ed4:	e002      	b.n	8000edc <LoopCopyDataInit>

08000ed6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ed6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eda:	3304      	adds	r3, #4

08000edc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000edc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ede:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ee0:	d3f9      	bcc.n	8000ed6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ee4:	4c0a      	ldr	r4, [pc, #40]	@ (8000f10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ee6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee8:	e001      	b.n	8000eee <LoopFillZerobss>

08000eea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eec:	3204      	adds	r2, #4

08000eee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ef0:	d3fb      	bcc.n	8000eea <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000ef2:	f005 fb5f 	bl	80065b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ef6:	f7ff fbe1 	bl	80006bc <main>
  bx  lr    
 8000efa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000efc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f04:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000f08:	08006a1c 	.word	0x08006a1c
  ldr r2, =_sbss
 8000f0c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000f10:	200050ec 	.word	0x200050ec

08000f14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f14:	e7fe      	b.n	8000f14 <ADC_IRQHandler>
	...

08000f18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f58 <HAL_Init+0x40>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a0d      	ldr	r2, [pc, #52]	@ (8000f58 <HAL_Init+0x40>)
 8000f22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f28:	4b0b      	ldr	r3, [pc, #44]	@ (8000f58 <HAL_Init+0x40>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f58 <HAL_Init+0x40>)
 8000f2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f34:	4b08      	ldr	r3, [pc, #32]	@ (8000f58 <HAL_Init+0x40>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a07      	ldr	r2, [pc, #28]	@ (8000f58 <HAL_Init+0x40>)
 8000f3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f40:	2003      	movs	r0, #3
 8000f42:	f000 f8d8 	bl	80010f6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f46:	200f      	movs	r0, #15
 8000f48:	f7ff fefe 	bl	8000d48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f4c:	f7ff fe4c 	bl	8000be8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40023c00 	.word	0x40023c00

08000f5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f60:	4b06      	ldr	r3, [pc, #24]	@ (8000f7c <HAL_IncTick+0x20>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	461a      	mov	r2, r3
 8000f66:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <HAL_IncTick+0x24>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	4a04      	ldr	r2, [pc, #16]	@ (8000f80 <HAL_IncTick+0x24>)
 8000f6e:	6013      	str	r3, [r2, #0]
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20000038 	.word	0x20000038
 8000f80:	200005c0 	.word	0x200005c0

08000f84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  return uwTick;
 8000f88:	4b03      	ldr	r3, [pc, #12]	@ (8000f98 <HAL_GetTick+0x14>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	200005c0 	.word	0x200005c0

08000f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f003 0307 	and.w	r3, r3, #7
 8000faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fac:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb2:	68ba      	ldr	r2, [r7, #8]
 8000fb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fb8:	4013      	ands	r3, r2
 8000fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fce:	4a04      	ldr	r2, [pc, #16]	@ (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	60d3      	str	r3, [r2, #12]
}
 8000fd4:	bf00      	nop
 8000fd6:	3714      	adds	r7, #20
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe8:	4b04      	ldr	r3, [pc, #16]	@ (8000ffc <__NVIC_GetPriorityGrouping+0x18>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	0a1b      	lsrs	r3, r3, #8
 8000fee:	f003 0307 	and.w	r3, r3, #7
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	e000ed00 	.word	0xe000ed00

08001000 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	2b00      	cmp	r3, #0
 8001010:	db0b      	blt.n	800102a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	f003 021f 	and.w	r2, r3, #31
 8001018:	4907      	ldr	r1, [pc, #28]	@ (8001038 <__NVIC_EnableIRQ+0x38>)
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	095b      	lsrs	r3, r3, #5
 8001020:	2001      	movs	r0, #1
 8001022:	fa00 f202 	lsl.w	r2, r0, r2
 8001026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	e000e100 	.word	0xe000e100

0800103c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	6039      	str	r1, [r7, #0]
 8001046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104c:	2b00      	cmp	r3, #0
 800104e:	db0a      	blt.n	8001066 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	b2da      	uxtb	r2, r3
 8001054:	490c      	ldr	r1, [pc, #48]	@ (8001088 <__NVIC_SetPriority+0x4c>)
 8001056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105a:	0112      	lsls	r2, r2, #4
 800105c:	b2d2      	uxtb	r2, r2
 800105e:	440b      	add	r3, r1
 8001060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001064:	e00a      	b.n	800107c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4908      	ldr	r1, [pc, #32]	@ (800108c <__NVIC_SetPriority+0x50>)
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	f003 030f 	and.w	r3, r3, #15
 8001072:	3b04      	subs	r3, #4
 8001074:	0112      	lsls	r2, r2, #4
 8001076:	b2d2      	uxtb	r2, r2
 8001078:	440b      	add	r3, r1
 800107a:	761a      	strb	r2, [r3, #24]
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000e100 	.word	0xe000e100
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001090:	b480      	push	{r7}
 8001092:	b089      	sub	sp, #36	@ 0x24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	f1c3 0307 	rsb	r3, r3, #7
 80010aa:	2b04      	cmp	r3, #4
 80010ac:	bf28      	it	cs
 80010ae:	2304      	movcs	r3, #4
 80010b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3304      	adds	r3, #4
 80010b6:	2b06      	cmp	r3, #6
 80010b8:	d902      	bls.n	80010c0 <NVIC_EncodePriority+0x30>
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3b03      	subs	r3, #3
 80010be:	e000      	b.n	80010c2 <NVIC_EncodePriority+0x32>
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	f04f 32ff 	mov.w	r2, #4294967295
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	fa02 f303 	lsl.w	r3, r2, r3
 80010ce:	43da      	mvns	r2, r3
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	401a      	ands	r2, r3
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d8:	f04f 31ff 	mov.w	r1, #4294967295
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	fa01 f303 	lsl.w	r3, r1, r3
 80010e2:	43d9      	mvns	r1, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e8:	4313      	orrs	r3, r2
         );
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3724      	adds	r7, #36	@ 0x24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b082      	sub	sp, #8
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff ff4c 	bl	8000f9c <__NVIC_SetPriorityGrouping>
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
 8001118:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800111e:	f7ff ff61 	bl	8000fe4 <__NVIC_GetPriorityGrouping>
 8001122:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	68b9      	ldr	r1, [r7, #8]
 8001128:	6978      	ldr	r0, [r7, #20]
 800112a:	f7ff ffb1 	bl	8001090 <NVIC_EncodePriority>
 800112e:	4602      	mov	r2, r0
 8001130:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001134:	4611      	mov	r1, r2
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff ff80 	bl	800103c <__NVIC_SetPriority>
}
 800113c:	bf00      	nop
 800113e:	3718      	adds	r7, #24
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800114e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff54 	bl	8001000 <__NVIC_EnableIRQ>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800116c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800116e:	f7ff ff09 	bl	8000f84 <HAL_GetTick>
 8001172:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800117a:	b2db      	uxtb	r3, r3
 800117c:	2b02      	cmp	r3, #2
 800117e:	d008      	beq.n	8001192 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2280      	movs	r2, #128	@ 0x80
 8001184:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e052      	b.n	8001238 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f022 0216 	bic.w	r2, r2, #22
 80011a0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	695a      	ldr	r2, [r3, #20]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80011b0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d103      	bne.n	80011c2 <HAL_DMA_Abort+0x62>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d007      	beq.n	80011d2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f022 0208 	bic.w	r2, r2, #8
 80011d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f022 0201 	bic.w	r2, r2, #1
 80011e0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011e2:	e013      	b.n	800120c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011e4:	f7ff fece 	bl	8000f84 <HAL_GetTick>
 80011e8:	4602      	mov	r2, r0
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	2b05      	cmp	r3, #5
 80011f0:	d90c      	bls.n	800120c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2220      	movs	r2, #32
 80011f6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2203      	movs	r2, #3
 80011fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001208:	2303      	movs	r3, #3
 800120a:	e015      	b.n	8001238 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1e4      	bne.n	80011e4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800121e:	223f      	movs	r2, #63	@ 0x3f
 8001220:	409a      	lsls	r2, r3
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2201      	movs	r2, #1
 800122a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2200      	movs	r2, #0
 8001232:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001236:	2300      	movs	r3, #0
}
 8001238:	4618      	mov	r0, r3
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2b02      	cmp	r3, #2
 8001252:	d004      	beq.n	800125e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2280      	movs	r2, #128	@ 0x80
 8001258:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e00c      	b.n	8001278 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2205      	movs	r2, #5
 8001262:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f022 0201 	bic.w	r2, r2, #1
 8001274:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001276:	2300      	movs	r3, #0
}
 8001278:	4618      	mov	r0, r3
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr

08001284 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001284:	b480      	push	{r7}
 8001286:	b089      	sub	sp, #36	@ 0x24
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800128e:	2300      	movs	r3, #0
 8001290:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001296:	2300      	movs	r3, #0
 8001298:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800129a:	2300      	movs	r3, #0
 800129c:	61fb      	str	r3, [r7, #28]
 800129e:	e165      	b.n	800156c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012a0:	2201      	movs	r2, #1
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	697a      	ldr	r2, [r7, #20]
 80012b0:	4013      	ands	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012b4:	693a      	ldr	r2, [r7, #16]
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	f040 8154 	bne.w	8001566 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f003 0303 	and.w	r3, r3, #3
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d005      	beq.n	80012d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012d2:	2b02      	cmp	r3, #2
 80012d4:	d130      	bne.n	8001338 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	2203      	movs	r2, #3
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	43db      	mvns	r3, r3
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	4013      	ands	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	68da      	ldr	r2, [r3, #12]
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	69ba      	ldr	r2, [r7, #24]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800130c:	2201      	movs	r2, #1
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	43db      	mvns	r3, r3
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4013      	ands	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	091b      	lsrs	r3, r3, #4
 8001322:	f003 0201 	and.w	r2, r3, #1
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4313      	orrs	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	2b03      	cmp	r3, #3
 8001342:	d017      	beq.n	8001374 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	2203      	movs	r2, #3
 8001350:	fa02 f303 	lsl.w	r3, r2, r3
 8001354:	43db      	mvns	r3, r3
 8001356:	69ba      	ldr	r2, [r7, #24]
 8001358:	4013      	ands	r3, r2
 800135a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	689a      	ldr	r2, [r3, #8]
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	4313      	orrs	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f003 0303 	and.w	r3, r3, #3
 800137c:	2b02      	cmp	r3, #2
 800137e:	d123      	bne.n	80013c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	08da      	lsrs	r2, r3, #3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3208      	adds	r2, #8
 8001388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800138c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	f003 0307 	and.w	r3, r3, #7
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	220f      	movs	r2, #15
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	43db      	mvns	r3, r3
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	4013      	ands	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	691a      	ldr	r2, [r3, #16]
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	f003 0307 	and.w	r3, r3, #7
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	08da      	lsrs	r2, r3, #3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	3208      	adds	r2, #8
 80013c2:	69b9      	ldr	r1, [r7, #24]
 80013c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	2203      	movs	r2, #3
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	43db      	mvns	r3, r3
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	4013      	ands	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f003 0203 	and.w	r2, r3, #3
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	fa02 f303 	lsl.w	r3, r2, r3
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	69ba      	ldr	r2, [r7, #24]
 80013fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001404:	2b00      	cmp	r3, #0
 8001406:	f000 80ae 	beq.w	8001566 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	4b5d      	ldr	r3, [pc, #372]	@ (8001584 <HAL_GPIO_Init+0x300>)
 8001410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001412:	4a5c      	ldr	r2, [pc, #368]	@ (8001584 <HAL_GPIO_Init+0x300>)
 8001414:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001418:	6453      	str	r3, [r2, #68]	@ 0x44
 800141a:	4b5a      	ldr	r3, [pc, #360]	@ (8001584 <HAL_GPIO_Init+0x300>)
 800141c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800141e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001426:	4a58      	ldr	r2, [pc, #352]	@ (8001588 <HAL_GPIO_Init+0x304>)
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	089b      	lsrs	r3, r3, #2
 800142c:	3302      	adds	r3, #2
 800142e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001432:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	f003 0303 	and.w	r3, r3, #3
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	220f      	movs	r2, #15
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	43db      	mvns	r3, r3
 8001444:	69ba      	ldr	r2, [r7, #24]
 8001446:	4013      	ands	r3, r2
 8001448:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a4f      	ldr	r2, [pc, #316]	@ (800158c <HAL_GPIO_Init+0x308>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d025      	beq.n	800149e <HAL_GPIO_Init+0x21a>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a4e      	ldr	r2, [pc, #312]	@ (8001590 <HAL_GPIO_Init+0x30c>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d01f      	beq.n	800149a <HAL_GPIO_Init+0x216>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a4d      	ldr	r2, [pc, #308]	@ (8001594 <HAL_GPIO_Init+0x310>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d019      	beq.n	8001496 <HAL_GPIO_Init+0x212>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a4c      	ldr	r2, [pc, #304]	@ (8001598 <HAL_GPIO_Init+0x314>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d013      	beq.n	8001492 <HAL_GPIO_Init+0x20e>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a4b      	ldr	r2, [pc, #300]	@ (800159c <HAL_GPIO_Init+0x318>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d00d      	beq.n	800148e <HAL_GPIO_Init+0x20a>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a4a      	ldr	r2, [pc, #296]	@ (80015a0 <HAL_GPIO_Init+0x31c>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d007      	beq.n	800148a <HAL_GPIO_Init+0x206>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a49      	ldr	r2, [pc, #292]	@ (80015a4 <HAL_GPIO_Init+0x320>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d101      	bne.n	8001486 <HAL_GPIO_Init+0x202>
 8001482:	2306      	movs	r3, #6
 8001484:	e00c      	b.n	80014a0 <HAL_GPIO_Init+0x21c>
 8001486:	2307      	movs	r3, #7
 8001488:	e00a      	b.n	80014a0 <HAL_GPIO_Init+0x21c>
 800148a:	2305      	movs	r3, #5
 800148c:	e008      	b.n	80014a0 <HAL_GPIO_Init+0x21c>
 800148e:	2304      	movs	r3, #4
 8001490:	e006      	b.n	80014a0 <HAL_GPIO_Init+0x21c>
 8001492:	2303      	movs	r3, #3
 8001494:	e004      	b.n	80014a0 <HAL_GPIO_Init+0x21c>
 8001496:	2302      	movs	r3, #2
 8001498:	e002      	b.n	80014a0 <HAL_GPIO_Init+0x21c>
 800149a:	2301      	movs	r3, #1
 800149c:	e000      	b.n	80014a0 <HAL_GPIO_Init+0x21c>
 800149e:	2300      	movs	r3, #0
 80014a0:	69fa      	ldr	r2, [r7, #28]
 80014a2:	f002 0203 	and.w	r2, r2, #3
 80014a6:	0092      	lsls	r2, r2, #2
 80014a8:	4093      	lsls	r3, r2
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014b0:	4935      	ldr	r1, [pc, #212]	@ (8001588 <HAL_GPIO_Init+0x304>)
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	089b      	lsrs	r3, r3, #2
 80014b6:	3302      	adds	r3, #2
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014be:	4b3a      	ldr	r3, [pc, #232]	@ (80015a8 <HAL_GPIO_Init+0x324>)
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	43db      	mvns	r3, r3
 80014c8:	69ba      	ldr	r2, [r7, #24]
 80014ca:	4013      	ands	r3, r2
 80014cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d003      	beq.n	80014e2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	4313      	orrs	r3, r2
 80014e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014e2:	4a31      	ldr	r2, [pc, #196]	@ (80015a8 <HAL_GPIO_Init+0x324>)
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014e8:	4b2f      	ldr	r3, [pc, #188]	@ (80015a8 <HAL_GPIO_Init+0x324>)
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	43db      	mvns	r3, r3
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	4013      	ands	r3, r2
 80014f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d003      	beq.n	800150c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001504:	69ba      	ldr	r2, [r7, #24]
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	4313      	orrs	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800150c:	4a26      	ldr	r2, [pc, #152]	@ (80015a8 <HAL_GPIO_Init+0x324>)
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001512:	4b25      	ldr	r3, [pc, #148]	@ (80015a8 <HAL_GPIO_Init+0x324>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	43db      	mvns	r3, r3
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	4013      	ands	r3, r2
 8001520:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d003      	beq.n	8001536 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800152e:	69ba      	ldr	r2, [r7, #24]
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	4313      	orrs	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001536:	4a1c      	ldr	r2, [pc, #112]	@ (80015a8 <HAL_GPIO_Init+0x324>)
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800153c:	4b1a      	ldr	r3, [pc, #104]	@ (80015a8 <HAL_GPIO_Init+0x324>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	43db      	mvns	r3, r3
 8001546:	69ba      	ldr	r2, [r7, #24]
 8001548:	4013      	ands	r3, r2
 800154a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001554:	2b00      	cmp	r3, #0
 8001556:	d003      	beq.n	8001560 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001558:	69ba      	ldr	r2, [r7, #24]
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	4313      	orrs	r3, r2
 800155e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001560:	4a11      	ldr	r2, [pc, #68]	@ (80015a8 <HAL_GPIO_Init+0x324>)
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	3301      	adds	r3, #1
 800156a:	61fb      	str	r3, [r7, #28]
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	2b0f      	cmp	r3, #15
 8001570:	f67f ae96 	bls.w	80012a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001574:	bf00      	nop
 8001576:	bf00      	nop
 8001578:	3724      	adds	r7, #36	@ 0x24
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	40023800 	.word	0x40023800
 8001588:	40013800 	.word	0x40013800
 800158c:	40020000 	.word	0x40020000
 8001590:	40020400 	.word	0x40020400
 8001594:	40020800 	.word	0x40020800
 8001598:	40020c00 	.word	0x40020c00
 800159c:	40021000 	.word	0x40021000
 80015a0:	40021400 	.word	0x40021400
 80015a4:	40021800 	.word	0x40021800
 80015a8:	40013c00 	.word	0x40013c00

080015ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	460b      	mov	r3, r1
 80015b6:	807b      	strh	r3, [r7, #2]
 80015b8:	4613      	mov	r3, r2
 80015ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015bc:	787b      	ldrb	r3, [r7, #1]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d003      	beq.n	80015ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015c2:	887a      	ldrh	r2, [r7, #2]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015c8:	e003      	b.n	80015d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015ca:	887b      	ldrh	r3, [r7, #2]
 80015cc:	041a      	lsls	r2, r3, #16
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	619a      	str	r2, [r3, #24]
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
	...

080015e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d101      	bne.n	80015f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e0cc      	b.n	800178e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015f4:	4b68      	ldr	r3, [pc, #416]	@ (8001798 <HAL_RCC_ClockConfig+0x1b8>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f003 030f 	and.w	r3, r3, #15
 80015fc:	683a      	ldr	r2, [r7, #0]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d90c      	bls.n	800161c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001602:	4b65      	ldr	r3, [pc, #404]	@ (8001798 <HAL_RCC_ClockConfig+0x1b8>)
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	b2d2      	uxtb	r2, r2
 8001608:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800160a:	4b63      	ldr	r3, [pc, #396]	@ (8001798 <HAL_RCC_ClockConfig+0x1b8>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	683a      	ldr	r2, [r7, #0]
 8001614:	429a      	cmp	r2, r3
 8001616:	d001      	beq.n	800161c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e0b8      	b.n	800178e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0302 	and.w	r3, r3, #2
 8001624:	2b00      	cmp	r3, #0
 8001626:	d020      	beq.n	800166a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0304 	and.w	r3, r3, #4
 8001630:	2b00      	cmp	r3, #0
 8001632:	d005      	beq.n	8001640 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001634:	4b59      	ldr	r3, [pc, #356]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	4a58      	ldr	r2, [pc, #352]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 800163a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800163e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 0308 	and.w	r3, r3, #8
 8001648:	2b00      	cmp	r3, #0
 800164a:	d005      	beq.n	8001658 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800164c:	4b53      	ldr	r3, [pc, #332]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	4a52      	ldr	r2, [pc, #328]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 8001652:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001656:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001658:	4b50      	ldr	r3, [pc, #320]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	494d      	ldr	r1, [pc, #308]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 8001666:	4313      	orrs	r3, r2
 8001668:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	2b00      	cmp	r3, #0
 8001674:	d044      	beq.n	8001700 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b01      	cmp	r3, #1
 800167c:	d107      	bne.n	800168e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800167e:	4b47      	ldr	r3, [pc, #284]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d119      	bne.n	80016be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e07f      	b.n	800178e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	2b02      	cmp	r3, #2
 8001694:	d003      	beq.n	800169e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800169a:	2b03      	cmp	r3, #3
 800169c:	d107      	bne.n	80016ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800169e:	4b3f      	ldr	r3, [pc, #252]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d109      	bne.n	80016be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e06f      	b.n	800178e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016ae:	4b3b      	ldr	r3, [pc, #236]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 0302 	and.w	r3, r3, #2
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d101      	bne.n	80016be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e067      	b.n	800178e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016be:	4b37      	ldr	r3, [pc, #220]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	f023 0203 	bic.w	r2, r3, #3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	4934      	ldr	r1, [pc, #208]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 80016cc:	4313      	orrs	r3, r2
 80016ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016d0:	f7ff fc58 	bl	8000f84 <HAL_GetTick>
 80016d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016d6:	e00a      	b.n	80016ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016d8:	f7ff fc54 	bl	8000f84 <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e04f      	b.n	800178e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ee:	4b2b      	ldr	r3, [pc, #172]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f003 020c 	and.w	r2, r3, #12
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d1eb      	bne.n	80016d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001700:	4b25      	ldr	r3, [pc, #148]	@ (8001798 <HAL_RCC_ClockConfig+0x1b8>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 030f 	and.w	r3, r3, #15
 8001708:	683a      	ldr	r2, [r7, #0]
 800170a:	429a      	cmp	r2, r3
 800170c:	d20c      	bcs.n	8001728 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800170e:	4b22      	ldr	r3, [pc, #136]	@ (8001798 <HAL_RCC_ClockConfig+0x1b8>)
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	b2d2      	uxtb	r2, r2
 8001714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001716:	4b20      	ldr	r3, [pc, #128]	@ (8001798 <HAL_RCC_ClockConfig+0x1b8>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 030f 	and.w	r3, r3, #15
 800171e:	683a      	ldr	r2, [r7, #0]
 8001720:	429a      	cmp	r2, r3
 8001722:	d001      	beq.n	8001728 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e032      	b.n	800178e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 0304 	and.w	r3, r3, #4
 8001730:	2b00      	cmp	r3, #0
 8001732:	d008      	beq.n	8001746 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001734:	4b19      	ldr	r3, [pc, #100]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	4916      	ldr	r1, [pc, #88]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 8001742:	4313      	orrs	r3, r2
 8001744:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 0308 	and.w	r3, r3, #8
 800174e:	2b00      	cmp	r3, #0
 8001750:	d009      	beq.n	8001766 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001752:	4b12      	ldr	r3, [pc, #72]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	00db      	lsls	r3, r3, #3
 8001760:	490e      	ldr	r1, [pc, #56]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 8001762:	4313      	orrs	r3, r2
 8001764:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001766:	f000 f887 	bl	8001878 <HAL_RCC_GetSysClockFreq>
 800176a:	4602      	mov	r2, r0
 800176c:	4b0b      	ldr	r3, [pc, #44]	@ (800179c <HAL_RCC_ClockConfig+0x1bc>)
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	091b      	lsrs	r3, r3, #4
 8001772:	f003 030f 	and.w	r3, r3, #15
 8001776:	490a      	ldr	r1, [pc, #40]	@ (80017a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001778:	5ccb      	ldrb	r3, [r1, r3]
 800177a:	fa22 f303 	lsr.w	r3, r2, r3
 800177e:	4a09      	ldr	r2, [pc, #36]	@ (80017a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001780:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001782:	4b09      	ldr	r3, [pc, #36]	@ (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff fade 	bl	8000d48 <HAL_InitTick>

  return HAL_OK;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40023c00 	.word	0x40023c00
 800179c:	40023800 	.word	0x40023800
 80017a0:	080069f4 	.word	0x080069f4
 80017a4:	20000030 	.word	0x20000030
 80017a8:	20000034 	.word	0x20000034

080017ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017b0:	4b03      	ldr	r3, [pc, #12]	@ (80017c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80017b2:	681b      	ldr	r3, [r3, #0]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	20000030 	.word	0x20000030

080017c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017c8:	f7ff fff0 	bl	80017ac <HAL_RCC_GetHCLKFreq>
 80017cc:	4602      	mov	r2, r0
 80017ce:	4b05      	ldr	r3, [pc, #20]	@ (80017e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	0a9b      	lsrs	r3, r3, #10
 80017d4:	f003 0307 	and.w	r3, r3, #7
 80017d8:	4903      	ldr	r1, [pc, #12]	@ (80017e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017da:	5ccb      	ldrb	r3, [r1, r3]
 80017dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40023800 	.word	0x40023800
 80017e8:	08006a04 	.word	0x08006a04

080017ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017f0:	f7ff ffdc 	bl	80017ac <HAL_RCC_GetHCLKFreq>
 80017f4:	4602      	mov	r2, r0
 80017f6:	4b05      	ldr	r3, [pc, #20]	@ (800180c <HAL_RCC_GetPCLK2Freq+0x20>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	0b5b      	lsrs	r3, r3, #13
 80017fc:	f003 0307 	and.w	r3, r3, #7
 8001800:	4903      	ldr	r1, [pc, #12]	@ (8001810 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001802:	5ccb      	ldrb	r3, [r1, r3]
 8001804:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001808:	4618      	mov	r0, r3
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40023800 	.word	0x40023800
 8001810:	08006a04 	.word	0x08006a04

08001814 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	220f      	movs	r2, #15
 8001822:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001824:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <HAL_RCC_GetClockConfig+0x5c>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	f003 0203 	and.w	r2, r3, #3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001830:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <HAL_RCC_GetClockConfig+0x5c>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800183c:	4b0c      	ldr	r3, [pc, #48]	@ (8001870 <HAL_RCC_GetClockConfig+0x5c>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001848:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <HAL_RCC_GetClockConfig+0x5c>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	08db      	lsrs	r3, r3, #3
 800184e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001856:	4b07      	ldr	r3, [pc, #28]	@ (8001874 <HAL_RCC_GetClockConfig+0x60>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 020f 	and.w	r2, r3, #15
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	601a      	str	r2, [r3, #0]
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	40023800 	.word	0x40023800
 8001874:	40023c00 	.word	0x40023c00

08001878 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800187c:	b0ae      	sub	sp, #184	@ 0xb8
 800187e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001880:	2300      	movs	r3, #0
 8001882:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001886:	2300      	movs	r3, #0
 8001888:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800188c:	2300      	movs	r3, #0
 800188e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001892:	2300      	movs	r3, #0
 8001894:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001898:	2300      	movs	r3, #0
 800189a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800189e:	4bcb      	ldr	r3, [pc, #812]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0x354>)
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	f003 030c 	and.w	r3, r3, #12
 80018a6:	2b0c      	cmp	r3, #12
 80018a8:	f200 8206 	bhi.w	8001cb8 <HAL_RCC_GetSysClockFreq+0x440>
 80018ac:	a201      	add	r2, pc, #4	@ (adr r2, 80018b4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80018ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018b2:	bf00      	nop
 80018b4:	080018e9 	.word	0x080018e9
 80018b8:	08001cb9 	.word	0x08001cb9
 80018bc:	08001cb9 	.word	0x08001cb9
 80018c0:	08001cb9 	.word	0x08001cb9
 80018c4:	080018f1 	.word	0x080018f1
 80018c8:	08001cb9 	.word	0x08001cb9
 80018cc:	08001cb9 	.word	0x08001cb9
 80018d0:	08001cb9 	.word	0x08001cb9
 80018d4:	080018f9 	.word	0x080018f9
 80018d8:	08001cb9 	.word	0x08001cb9
 80018dc:	08001cb9 	.word	0x08001cb9
 80018e0:	08001cb9 	.word	0x08001cb9
 80018e4:	08001ae9 	.word	0x08001ae9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018e8:	4bb9      	ldr	r3, [pc, #740]	@ (8001bd0 <HAL_RCC_GetSysClockFreq+0x358>)
 80018ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80018ee:	e1e7      	b.n	8001cc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018f0:	4bb8      	ldr	r3, [pc, #736]	@ (8001bd4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80018f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80018f6:	e1e3      	b.n	8001cc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018f8:	4bb4      	ldr	r3, [pc, #720]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0x354>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001900:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001904:	4bb1      	ldr	r3, [pc, #708]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0x354>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800190c:	2b00      	cmp	r3, #0
 800190e:	d071      	beq.n	80019f4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001910:	4bae      	ldr	r3, [pc, #696]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0x354>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	099b      	lsrs	r3, r3, #6
 8001916:	2200      	movs	r2, #0
 8001918:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800191c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001920:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001928:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800192c:	2300      	movs	r3, #0
 800192e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001932:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001936:	4622      	mov	r2, r4
 8001938:	462b      	mov	r3, r5
 800193a:	f04f 0000 	mov.w	r0, #0
 800193e:	f04f 0100 	mov.w	r1, #0
 8001942:	0159      	lsls	r1, r3, #5
 8001944:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001948:	0150      	lsls	r0, r2, #5
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4621      	mov	r1, r4
 8001950:	1a51      	subs	r1, r2, r1
 8001952:	6439      	str	r1, [r7, #64]	@ 0x40
 8001954:	4629      	mov	r1, r5
 8001956:	eb63 0301 	sbc.w	r3, r3, r1
 800195a:	647b      	str	r3, [r7, #68]	@ 0x44
 800195c:	f04f 0200 	mov.w	r2, #0
 8001960:	f04f 0300 	mov.w	r3, #0
 8001964:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001968:	4649      	mov	r1, r9
 800196a:	018b      	lsls	r3, r1, #6
 800196c:	4641      	mov	r1, r8
 800196e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001972:	4641      	mov	r1, r8
 8001974:	018a      	lsls	r2, r1, #6
 8001976:	4641      	mov	r1, r8
 8001978:	1a51      	subs	r1, r2, r1
 800197a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800197c:	4649      	mov	r1, r9
 800197e:	eb63 0301 	sbc.w	r3, r3, r1
 8001982:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001984:	f04f 0200 	mov.w	r2, #0
 8001988:	f04f 0300 	mov.w	r3, #0
 800198c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001990:	4649      	mov	r1, r9
 8001992:	00cb      	lsls	r3, r1, #3
 8001994:	4641      	mov	r1, r8
 8001996:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800199a:	4641      	mov	r1, r8
 800199c:	00ca      	lsls	r2, r1, #3
 800199e:	4610      	mov	r0, r2
 80019a0:	4619      	mov	r1, r3
 80019a2:	4603      	mov	r3, r0
 80019a4:	4622      	mov	r2, r4
 80019a6:	189b      	adds	r3, r3, r2
 80019a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80019aa:	462b      	mov	r3, r5
 80019ac:	460a      	mov	r2, r1
 80019ae:	eb42 0303 	adc.w	r3, r2, r3
 80019b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80019b4:	f04f 0200 	mov.w	r2, #0
 80019b8:	f04f 0300 	mov.w	r3, #0
 80019bc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80019c0:	4629      	mov	r1, r5
 80019c2:	024b      	lsls	r3, r1, #9
 80019c4:	4621      	mov	r1, r4
 80019c6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019ca:	4621      	mov	r1, r4
 80019cc:	024a      	lsls	r2, r1, #9
 80019ce:	4610      	mov	r0, r2
 80019d0:	4619      	mov	r1, r3
 80019d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019d6:	2200      	movs	r2, #0
 80019d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80019dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80019e0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80019e4:	f7fe fc14 	bl	8000210 <__aeabi_uldivmod>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4613      	mov	r3, r2
 80019ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80019f2:	e067      	b.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019f4:	4b75      	ldr	r3, [pc, #468]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0x354>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	099b      	lsrs	r3, r3, #6
 80019fa:	2200      	movs	r2, #0
 80019fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001a00:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001a04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001a08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001a0e:	2300      	movs	r3, #0
 8001a10:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001a12:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001a16:	4622      	mov	r2, r4
 8001a18:	462b      	mov	r3, r5
 8001a1a:	f04f 0000 	mov.w	r0, #0
 8001a1e:	f04f 0100 	mov.w	r1, #0
 8001a22:	0159      	lsls	r1, r3, #5
 8001a24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a28:	0150      	lsls	r0, r2, #5
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	4621      	mov	r1, r4
 8001a30:	1a51      	subs	r1, r2, r1
 8001a32:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001a34:	4629      	mov	r1, r5
 8001a36:	eb63 0301 	sbc.w	r3, r3, r1
 8001a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a3c:	f04f 0200 	mov.w	r2, #0
 8001a40:	f04f 0300 	mov.w	r3, #0
 8001a44:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001a48:	4649      	mov	r1, r9
 8001a4a:	018b      	lsls	r3, r1, #6
 8001a4c:	4641      	mov	r1, r8
 8001a4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a52:	4641      	mov	r1, r8
 8001a54:	018a      	lsls	r2, r1, #6
 8001a56:	4641      	mov	r1, r8
 8001a58:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a5c:	4649      	mov	r1, r9
 8001a5e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	f04f 0300 	mov.w	r3, #0
 8001a6a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001a6e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001a72:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001a76:	4692      	mov	sl, r2
 8001a78:	469b      	mov	fp, r3
 8001a7a:	4623      	mov	r3, r4
 8001a7c:	eb1a 0303 	adds.w	r3, sl, r3
 8001a80:	623b      	str	r3, [r7, #32]
 8001a82:	462b      	mov	r3, r5
 8001a84:	eb4b 0303 	adc.w	r3, fp, r3
 8001a88:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	f04f 0300 	mov.w	r3, #0
 8001a92:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001a96:	4629      	mov	r1, r5
 8001a98:	028b      	lsls	r3, r1, #10
 8001a9a:	4621      	mov	r1, r4
 8001a9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001aa0:	4621      	mov	r1, r4
 8001aa2:	028a      	lsls	r2, r1, #10
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001aac:	2200      	movs	r2, #0
 8001aae:	673b      	str	r3, [r7, #112]	@ 0x70
 8001ab0:	677a      	str	r2, [r7, #116]	@ 0x74
 8001ab2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001ab6:	f7fe fbab 	bl	8000210 <__aeabi_uldivmod>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	4613      	mov	r3, r2
 8001ac0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ac4:	4b41      	ldr	r3, [pc, #260]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0x354>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	0c1b      	lsrs	r3, r3, #16
 8001aca:	f003 0303 	and.w	r3, r3, #3
 8001ace:	3301      	adds	r3, #1
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001ad6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001ada:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001ae6:	e0eb      	b.n	8001cc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ae8:	4b38      	ldr	r3, [pc, #224]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0x354>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001af0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001af4:	4b35      	ldr	r3, [pc, #212]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0x354>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d06b      	beq.n	8001bd8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b00:	4b32      	ldr	r3, [pc, #200]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0x354>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	099b      	lsrs	r3, r3, #6
 8001b06:	2200      	movs	r2, #0
 8001b08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001b0a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001b0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b12:	663b      	str	r3, [r7, #96]	@ 0x60
 8001b14:	2300      	movs	r3, #0
 8001b16:	667b      	str	r3, [r7, #100]	@ 0x64
 8001b18:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001b1c:	4622      	mov	r2, r4
 8001b1e:	462b      	mov	r3, r5
 8001b20:	f04f 0000 	mov.w	r0, #0
 8001b24:	f04f 0100 	mov.w	r1, #0
 8001b28:	0159      	lsls	r1, r3, #5
 8001b2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b2e:	0150      	lsls	r0, r2, #5
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	4621      	mov	r1, r4
 8001b36:	1a51      	subs	r1, r2, r1
 8001b38:	61b9      	str	r1, [r7, #24]
 8001b3a:	4629      	mov	r1, r5
 8001b3c:	eb63 0301 	sbc.w	r3, r3, r1
 8001b40:	61fb      	str	r3, [r7, #28]
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	f04f 0300 	mov.w	r3, #0
 8001b4a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001b4e:	4659      	mov	r1, fp
 8001b50:	018b      	lsls	r3, r1, #6
 8001b52:	4651      	mov	r1, sl
 8001b54:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b58:	4651      	mov	r1, sl
 8001b5a:	018a      	lsls	r2, r1, #6
 8001b5c:	4651      	mov	r1, sl
 8001b5e:	ebb2 0801 	subs.w	r8, r2, r1
 8001b62:	4659      	mov	r1, fp
 8001b64:	eb63 0901 	sbc.w	r9, r3, r1
 8001b68:	f04f 0200 	mov.w	r2, #0
 8001b6c:	f04f 0300 	mov.w	r3, #0
 8001b70:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b74:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b78:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b7c:	4690      	mov	r8, r2
 8001b7e:	4699      	mov	r9, r3
 8001b80:	4623      	mov	r3, r4
 8001b82:	eb18 0303 	adds.w	r3, r8, r3
 8001b86:	613b      	str	r3, [r7, #16]
 8001b88:	462b      	mov	r3, r5
 8001b8a:	eb49 0303 	adc.w	r3, r9, r3
 8001b8e:	617b      	str	r3, [r7, #20]
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	f04f 0300 	mov.w	r3, #0
 8001b98:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001b9c:	4629      	mov	r1, r5
 8001b9e:	024b      	lsls	r3, r1, #9
 8001ba0:	4621      	mov	r1, r4
 8001ba2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ba6:	4621      	mov	r1, r4
 8001ba8:	024a      	lsls	r2, r1, #9
 8001baa:	4610      	mov	r0, r2
 8001bac:	4619      	mov	r1, r3
 8001bae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001bb6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001bb8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001bbc:	f7fe fb28 	bl	8000210 <__aeabi_uldivmod>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001bca:	e065      	b.n	8001c98 <HAL_RCC_GetSysClockFreq+0x420>
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	00f42400 	.word	0x00f42400
 8001bd4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bd8:	4b3d      	ldr	r3, [pc, #244]	@ (8001cd0 <HAL_RCC_GetSysClockFreq+0x458>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	099b      	lsrs	r3, r3, #6
 8001bde:	2200      	movs	r2, #0
 8001be0:	4618      	mov	r0, r3
 8001be2:	4611      	mov	r1, r2
 8001be4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001be8:	653b      	str	r3, [r7, #80]	@ 0x50
 8001bea:	2300      	movs	r3, #0
 8001bec:	657b      	str	r3, [r7, #84]	@ 0x54
 8001bee:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001bf2:	4642      	mov	r2, r8
 8001bf4:	464b      	mov	r3, r9
 8001bf6:	f04f 0000 	mov.w	r0, #0
 8001bfa:	f04f 0100 	mov.w	r1, #0
 8001bfe:	0159      	lsls	r1, r3, #5
 8001c00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c04:	0150      	lsls	r0, r2, #5
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	4641      	mov	r1, r8
 8001c0c:	1a51      	subs	r1, r2, r1
 8001c0e:	60b9      	str	r1, [r7, #8]
 8001c10:	4649      	mov	r1, r9
 8001c12:	eb63 0301 	sbc.w	r3, r3, r1
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	f04f 0200 	mov.w	r2, #0
 8001c1c:	f04f 0300 	mov.w	r3, #0
 8001c20:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001c24:	4659      	mov	r1, fp
 8001c26:	018b      	lsls	r3, r1, #6
 8001c28:	4651      	mov	r1, sl
 8001c2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c2e:	4651      	mov	r1, sl
 8001c30:	018a      	lsls	r2, r1, #6
 8001c32:	4651      	mov	r1, sl
 8001c34:	1a54      	subs	r4, r2, r1
 8001c36:	4659      	mov	r1, fp
 8001c38:	eb63 0501 	sbc.w	r5, r3, r1
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	f04f 0300 	mov.w	r3, #0
 8001c44:	00eb      	lsls	r3, r5, #3
 8001c46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c4a:	00e2      	lsls	r2, r4, #3
 8001c4c:	4614      	mov	r4, r2
 8001c4e:	461d      	mov	r5, r3
 8001c50:	4643      	mov	r3, r8
 8001c52:	18e3      	adds	r3, r4, r3
 8001c54:	603b      	str	r3, [r7, #0]
 8001c56:	464b      	mov	r3, r9
 8001c58:	eb45 0303 	adc.w	r3, r5, r3
 8001c5c:	607b      	str	r3, [r7, #4]
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c6a:	4629      	mov	r1, r5
 8001c6c:	028b      	lsls	r3, r1, #10
 8001c6e:	4621      	mov	r1, r4
 8001c70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c74:	4621      	mov	r1, r4
 8001c76:	028a      	lsls	r2, r1, #10
 8001c78:	4610      	mov	r0, r2
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c80:	2200      	movs	r2, #0
 8001c82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001c84:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001c86:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001c8a:	f7fe fac1 	bl	8000210 <__aeabi_uldivmod>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	460b      	mov	r3, r1
 8001c92:	4613      	mov	r3, r2
 8001c94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001c98:	4b0d      	ldr	r3, [pc, #52]	@ (8001cd0 <HAL_RCC_GetSysClockFreq+0x458>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	0f1b      	lsrs	r3, r3, #28
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001ca6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001caa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001cb6:	e003      	b.n	8001cc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cb8:	4b06      	ldr	r3, [pc, #24]	@ (8001cd4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001cba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001cbe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cc0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	37b8      	adds	r7, #184	@ 0xb8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cce:	bf00      	nop
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	00f42400 	.word	0x00f42400

08001cd8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e28d      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 8083 	beq.w	8001dfe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001cf8:	4b94      	ldr	r3, [pc, #592]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	f003 030c 	and.w	r3, r3, #12
 8001d00:	2b04      	cmp	r3, #4
 8001d02:	d019      	beq.n	8001d38 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001d04:	4b91      	ldr	r3, [pc, #580]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	f003 030c 	and.w	r3, r3, #12
        || \
 8001d0c:	2b08      	cmp	r3, #8
 8001d0e:	d106      	bne.n	8001d1e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001d10:	4b8e      	ldr	r3, [pc, #568]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d1c:	d00c      	beq.n	8001d38 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d1e:	4b8b      	ldr	r3, [pc, #556]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001d26:	2b0c      	cmp	r3, #12
 8001d28:	d112      	bne.n	8001d50 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d2a:	4b88      	ldr	r3, [pc, #544]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d36:	d10b      	bne.n	8001d50 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d38:	4b84      	ldr	r3, [pc, #528]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d05b      	beq.n	8001dfc <HAL_RCC_OscConfig+0x124>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d157      	bne.n	8001dfc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e25a      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d58:	d106      	bne.n	8001d68 <HAL_RCC_OscConfig+0x90>
 8001d5a:	4b7c      	ldr	r3, [pc, #496]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a7b      	ldr	r2, [pc, #492]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d64:	6013      	str	r3, [r2, #0]
 8001d66:	e01d      	b.n	8001da4 <HAL_RCC_OscConfig+0xcc>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d70:	d10c      	bne.n	8001d8c <HAL_RCC_OscConfig+0xb4>
 8001d72:	4b76      	ldr	r3, [pc, #472]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a75      	ldr	r2, [pc, #468]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d7c:	6013      	str	r3, [r2, #0]
 8001d7e:	4b73      	ldr	r3, [pc, #460]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a72      	ldr	r2, [pc, #456]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d88:	6013      	str	r3, [r2, #0]
 8001d8a:	e00b      	b.n	8001da4 <HAL_RCC_OscConfig+0xcc>
 8001d8c:	4b6f      	ldr	r3, [pc, #444]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a6e      	ldr	r2, [pc, #440]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d96:	6013      	str	r3, [r2, #0]
 8001d98:	4b6c      	ldr	r3, [pc, #432]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a6b      	ldr	r2, [pc, #428]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001d9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001da2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d013      	beq.n	8001dd4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dac:	f7ff f8ea 	bl	8000f84 <HAL_GetTick>
 8001db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001db2:	e008      	b.n	8001dc6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001db4:	f7ff f8e6 	bl	8000f84 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	2b64      	cmp	r3, #100	@ 0x64
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e21f      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dc6:	4b61      	ldr	r3, [pc, #388]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d0f0      	beq.n	8001db4 <HAL_RCC_OscConfig+0xdc>
 8001dd2:	e014      	b.n	8001dfe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd4:	f7ff f8d6 	bl	8000f84 <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ddc:	f7ff f8d2 	bl	8000f84 <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b64      	cmp	r3, #100	@ 0x64
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e20b      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dee:	4b57      	ldr	r3, [pc, #348]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d1f0      	bne.n	8001ddc <HAL_RCC_OscConfig+0x104>
 8001dfa:	e000      	b.n	8001dfe <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d06f      	beq.n	8001eea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001e0a:	4b50      	ldr	r3, [pc, #320]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	f003 030c 	and.w	r3, r3, #12
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d017      	beq.n	8001e46 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001e16:	4b4d      	ldr	r3, [pc, #308]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	f003 030c 	and.w	r3, r3, #12
        || \
 8001e1e:	2b08      	cmp	r3, #8
 8001e20:	d105      	bne.n	8001e2e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001e22:	4b4a      	ldr	r3, [pc, #296]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d00b      	beq.n	8001e46 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e2e:	4b47      	ldr	r3, [pc, #284]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001e36:	2b0c      	cmp	r3, #12
 8001e38:	d11c      	bne.n	8001e74 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e3a:	4b44      	ldr	r3, [pc, #272]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d116      	bne.n	8001e74 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e46:	4b41      	ldr	r3, [pc, #260]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d005      	beq.n	8001e5e <HAL_RCC_OscConfig+0x186>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d001      	beq.n	8001e5e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e1d3      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e5e:	4b3b      	ldr	r3, [pc, #236]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	4937      	ldr	r1, [pc, #220]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e72:	e03a      	b.n	8001eea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d020      	beq.n	8001ebe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e7c:	4b34      	ldr	r3, [pc, #208]	@ (8001f50 <HAL_RCC_OscConfig+0x278>)
 8001e7e:	2201      	movs	r2, #1
 8001e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e82:	f7ff f87f 	bl	8000f84 <HAL_GetTick>
 8001e86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e88:	e008      	b.n	8001e9c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e8a:	f7ff f87b 	bl	8000f84 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d901      	bls.n	8001e9c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e1b4      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e9c:	4b2b      	ldr	r3, [pc, #172]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d0f0      	beq.n	8001e8a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea8:	4b28      	ldr	r3, [pc, #160]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	00db      	lsls	r3, r3, #3
 8001eb6:	4925      	ldr	r1, [pc, #148]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	600b      	str	r3, [r1, #0]
 8001ebc:	e015      	b.n	8001eea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ebe:	4b24      	ldr	r3, [pc, #144]	@ (8001f50 <HAL_RCC_OscConfig+0x278>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec4:	f7ff f85e 	bl	8000f84 <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ecc:	f7ff f85a 	bl	8000f84 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e193      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ede:	4b1b      	ldr	r3, [pc, #108]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1f0      	bne.n	8001ecc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0308 	and.w	r3, r3, #8
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d036      	beq.n	8001f64 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d016      	beq.n	8001f2c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001efe:	4b15      	ldr	r3, [pc, #84]	@ (8001f54 <HAL_RCC_OscConfig+0x27c>)
 8001f00:	2201      	movs	r2, #1
 8001f02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f04:	f7ff f83e 	bl	8000f84 <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f0c:	f7ff f83a 	bl	8000f84 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e173      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001f20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d0f0      	beq.n	8001f0c <HAL_RCC_OscConfig+0x234>
 8001f2a:	e01b      	b.n	8001f64 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f2c:	4b09      	ldr	r3, [pc, #36]	@ (8001f54 <HAL_RCC_OscConfig+0x27c>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f32:	f7ff f827 	bl	8000f84 <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f38:	e00e      	b.n	8001f58 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f3a:	f7ff f823 	bl	8000f84 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d907      	bls.n	8001f58 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e15c      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
 8001f4c:	40023800 	.word	0x40023800
 8001f50:	42470000 	.word	0x42470000
 8001f54:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f58:	4b8a      	ldr	r3, [pc, #552]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8001f5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f5c:	f003 0302 	and.w	r3, r3, #2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d1ea      	bne.n	8001f3a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0304 	and.w	r3, r3, #4
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f000 8097 	beq.w	80020a0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f72:	2300      	movs	r3, #0
 8001f74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f76:	4b83      	ldr	r3, [pc, #524]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d10f      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	60bb      	str	r3, [r7, #8]
 8001f86:	4b7f      	ldr	r3, [pc, #508]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8a:	4a7e      	ldr	r2, [pc, #504]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8001f8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f92:	4b7c      	ldr	r3, [pc, #496]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8001f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f9a:	60bb      	str	r3, [r7, #8]
 8001f9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fa2:	4b79      	ldr	r3, [pc, #484]	@ (8002188 <HAL_RCC_OscConfig+0x4b0>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d118      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fae:	4b76      	ldr	r3, [pc, #472]	@ (8002188 <HAL_RCC_OscConfig+0x4b0>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a75      	ldr	r2, [pc, #468]	@ (8002188 <HAL_RCC_OscConfig+0x4b0>)
 8001fb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fba:	f7fe ffe3 	bl	8000f84 <HAL_GetTick>
 8001fbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fc2:	f7fe ffdf 	bl	8000f84 <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e118      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd4:	4b6c      	ldr	r3, [pc, #432]	@ (8002188 <HAL_RCC_OscConfig+0x4b0>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d0f0      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d106      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x31e>
 8001fe8:	4b66      	ldr	r3, [pc, #408]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8001fea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fec:	4a65      	ldr	r2, [pc, #404]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8001fee:	f043 0301 	orr.w	r3, r3, #1
 8001ff2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ff4:	e01c      	b.n	8002030 <HAL_RCC_OscConfig+0x358>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	2b05      	cmp	r3, #5
 8001ffc:	d10c      	bne.n	8002018 <HAL_RCC_OscConfig+0x340>
 8001ffe:	4b61      	ldr	r3, [pc, #388]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8002000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002002:	4a60      	ldr	r2, [pc, #384]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8002004:	f043 0304 	orr.w	r3, r3, #4
 8002008:	6713      	str	r3, [r2, #112]	@ 0x70
 800200a:	4b5e      	ldr	r3, [pc, #376]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 800200c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800200e:	4a5d      	ldr	r2, [pc, #372]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	6713      	str	r3, [r2, #112]	@ 0x70
 8002016:	e00b      	b.n	8002030 <HAL_RCC_OscConfig+0x358>
 8002018:	4b5a      	ldr	r3, [pc, #360]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 800201a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800201c:	4a59      	ldr	r2, [pc, #356]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 800201e:	f023 0301 	bic.w	r3, r3, #1
 8002022:	6713      	str	r3, [r2, #112]	@ 0x70
 8002024:	4b57      	ldr	r3, [pc, #348]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8002026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002028:	4a56      	ldr	r2, [pc, #344]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 800202a:	f023 0304 	bic.w	r3, r3, #4
 800202e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d015      	beq.n	8002064 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002038:	f7fe ffa4 	bl	8000f84 <HAL_GetTick>
 800203c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800203e:	e00a      	b.n	8002056 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002040:	f7fe ffa0 	bl	8000f84 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800204e:	4293      	cmp	r3, r2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e0d7      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002056:	4b4b      	ldr	r3, [pc, #300]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8002058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0ee      	beq.n	8002040 <HAL_RCC_OscConfig+0x368>
 8002062:	e014      	b.n	800208e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002064:	f7fe ff8e 	bl	8000f84 <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800206a:	e00a      	b.n	8002082 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800206c:	f7fe ff8a 	bl	8000f84 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	f241 3288 	movw	r2, #5000	@ 0x1388
 800207a:	4293      	cmp	r3, r2
 800207c:	d901      	bls.n	8002082 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e0c1      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002082:	4b40      	ldr	r3, [pc, #256]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8002084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1ee      	bne.n	800206c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800208e:	7dfb      	ldrb	r3, [r7, #23]
 8002090:	2b01      	cmp	r3, #1
 8002092:	d105      	bne.n	80020a0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002094:	4b3b      	ldr	r3, [pc, #236]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8002096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002098:	4a3a      	ldr	r2, [pc, #232]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 800209a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800209e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80ad 	beq.w	8002204 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020aa:	4b36      	ldr	r3, [pc, #216]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f003 030c 	and.w	r3, r3, #12
 80020b2:	2b08      	cmp	r3, #8
 80020b4:	d060      	beq.n	8002178 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d145      	bne.n	800214a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020be:	4b33      	ldr	r3, [pc, #204]	@ (800218c <HAL_RCC_OscConfig+0x4b4>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c4:	f7fe ff5e 	bl	8000f84 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020cc:	f7fe ff5a 	bl	8000f84 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e093      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020de:	4b29      	ldr	r3, [pc, #164]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f0      	bne.n	80020cc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69da      	ldr	r2, [r3, #28]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a1b      	ldr	r3, [r3, #32]
 80020f2:	431a      	orrs	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020f8:	019b      	lsls	r3, r3, #6
 80020fa:	431a      	orrs	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002100:	085b      	lsrs	r3, r3, #1
 8002102:	3b01      	subs	r3, #1
 8002104:	041b      	lsls	r3, r3, #16
 8002106:	431a      	orrs	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800210c:	061b      	lsls	r3, r3, #24
 800210e:	431a      	orrs	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002114:	071b      	lsls	r3, r3, #28
 8002116:	491b      	ldr	r1, [pc, #108]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 8002118:	4313      	orrs	r3, r2
 800211a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800211c:	4b1b      	ldr	r3, [pc, #108]	@ (800218c <HAL_RCC_OscConfig+0x4b4>)
 800211e:	2201      	movs	r2, #1
 8002120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002122:	f7fe ff2f 	bl	8000f84 <HAL_GetTick>
 8002126:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002128:	e008      	b.n	800213c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800212a:	f7fe ff2b 	bl	8000f84 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d901      	bls.n	800213c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e064      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800213c:	4b11      	ldr	r3, [pc, #68]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d0f0      	beq.n	800212a <HAL_RCC_OscConfig+0x452>
 8002148:	e05c      	b.n	8002204 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800214a:	4b10      	ldr	r3, [pc, #64]	@ (800218c <HAL_RCC_OscConfig+0x4b4>)
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002150:	f7fe ff18 	bl	8000f84 <HAL_GetTick>
 8002154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002156:	e008      	b.n	800216a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002158:	f7fe ff14 	bl	8000f84 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e04d      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800216a:	4b06      	ldr	r3, [pc, #24]	@ (8002184 <HAL_RCC_OscConfig+0x4ac>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1f0      	bne.n	8002158 <HAL_RCC_OscConfig+0x480>
 8002176:	e045      	b.n	8002204 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d107      	bne.n	8002190 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e040      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
 8002184:	40023800 	.word	0x40023800
 8002188:	40007000 	.word	0x40007000
 800218c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002190:	4b1f      	ldr	r3, [pc, #124]	@ (8002210 <HAL_RCC_OscConfig+0x538>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d030      	beq.n	8002200 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d129      	bne.n	8002200 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d122      	bne.n	8002200 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80021c0:	4013      	ands	r3, r2
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80021c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d119      	bne.n	8002200 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d6:	085b      	lsrs	r3, r3, #1
 80021d8:	3b01      	subs	r3, #1
 80021da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021dc:	429a      	cmp	r2, r3
 80021de:	d10f      	bne.n	8002200 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d107      	bne.n	8002200 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d001      	beq.n	8002204 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e000      	b.n	8002206 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3718      	adds	r7, #24
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40023800 	.word	0x40023800

08002214 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d101      	bne.n	8002226 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e041      	b.n	80022aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d106      	bne.n	8002240 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f000 f839 	bl	80022b2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2202      	movs	r2, #2
 8002244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	3304      	adds	r3, #4
 8002250:	4619      	mov	r1, r3
 8002252:	4610      	mov	r0, r2
 8002254:	f000 f9c0 	bl	80025d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2201      	movs	r2, #1
 800226c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2201      	movs	r2, #1
 800228c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
	...

080022c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d001      	beq.n	80022e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e04e      	b.n	800237e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2202      	movs	r2, #2
 80022e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68da      	ldr	r2, [r3, #12]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f042 0201 	orr.w	r2, r2, #1
 80022f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a23      	ldr	r2, [pc, #140]	@ (800238c <HAL_TIM_Base_Start_IT+0xc4>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d022      	beq.n	8002348 <HAL_TIM_Base_Start_IT+0x80>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800230a:	d01d      	beq.n	8002348 <HAL_TIM_Base_Start_IT+0x80>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a1f      	ldr	r2, [pc, #124]	@ (8002390 <HAL_TIM_Base_Start_IT+0xc8>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d018      	beq.n	8002348 <HAL_TIM_Base_Start_IT+0x80>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a1e      	ldr	r2, [pc, #120]	@ (8002394 <HAL_TIM_Base_Start_IT+0xcc>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d013      	beq.n	8002348 <HAL_TIM_Base_Start_IT+0x80>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a1c      	ldr	r2, [pc, #112]	@ (8002398 <HAL_TIM_Base_Start_IT+0xd0>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d00e      	beq.n	8002348 <HAL_TIM_Base_Start_IT+0x80>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a1b      	ldr	r2, [pc, #108]	@ (800239c <HAL_TIM_Base_Start_IT+0xd4>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d009      	beq.n	8002348 <HAL_TIM_Base_Start_IT+0x80>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a19      	ldr	r2, [pc, #100]	@ (80023a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d004      	beq.n	8002348 <HAL_TIM_Base_Start_IT+0x80>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a18      	ldr	r2, [pc, #96]	@ (80023a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d111      	bne.n	800236c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2b06      	cmp	r3, #6
 8002358:	d010      	beq.n	800237c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f042 0201 	orr.w	r2, r2, #1
 8002368:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800236a:	e007      	b.n	800237c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f042 0201 	orr.w	r2, r2, #1
 800237a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3714      	adds	r7, #20
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40010000 	.word	0x40010000
 8002390:	40000400 	.word	0x40000400
 8002394:	40000800 	.word	0x40000800
 8002398:	40000c00 	.word	0x40000c00
 800239c:	40010400 	.word	0x40010400
 80023a0:	40014000 	.word	0x40014000
 80023a4:	40001800 	.word	0x40001800

080023a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d020      	beq.n	800240c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f003 0302 	and.w	r3, r3, #2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d01b      	beq.n	800240c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f06f 0202 	mvn.w	r2, #2
 80023dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2201      	movs	r2, #1
 80023e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f8d2 	bl	800259c <HAL_TIM_IC_CaptureCallback>
 80023f8:	e005      	b.n	8002406 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f8c4 	bl	8002588 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 f8d5 	bl	80025b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	f003 0304 	and.w	r3, r3, #4
 8002412:	2b00      	cmp	r3, #0
 8002414:	d020      	beq.n	8002458 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d01b      	beq.n	8002458 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f06f 0204 	mvn.w	r2, #4
 8002428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2202      	movs	r2, #2
 800242e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 f8ac 	bl	800259c <HAL_TIM_IC_CaptureCallback>
 8002444:	e005      	b.n	8002452 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f89e 	bl	8002588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f000 f8af 	bl	80025b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	f003 0308 	and.w	r3, r3, #8
 800245e:	2b00      	cmp	r3, #0
 8002460:	d020      	beq.n	80024a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f003 0308 	and.w	r3, r3, #8
 8002468:	2b00      	cmp	r3, #0
 800246a:	d01b      	beq.n	80024a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f06f 0208 	mvn.w	r2, #8
 8002474:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2204      	movs	r2, #4
 800247a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	f003 0303 	and.w	r3, r3, #3
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 f886 	bl	800259c <HAL_TIM_IC_CaptureCallback>
 8002490:	e005      	b.n	800249e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f000 f878 	bl	8002588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f000 f889 	bl	80025b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	f003 0310 	and.w	r3, r3, #16
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d020      	beq.n	80024f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f003 0310 	and.w	r3, r3, #16
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d01b      	beq.n	80024f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f06f 0210 	mvn.w	r2, #16
 80024c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2208      	movs	r2, #8
 80024c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d003      	beq.n	80024de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f000 f860 	bl	800259c <HAL_TIM_IC_CaptureCallback>
 80024dc:	e005      	b.n	80024ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 f852 	bl	8002588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f000 f863 	bl	80025b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00c      	beq.n	8002514 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b00      	cmp	r3, #0
 8002502:	d007      	beq.n	8002514 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f06f 0201 	mvn.w	r2, #1
 800250c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7fe fb1a 	bl	8000b48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00c      	beq.n	8002538 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002524:	2b00      	cmp	r3, #0
 8002526:	d007      	beq.n	8002538 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 f900 	bl	8002738 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00c      	beq.n	800255c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002548:	2b00      	cmp	r3, #0
 800254a:	d007      	beq.n	800255c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 f834 	bl	80025c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	f003 0320 	and.w	r3, r3, #32
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00c      	beq.n	8002580 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	f003 0320 	and.w	r3, r3, #32
 800256c:	2b00      	cmp	r3, #0
 800256e:	d007      	beq.n	8002580 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f06f 0220 	mvn.w	r2, #32
 8002578:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f8d2 	bl	8002724 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002580:	bf00      	nop
 8002582:	3710      	adds	r7, #16
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025b8:	bf00      	nop
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	4a43      	ldr	r2, [pc, #268]	@ (80026f8 <TIM_Base_SetConfig+0x120>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d013      	beq.n	8002618 <TIM_Base_SetConfig+0x40>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025f6:	d00f      	beq.n	8002618 <TIM_Base_SetConfig+0x40>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4a40      	ldr	r2, [pc, #256]	@ (80026fc <TIM_Base_SetConfig+0x124>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d00b      	beq.n	8002618 <TIM_Base_SetConfig+0x40>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	4a3f      	ldr	r2, [pc, #252]	@ (8002700 <TIM_Base_SetConfig+0x128>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d007      	beq.n	8002618 <TIM_Base_SetConfig+0x40>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4a3e      	ldr	r2, [pc, #248]	@ (8002704 <TIM_Base_SetConfig+0x12c>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d003      	beq.n	8002618 <TIM_Base_SetConfig+0x40>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a3d      	ldr	r2, [pc, #244]	@ (8002708 <TIM_Base_SetConfig+0x130>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d108      	bne.n	800262a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800261e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	4313      	orrs	r3, r2
 8002628:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a32      	ldr	r2, [pc, #200]	@ (80026f8 <TIM_Base_SetConfig+0x120>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d02b      	beq.n	800268a <TIM_Base_SetConfig+0xb2>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002638:	d027      	beq.n	800268a <TIM_Base_SetConfig+0xb2>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a2f      	ldr	r2, [pc, #188]	@ (80026fc <TIM_Base_SetConfig+0x124>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d023      	beq.n	800268a <TIM_Base_SetConfig+0xb2>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a2e      	ldr	r2, [pc, #184]	@ (8002700 <TIM_Base_SetConfig+0x128>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d01f      	beq.n	800268a <TIM_Base_SetConfig+0xb2>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a2d      	ldr	r2, [pc, #180]	@ (8002704 <TIM_Base_SetConfig+0x12c>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d01b      	beq.n	800268a <TIM_Base_SetConfig+0xb2>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a2c      	ldr	r2, [pc, #176]	@ (8002708 <TIM_Base_SetConfig+0x130>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d017      	beq.n	800268a <TIM_Base_SetConfig+0xb2>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a2b      	ldr	r2, [pc, #172]	@ (800270c <TIM_Base_SetConfig+0x134>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d013      	beq.n	800268a <TIM_Base_SetConfig+0xb2>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a2a      	ldr	r2, [pc, #168]	@ (8002710 <TIM_Base_SetConfig+0x138>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d00f      	beq.n	800268a <TIM_Base_SetConfig+0xb2>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a29      	ldr	r2, [pc, #164]	@ (8002714 <TIM_Base_SetConfig+0x13c>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d00b      	beq.n	800268a <TIM_Base_SetConfig+0xb2>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a28      	ldr	r2, [pc, #160]	@ (8002718 <TIM_Base_SetConfig+0x140>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d007      	beq.n	800268a <TIM_Base_SetConfig+0xb2>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a27      	ldr	r2, [pc, #156]	@ (800271c <TIM_Base_SetConfig+0x144>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d003      	beq.n	800268a <TIM_Base_SetConfig+0xb2>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a26      	ldr	r2, [pc, #152]	@ (8002720 <TIM_Base_SetConfig+0x148>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d108      	bne.n	800269c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002690:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	4313      	orrs	r3, r2
 800269a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	689a      	ldr	r2, [r3, #8]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a0e      	ldr	r2, [pc, #56]	@ (80026f8 <TIM_Base_SetConfig+0x120>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d003      	beq.n	80026ca <TIM_Base_SetConfig+0xf2>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a10      	ldr	r2, [pc, #64]	@ (8002708 <TIM_Base_SetConfig+0x130>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d103      	bne.n	80026d2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	691a      	ldr	r2, [r3, #16]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f043 0204 	orr.w	r2, r3, #4
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2201      	movs	r2, #1
 80026e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	601a      	str	r2, [r3, #0]
}
 80026ea:	bf00      	nop
 80026ec:	3714      	adds	r7, #20
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	40010000 	.word	0x40010000
 80026fc:	40000400 	.word	0x40000400
 8002700:	40000800 	.word	0x40000800
 8002704:	40000c00 	.word	0x40000c00
 8002708:	40010400 	.word	0x40010400
 800270c:	40014000 	.word	0x40014000
 8002710:	40014400 	.word	0x40014400
 8002714:	40014800 	.word	0x40014800
 8002718:	40001800 	.word	0x40001800
 800271c:	40001c00 	.word	0x40001c00
 8002720:	40002000 	.word	0x40002000

08002724 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e042      	b.n	80027e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d106      	bne.n	8002778 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7fe fa64 	bl	8000c40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2224      	movs	r2, #36	@ 0x24
 800277c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68da      	ldr	r2, [r3, #12]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800278e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f000 fe09 	bl	80033a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	691a      	ldr	r2, [r3, #16]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80027a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	695a      	ldr	r2, [r3, #20]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80027b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	68da      	ldr	r2, [r3, #12]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80027c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2220      	movs	r2, #32
 80027d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2220      	movs	r2, #32
 80027d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08a      	sub	sp, #40	@ 0x28
 80027f0:	af02      	add	r7, sp, #8
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	603b      	str	r3, [r7, #0]
 80027f8:	4613      	mov	r3, r2
 80027fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b20      	cmp	r3, #32
 800280a:	d175      	bne.n	80028f8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d002      	beq.n	8002818 <HAL_UART_Transmit+0x2c>
 8002812:	88fb      	ldrh	r3, [r7, #6]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d101      	bne.n	800281c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e06e      	b.n	80028fa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2200      	movs	r2, #0
 8002820:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2221      	movs	r2, #33	@ 0x21
 8002826:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800282a:	f7fe fbab 	bl	8000f84 <HAL_GetTick>
 800282e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	88fa      	ldrh	r2, [r7, #6]
 8002834:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	88fa      	ldrh	r2, [r7, #6]
 800283a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002844:	d108      	bne.n	8002858 <HAL_UART_Transmit+0x6c>
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d104      	bne.n	8002858 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	61bb      	str	r3, [r7, #24]
 8002856:	e003      	b.n	8002860 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800285c:	2300      	movs	r3, #0
 800285e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002860:	e02e      	b.n	80028c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	9300      	str	r3, [sp, #0]
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	2200      	movs	r2, #0
 800286a:	2180      	movs	r1, #128	@ 0x80
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fb6d 	bl	8002f4c <UART_WaitOnFlagUntilTimeout>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2220      	movs	r2, #32
 800287c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e03a      	b.n	80028fa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10b      	bne.n	80028a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	881b      	ldrh	r3, [r3, #0]
 800288e:	461a      	mov	r2, r3
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002898:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	3302      	adds	r3, #2
 800289e:	61bb      	str	r3, [r7, #24]
 80028a0:	e007      	b.n	80028b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	781a      	ldrb	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	3301      	adds	r3, #1
 80028b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	3b01      	subs	r3, #1
 80028ba:	b29a      	uxth	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1cb      	bne.n	8002862 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	2200      	movs	r2, #0
 80028d2:	2140      	movs	r1, #64	@ 0x40
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f000 fb39 	bl	8002f4c <UART_WaitOnFlagUntilTimeout>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d005      	beq.n	80028ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2220      	movs	r2, #32
 80028e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e006      	b.n	80028fa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2220      	movs	r2, #32
 80028f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80028f4:	2300      	movs	r3, #0
 80028f6:	e000      	b.n	80028fa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80028f8:	2302      	movs	r3, #2
  }
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3720      	adds	r7, #32
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b08c      	sub	sp, #48	@ 0x30
 8002906:	af00      	add	r7, sp, #0
 8002908:	60f8      	str	r0, [r7, #12]
 800290a:	60b9      	str	r1, [r7, #8]
 800290c:	4613      	mov	r3, r2
 800290e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002916:	b2db      	uxtb	r3, r3
 8002918:	2b20      	cmp	r3, #32
 800291a:	d14a      	bne.n	80029b2 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d002      	beq.n	8002928 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e043      	b.n	80029b4 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2201      	movs	r2, #1
 8002930:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8002938:	88fb      	ldrh	r3, [r7, #6]
 800293a:	461a      	mov	r2, r3
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	68f8      	ldr	r0, [r7, #12]
 8002940:	f000 fb5d 	bl	8002ffe <UART_Start_Receive_IT>
 8002944:	4603      	mov	r3, r0
 8002946:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800294a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800294e:	2b00      	cmp	r3, #0
 8002950:	d12c      	bne.n	80029ac <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	2b01      	cmp	r3, #1
 8002958:	d125      	bne.n	80029a6 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800295a:	2300      	movs	r3, #0
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	613b      	str	r3, [r7, #16]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	613b      	str	r3, [r7, #16]
 800296e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	330c      	adds	r3, #12
 8002976:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	e853 3f00 	ldrex	r3, [r3]
 800297e:	617b      	str	r3, [r7, #20]
   return(result);
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	f043 0310 	orr.w	r3, r3, #16
 8002986:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	330c      	adds	r3, #12
 800298e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002990:	627a      	str	r2, [r7, #36]	@ 0x24
 8002992:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002994:	6a39      	ldr	r1, [r7, #32]
 8002996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002998:	e841 2300 	strex	r3, r2, [r1]
 800299c:	61fb      	str	r3, [r7, #28]
   return(result);
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1e5      	bne.n	8002970 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 80029a4:	e002      	b.n	80029ac <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80029ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80029b0:	e000      	b.n	80029b4 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80029b2:	2302      	movs	r3, #2
  }
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3730      	adds	r7, #48	@ 0x30
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b0ba      	sub	sp, #232	@ 0xe8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	695b      	ldr	r3, [r3, #20]
 80029de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80029e8:	2300      	movs	r3, #0
 80029ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80029ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029f2:	f003 030f 	and.w	r3, r3, #15
 80029f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80029fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10f      	bne.n	8002a22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a06:	f003 0320 	and.w	r3, r3, #32
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d009      	beq.n	8002a22 <HAL_UART_IRQHandler+0x66>
 8002a0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a12:	f003 0320 	and.w	r3, r3, #32
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 fc05 	bl	800322a <UART_Receive_IT>
      return;
 8002a20:	e273      	b.n	8002f0a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002a22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f000 80de 	beq.w	8002be8 <HAL_UART_IRQHandler+0x22c>
 8002a2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d106      	bne.n	8002a46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a3c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 80d1 	beq.w	8002be8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00b      	beq.n	8002a6a <HAL_UART_IRQHandler+0xae>
 8002a52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d005      	beq.n	8002a6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a62:	f043 0201 	orr.w	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a6e:	f003 0304 	and.w	r3, r3, #4
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00b      	beq.n	8002a8e <HAL_UART_IRQHandler+0xd2>
 8002a76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d005      	beq.n	8002a8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a86:	f043 0202 	orr.w	r2, r3, #2
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00b      	beq.n	8002ab2 <HAL_UART_IRQHandler+0xf6>
 8002a9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d005      	beq.n	8002ab2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aaa:	f043 0204 	orr.w	r2, r3, #4
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002ab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ab6:	f003 0308 	and.w	r3, r3, #8
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d011      	beq.n	8002ae2 <HAL_UART_IRQHandler+0x126>
 8002abe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ac2:	f003 0320 	and.w	r3, r3, #32
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d105      	bne.n	8002ad6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002aca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d005      	beq.n	8002ae2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ada:	f043 0208 	orr.w	r2, r3, #8
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 820a 	beq.w	8002f00 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002af0:	f003 0320 	and.w	r3, r3, #32
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d008      	beq.n	8002b0a <HAL_UART_IRQHandler+0x14e>
 8002af8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002afc:	f003 0320 	and.w	r3, r3, #32
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d002      	beq.n	8002b0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 fb90 	bl	800322a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b14:	2b40      	cmp	r3, #64	@ 0x40
 8002b16:	bf0c      	ite	eq
 8002b18:	2301      	moveq	r3, #1
 8002b1a:	2300      	movne	r3, #0
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b26:	f003 0308 	and.w	r3, r3, #8
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d103      	bne.n	8002b36 <HAL_UART_IRQHandler+0x17a>
 8002b2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d04f      	beq.n	8002bd6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 fa9b 	bl	8003072 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b46:	2b40      	cmp	r3, #64	@ 0x40
 8002b48:	d141      	bne.n	8002bce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	3314      	adds	r3, #20
 8002b50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b58:	e853 3f00 	ldrex	r3, [r3]
 8002b5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002b60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	3314      	adds	r3, #20
 8002b72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002b76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002b7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002b82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002b86:	e841 2300 	strex	r3, r2, [r1]
 8002b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002b8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1d9      	bne.n	8002b4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d013      	beq.n	8002bc6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ba2:	4a8a      	ldr	r2, [pc, #552]	@ (8002dcc <HAL_UART_IRQHandler+0x410>)
 8002ba4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe fb48 	bl	8001240 <HAL_DMA_Abort_IT>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d016      	beq.n	8002be4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002bc0:	4610      	mov	r0, r2
 8002bc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bc4:	e00e      	b.n	8002be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 f9b6 	bl	8002f38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bcc:	e00a      	b.n	8002be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f9b2 	bl	8002f38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bd4:	e006      	b.n	8002be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 f9ae 	bl	8002f38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002be2:	e18d      	b.n	8002f00 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002be4:	bf00      	nop
    return;
 8002be6:	e18b      	b.n	8002f00 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	f040 8167 	bne.w	8002ec0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002bf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bf6:	f003 0310 	and.w	r3, r3, #16
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 8160 	beq.w	8002ec0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c04:	f003 0310 	and.w	r3, r3, #16
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 8159 	beq.w	8002ec0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60bb      	str	r3, [r7, #8]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	60bb      	str	r3, [r7, #8]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	60bb      	str	r3, [r7, #8]
 8002c22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c2e:	2b40      	cmp	r3, #64	@ 0x40
 8002c30:	f040 80ce 	bne.w	8002dd0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002c40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 80a9 	beq.w	8002d9c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002c4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002c52:	429a      	cmp	r2, r3
 8002c54:	f080 80a2 	bcs.w	8002d9c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002c5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c6a:	f000 8088 	beq.w	8002d7e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	330c      	adds	r3, #12
 8002c74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c7c:	e853 3f00 	ldrex	r3, [r3]
 8002c80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002c84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	330c      	adds	r3, #12
 8002c96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002c9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002c9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002ca6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002caa:	e841 2300 	strex	r3, r2, [r1]
 8002cae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002cb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1d9      	bne.n	8002c6e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	3314      	adds	r3, #20
 8002cc0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cc4:	e853 3f00 	ldrex	r3, [r3]
 8002cc8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002cca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ccc:	f023 0301 	bic.w	r3, r3, #1
 8002cd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	3314      	adds	r3, #20
 8002cda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002cde:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002ce2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ce4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002ce6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002cea:	e841 2300 	strex	r3, r2, [r1]
 8002cee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002cf0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1e1      	bne.n	8002cba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	3314      	adds	r3, #20
 8002cfc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d00:	e853 3f00 	ldrex	r3, [r3]
 8002d04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002d06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	3314      	adds	r3, #20
 8002d16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002d1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002d20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002d22:	e841 2300 	strex	r3, r2, [r1]
 8002d26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002d28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1e3      	bne.n	8002cf6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2220      	movs	r2, #32
 8002d32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	330c      	adds	r3, #12
 8002d42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d46:	e853 3f00 	ldrex	r3, [r3]
 8002d4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002d4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d4e:	f023 0310 	bic.w	r3, r3, #16
 8002d52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	330c      	adds	r3, #12
 8002d5c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002d60:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002d62:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002d66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d68:	e841 2300 	strex	r3, r2, [r1]
 8002d6c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002d6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d1e3      	bne.n	8002d3c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7fe f9f1 	bl	8001160 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2202      	movs	r2, #2
 8002d82:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	4619      	mov	r1, r3
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f7fd fbd1 	bl	800053c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002d9a:	e0b3      	b.n	8002f04 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002da0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002da4:	429a      	cmp	r2, r3
 8002da6:	f040 80ad 	bne.w	8002f04 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002db4:	f040 80a6 	bne.w	8002f04 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2202      	movs	r2, #2
 8002dbc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7fd fbb9 	bl	800053c <HAL_UARTEx_RxEventCallback>
      return;
 8002dca:	e09b      	b.n	8002f04 <HAL_UART_IRQHandler+0x548>
 8002dcc:	08003139 	.word	0x08003139
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 808e 	beq.w	8002f08 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8002dec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f000 8089 	beq.w	8002f08 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	330c      	adds	r3, #12
 8002dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e00:	e853 3f00 	ldrex	r3, [r3]
 8002e04:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e0c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	330c      	adds	r3, #12
 8002e16:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002e1a:	647a      	str	r2, [r7, #68]	@ 0x44
 8002e1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002e20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e22:	e841 2300 	strex	r3, r2, [r1]
 8002e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002e28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1e3      	bne.n	8002df6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	3314      	adds	r3, #20
 8002e34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e38:	e853 3f00 	ldrex	r3, [r3]
 8002e3c:	623b      	str	r3, [r7, #32]
   return(result);
 8002e3e:	6a3b      	ldr	r3, [r7, #32]
 8002e40:	f023 0301 	bic.w	r3, r3, #1
 8002e44:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	3314      	adds	r3, #20
 8002e4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002e52:	633a      	str	r2, [r7, #48]	@ 0x30
 8002e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e5a:	e841 2300 	strex	r3, r2, [r1]
 8002e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1e3      	bne.n	8002e2e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2220      	movs	r2, #32
 8002e6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	330c      	adds	r3, #12
 8002e7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	e853 3f00 	ldrex	r3, [r3]
 8002e82:	60fb      	str	r3, [r7, #12]
   return(result);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f023 0310 	bic.w	r3, r3, #16
 8002e8a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	330c      	adds	r3, #12
 8002e94:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002e98:	61fa      	str	r2, [r7, #28]
 8002e9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e9c:	69b9      	ldr	r1, [r7, #24]
 8002e9e:	69fa      	ldr	r2, [r7, #28]
 8002ea0:	e841 2300 	strex	r3, r2, [r1]
 8002ea4:	617b      	str	r3, [r7, #20]
   return(result);
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1e3      	bne.n	8002e74 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2202      	movs	r2, #2
 8002eb0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002eb2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f7fd fb3f 	bl	800053c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ebe:	e023      	b.n	8002f08 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d009      	beq.n	8002ee0 <HAL_UART_IRQHandler+0x524>
 8002ecc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ed0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d003      	beq.n	8002ee0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f000 f93e 	bl	800315a <UART_Transmit_IT>
    return;
 8002ede:	e014      	b.n	8002f0a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002ee0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00e      	beq.n	8002f0a <HAL_UART_IRQHandler+0x54e>
 8002eec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ef0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d008      	beq.n	8002f0a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f000 f97e 	bl	80031fa <UART_EndTransmit_IT>
    return;
 8002efe:	e004      	b.n	8002f0a <HAL_UART_IRQHandler+0x54e>
    return;
 8002f00:	bf00      	nop
 8002f02:	e002      	b.n	8002f0a <HAL_UART_IRQHandler+0x54e>
      return;
 8002f04:	bf00      	nop
 8002f06:	e000      	b.n	8002f0a <HAL_UART_IRQHandler+0x54e>
      return;
 8002f08:	bf00      	nop
  }
}
 8002f0a:	37e8      	adds	r7, #232	@ 0xe8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	603b      	str	r3, [r7, #0]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f5c:	e03b      	b.n	8002fd6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f5e:	6a3b      	ldr	r3, [r7, #32]
 8002f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f64:	d037      	beq.n	8002fd6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f66:	f7fe f80d 	bl	8000f84 <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	6a3a      	ldr	r2, [r7, #32]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d302      	bcc.n	8002f7c <UART_WaitOnFlagUntilTimeout+0x30>
 8002f76:	6a3b      	ldr	r3, [r7, #32]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d101      	bne.n	8002f80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e03a      	b.n	8002ff6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	f003 0304 	and.w	r3, r3, #4
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d023      	beq.n	8002fd6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	2b80      	cmp	r3, #128	@ 0x80
 8002f92:	d020      	beq.n	8002fd6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	2b40      	cmp	r3, #64	@ 0x40
 8002f98:	d01d      	beq.n	8002fd6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0308 	and.w	r3, r3, #8
 8002fa4:	2b08      	cmp	r3, #8
 8002fa6:	d116      	bne.n	8002fd6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002fa8:	2300      	movs	r3, #0
 8002faa:	617b      	str	r3, [r7, #20]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	617b      	str	r3, [r7, #20]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	617b      	str	r3, [r7, #20]
 8002fbc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f000 f857 	bl	8003072 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2208      	movs	r2, #8
 8002fc8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e00f      	b.n	8002ff6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	68ba      	ldr	r2, [r7, #8]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	bf0c      	ite	eq
 8002fe6:	2301      	moveq	r3, #1
 8002fe8:	2300      	movne	r3, #0
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	461a      	mov	r2, r3
 8002fee:	79fb      	ldrb	r3, [r7, #7]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d0b4      	beq.n	8002f5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3718      	adds	r7, #24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b085      	sub	sp, #20
 8003002:	af00      	add	r7, sp, #0
 8003004:	60f8      	str	r0, [r7, #12]
 8003006:	60b9      	str	r1, [r7, #8]
 8003008:	4613      	mov	r3, r2
 800300a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	68ba      	ldr	r2, [r7, #8]
 8003010:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	88fa      	ldrh	r2, [r7, #6]
 8003016:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	88fa      	ldrh	r2, [r7, #6]
 800301c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2200      	movs	r2, #0
 8003022:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2222      	movs	r2, #34	@ 0x22
 8003028:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d007      	beq.n	8003044 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68da      	ldr	r2, [r3, #12]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003042:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	695a      	ldr	r2, [r3, #20]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 0201 	orr.w	r2, r2, #1
 8003052:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68da      	ldr	r2, [r3, #12]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f042 0220 	orr.w	r2, r2, #32
 8003062:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3714      	adds	r7, #20
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr

08003072 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003072:	b480      	push	{r7}
 8003074:	b095      	sub	sp, #84	@ 0x54
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	330c      	adds	r3, #12
 8003080:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003084:	e853 3f00 	ldrex	r3, [r3]
 8003088:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800308a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800308c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003090:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	330c      	adds	r3, #12
 8003098:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800309a:	643a      	str	r2, [r7, #64]	@ 0x40
 800309c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800309e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80030a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030a2:	e841 2300 	strex	r3, r2, [r1]
 80030a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80030a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1e5      	bne.n	800307a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	3314      	adds	r3, #20
 80030b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b6:	6a3b      	ldr	r3, [r7, #32]
 80030b8:	e853 3f00 	ldrex	r3, [r3]
 80030bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	f023 0301 	bic.w	r3, r3, #1
 80030c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	3314      	adds	r3, #20
 80030cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80030ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030d6:	e841 2300 	strex	r3, r2, [r1]
 80030da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80030dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1e5      	bne.n	80030ae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d119      	bne.n	800311e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	330c      	adds	r3, #12
 80030f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	e853 3f00 	ldrex	r3, [r3]
 80030f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	f023 0310 	bic.w	r3, r3, #16
 8003100:	647b      	str	r3, [r7, #68]	@ 0x44
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	330c      	adds	r3, #12
 8003108:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800310a:	61ba      	str	r2, [r7, #24]
 800310c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800310e:	6979      	ldr	r1, [r7, #20]
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	e841 2300 	strex	r3, r2, [r1]
 8003116:	613b      	str	r3, [r7, #16]
   return(result);
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1e5      	bne.n	80030ea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2220      	movs	r2, #32
 8003122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800312c:	bf00      	nop
 800312e:	3754      	adds	r7, #84	@ 0x54
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003144:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2200      	movs	r2, #0
 800314a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f7ff fef3 	bl	8002f38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003152:	bf00      	nop
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}

0800315a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800315a:	b480      	push	{r7}
 800315c:	b085      	sub	sp, #20
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b21      	cmp	r3, #33	@ 0x21
 800316c:	d13e      	bne.n	80031ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003176:	d114      	bne.n	80031a2 <UART_Transmit_IT+0x48>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d110      	bne.n	80031a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	881b      	ldrh	r3, [r3, #0]
 800318a:	461a      	mov	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003194:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	1c9a      	adds	r2, r3, #2
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	621a      	str	r2, [r3, #32]
 80031a0:	e008      	b.n	80031b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	1c59      	adds	r1, r3, #1
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	6211      	str	r1, [r2, #32]
 80031ac:	781a      	ldrb	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	3b01      	subs	r3, #1
 80031bc:	b29b      	uxth	r3, r3
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	4619      	mov	r1, r3
 80031c2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d10f      	bne.n	80031e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68da      	ldr	r2, [r3, #12]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68da      	ldr	r2, [r3, #12]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80031e8:	2300      	movs	r3, #0
 80031ea:	e000      	b.n	80031ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80031ec:	2302      	movs	r3, #2
  }
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr

080031fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b082      	sub	sp, #8
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68da      	ldr	r2, [r3, #12]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003210:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2220      	movs	r2, #32
 8003216:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f7ff fe78 	bl	8002f10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}

0800322a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800322a:	b580      	push	{r7, lr}
 800322c:	b08c      	sub	sp, #48	@ 0x30
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003232:	2300      	movs	r3, #0
 8003234:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003236:	2300      	movs	r3, #0
 8003238:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b22      	cmp	r3, #34	@ 0x22
 8003244:	f040 80aa 	bne.w	800339c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003250:	d115      	bne.n	800327e <UART_Receive_IT+0x54>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d111      	bne.n	800327e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800325e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	b29b      	uxth	r3, r3
 8003268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800326c:	b29a      	uxth	r2, r3
 800326e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003270:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003276:	1c9a      	adds	r2, r3, #2
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	629a      	str	r2, [r3, #40]	@ 0x28
 800327c:	e024      	b.n	80032c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003282:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800328c:	d007      	beq.n	800329e <UART_Receive_IT+0x74>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d10a      	bne.n	80032ac <UART_Receive_IT+0x82>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d106      	bne.n	80032ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	b2da      	uxtb	r2, r3
 80032a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032a8:	701a      	strb	r2, [r3, #0]
 80032aa:	e008      	b.n	80032be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032b8:	b2da      	uxtb	r2, r3
 80032ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	3b01      	subs	r3, #1
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	4619      	mov	r1, r3
 80032d6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d15d      	bne.n	8003398 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68da      	ldr	r2, [r3, #12]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f022 0220 	bic.w	r2, r2, #32
 80032ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68da      	ldr	r2, [r3, #12]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	695a      	ldr	r2, [r3, #20]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0201 	bic.w	r2, r2, #1
 800330a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2220      	movs	r2, #32
 8003310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331e:	2b01      	cmp	r3, #1
 8003320:	d135      	bne.n	800338e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	330c      	adds	r3, #12
 800332e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	e853 3f00 	ldrex	r3, [r3]
 8003336:	613b      	str	r3, [r7, #16]
   return(result);
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	f023 0310 	bic.w	r3, r3, #16
 800333e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	330c      	adds	r3, #12
 8003346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003348:	623a      	str	r2, [r7, #32]
 800334a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800334c:	69f9      	ldr	r1, [r7, #28]
 800334e:	6a3a      	ldr	r2, [r7, #32]
 8003350:	e841 2300 	strex	r3, r2, [r1]
 8003354:	61bb      	str	r3, [r7, #24]
   return(result);
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d1e5      	bne.n	8003328 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0310 	and.w	r3, r3, #16
 8003366:	2b10      	cmp	r3, #16
 8003368:	d10a      	bne.n	8003380 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800336a:	2300      	movs	r3, #0
 800336c:	60fb      	str	r3, [r7, #12]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	60fb      	str	r3, [r7, #12]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	60fb      	str	r3, [r7, #12]
 800337e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003384:	4619      	mov	r1, r3
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f7fd f8d8 	bl	800053c <HAL_UARTEx_RxEventCallback>
 800338c:	e002      	b.n	8003394 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7ff fdc8 	bl	8002f24 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003394:	2300      	movs	r3, #0
 8003396:	e002      	b.n	800339e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003398:	2300      	movs	r3, #0
 800339a:	e000      	b.n	800339e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800339c:	2302      	movs	r3, #2
  }
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3730      	adds	r7, #48	@ 0x30
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033ac:	b0c0      	sub	sp, #256	@ 0x100
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	691b      	ldr	r3, [r3, #16]
 80033bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80033c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c4:	68d9      	ldr	r1, [r3, #12]
 80033c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	ea40 0301 	orr.w	r3, r0, r1
 80033d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	431a      	orrs	r2, r3
 80033e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	431a      	orrs	r2, r3
 80033e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ec:	69db      	ldr	r3, [r3, #28]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80033f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003400:	f021 010c 	bic.w	r1, r1, #12
 8003404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800340e:	430b      	orrs	r3, r1
 8003410:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800341e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003422:	6999      	ldr	r1, [r3, #24]
 8003424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	ea40 0301 	orr.w	r3, r0, r1
 800342e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	4b8f      	ldr	r3, [pc, #572]	@ (8003674 <UART_SetConfig+0x2cc>)
 8003438:	429a      	cmp	r2, r3
 800343a:	d005      	beq.n	8003448 <UART_SetConfig+0xa0>
 800343c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	4b8d      	ldr	r3, [pc, #564]	@ (8003678 <UART_SetConfig+0x2d0>)
 8003444:	429a      	cmp	r2, r3
 8003446:	d104      	bne.n	8003452 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003448:	f7fe f9d0 	bl	80017ec <HAL_RCC_GetPCLK2Freq>
 800344c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003450:	e003      	b.n	800345a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003452:	f7fe f9b7 	bl	80017c4 <HAL_RCC_GetPCLK1Freq>
 8003456:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800345a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800345e:	69db      	ldr	r3, [r3, #28]
 8003460:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003464:	f040 810c 	bne.w	8003680 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003468:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800346c:	2200      	movs	r2, #0
 800346e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003472:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003476:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800347a:	4622      	mov	r2, r4
 800347c:	462b      	mov	r3, r5
 800347e:	1891      	adds	r1, r2, r2
 8003480:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003482:	415b      	adcs	r3, r3
 8003484:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003486:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800348a:	4621      	mov	r1, r4
 800348c:	eb12 0801 	adds.w	r8, r2, r1
 8003490:	4629      	mov	r1, r5
 8003492:	eb43 0901 	adc.w	r9, r3, r1
 8003496:	f04f 0200 	mov.w	r2, #0
 800349a:	f04f 0300 	mov.w	r3, #0
 800349e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034aa:	4690      	mov	r8, r2
 80034ac:	4699      	mov	r9, r3
 80034ae:	4623      	mov	r3, r4
 80034b0:	eb18 0303 	adds.w	r3, r8, r3
 80034b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80034b8:	462b      	mov	r3, r5
 80034ba:	eb49 0303 	adc.w	r3, r9, r3
 80034be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80034c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80034ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80034d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80034d6:	460b      	mov	r3, r1
 80034d8:	18db      	adds	r3, r3, r3
 80034da:	653b      	str	r3, [r7, #80]	@ 0x50
 80034dc:	4613      	mov	r3, r2
 80034de:	eb42 0303 	adc.w	r3, r2, r3
 80034e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80034e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80034e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80034ec:	f7fc fe90 	bl	8000210 <__aeabi_uldivmod>
 80034f0:	4602      	mov	r2, r0
 80034f2:	460b      	mov	r3, r1
 80034f4:	4b61      	ldr	r3, [pc, #388]	@ (800367c <UART_SetConfig+0x2d4>)
 80034f6:	fba3 2302 	umull	r2, r3, r3, r2
 80034fa:	095b      	lsrs	r3, r3, #5
 80034fc:	011c      	lsls	r4, r3, #4
 80034fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003502:	2200      	movs	r2, #0
 8003504:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003508:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800350c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003510:	4642      	mov	r2, r8
 8003512:	464b      	mov	r3, r9
 8003514:	1891      	adds	r1, r2, r2
 8003516:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003518:	415b      	adcs	r3, r3
 800351a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800351c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003520:	4641      	mov	r1, r8
 8003522:	eb12 0a01 	adds.w	sl, r2, r1
 8003526:	4649      	mov	r1, r9
 8003528:	eb43 0b01 	adc.w	fp, r3, r1
 800352c:	f04f 0200 	mov.w	r2, #0
 8003530:	f04f 0300 	mov.w	r3, #0
 8003534:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003538:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800353c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003540:	4692      	mov	sl, r2
 8003542:	469b      	mov	fp, r3
 8003544:	4643      	mov	r3, r8
 8003546:	eb1a 0303 	adds.w	r3, sl, r3
 800354a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800354e:	464b      	mov	r3, r9
 8003550:	eb4b 0303 	adc.w	r3, fp, r3
 8003554:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003564:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003568:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800356c:	460b      	mov	r3, r1
 800356e:	18db      	adds	r3, r3, r3
 8003570:	643b      	str	r3, [r7, #64]	@ 0x40
 8003572:	4613      	mov	r3, r2
 8003574:	eb42 0303 	adc.w	r3, r2, r3
 8003578:	647b      	str	r3, [r7, #68]	@ 0x44
 800357a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800357e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003582:	f7fc fe45 	bl	8000210 <__aeabi_uldivmod>
 8003586:	4602      	mov	r2, r0
 8003588:	460b      	mov	r3, r1
 800358a:	4611      	mov	r1, r2
 800358c:	4b3b      	ldr	r3, [pc, #236]	@ (800367c <UART_SetConfig+0x2d4>)
 800358e:	fba3 2301 	umull	r2, r3, r3, r1
 8003592:	095b      	lsrs	r3, r3, #5
 8003594:	2264      	movs	r2, #100	@ 0x64
 8003596:	fb02 f303 	mul.w	r3, r2, r3
 800359a:	1acb      	subs	r3, r1, r3
 800359c:	00db      	lsls	r3, r3, #3
 800359e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80035a2:	4b36      	ldr	r3, [pc, #216]	@ (800367c <UART_SetConfig+0x2d4>)
 80035a4:	fba3 2302 	umull	r2, r3, r3, r2
 80035a8:	095b      	lsrs	r3, r3, #5
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80035b0:	441c      	add	r4, r3
 80035b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035b6:	2200      	movs	r2, #0
 80035b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80035bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80035c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80035c4:	4642      	mov	r2, r8
 80035c6:	464b      	mov	r3, r9
 80035c8:	1891      	adds	r1, r2, r2
 80035ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80035cc:	415b      	adcs	r3, r3
 80035ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80035d4:	4641      	mov	r1, r8
 80035d6:	1851      	adds	r1, r2, r1
 80035d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80035da:	4649      	mov	r1, r9
 80035dc:	414b      	adcs	r3, r1
 80035de:	637b      	str	r3, [r7, #52]	@ 0x34
 80035e0:	f04f 0200 	mov.w	r2, #0
 80035e4:	f04f 0300 	mov.w	r3, #0
 80035e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80035ec:	4659      	mov	r1, fp
 80035ee:	00cb      	lsls	r3, r1, #3
 80035f0:	4651      	mov	r1, sl
 80035f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035f6:	4651      	mov	r1, sl
 80035f8:	00ca      	lsls	r2, r1, #3
 80035fa:	4610      	mov	r0, r2
 80035fc:	4619      	mov	r1, r3
 80035fe:	4603      	mov	r3, r0
 8003600:	4642      	mov	r2, r8
 8003602:	189b      	adds	r3, r3, r2
 8003604:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003608:	464b      	mov	r3, r9
 800360a:	460a      	mov	r2, r1
 800360c:	eb42 0303 	adc.w	r3, r2, r3
 8003610:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003620:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003624:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003628:	460b      	mov	r3, r1
 800362a:	18db      	adds	r3, r3, r3
 800362c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800362e:	4613      	mov	r3, r2
 8003630:	eb42 0303 	adc.w	r3, r2, r3
 8003634:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003636:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800363a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800363e:	f7fc fde7 	bl	8000210 <__aeabi_uldivmod>
 8003642:	4602      	mov	r2, r0
 8003644:	460b      	mov	r3, r1
 8003646:	4b0d      	ldr	r3, [pc, #52]	@ (800367c <UART_SetConfig+0x2d4>)
 8003648:	fba3 1302 	umull	r1, r3, r3, r2
 800364c:	095b      	lsrs	r3, r3, #5
 800364e:	2164      	movs	r1, #100	@ 0x64
 8003650:	fb01 f303 	mul.w	r3, r1, r3
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	3332      	adds	r3, #50	@ 0x32
 800365a:	4a08      	ldr	r2, [pc, #32]	@ (800367c <UART_SetConfig+0x2d4>)
 800365c:	fba2 2303 	umull	r2, r3, r2, r3
 8003660:	095b      	lsrs	r3, r3, #5
 8003662:	f003 0207 	and.w	r2, r3, #7
 8003666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4422      	add	r2, r4
 800366e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003670:	e106      	b.n	8003880 <UART_SetConfig+0x4d8>
 8003672:	bf00      	nop
 8003674:	40011000 	.word	0x40011000
 8003678:	40011400 	.word	0x40011400
 800367c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003680:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003684:	2200      	movs	r2, #0
 8003686:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800368a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800368e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003692:	4642      	mov	r2, r8
 8003694:	464b      	mov	r3, r9
 8003696:	1891      	adds	r1, r2, r2
 8003698:	6239      	str	r1, [r7, #32]
 800369a:	415b      	adcs	r3, r3
 800369c:	627b      	str	r3, [r7, #36]	@ 0x24
 800369e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80036a2:	4641      	mov	r1, r8
 80036a4:	1854      	adds	r4, r2, r1
 80036a6:	4649      	mov	r1, r9
 80036a8:	eb43 0501 	adc.w	r5, r3, r1
 80036ac:	f04f 0200 	mov.w	r2, #0
 80036b0:	f04f 0300 	mov.w	r3, #0
 80036b4:	00eb      	lsls	r3, r5, #3
 80036b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036ba:	00e2      	lsls	r2, r4, #3
 80036bc:	4614      	mov	r4, r2
 80036be:	461d      	mov	r5, r3
 80036c0:	4643      	mov	r3, r8
 80036c2:	18e3      	adds	r3, r4, r3
 80036c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80036c8:	464b      	mov	r3, r9
 80036ca:	eb45 0303 	adc.w	r3, r5, r3
 80036ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80036d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80036de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80036e2:	f04f 0200 	mov.w	r2, #0
 80036e6:	f04f 0300 	mov.w	r3, #0
 80036ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80036ee:	4629      	mov	r1, r5
 80036f0:	008b      	lsls	r3, r1, #2
 80036f2:	4621      	mov	r1, r4
 80036f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036f8:	4621      	mov	r1, r4
 80036fa:	008a      	lsls	r2, r1, #2
 80036fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003700:	f7fc fd86 	bl	8000210 <__aeabi_uldivmod>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	4b60      	ldr	r3, [pc, #384]	@ (800388c <UART_SetConfig+0x4e4>)
 800370a:	fba3 2302 	umull	r2, r3, r3, r2
 800370e:	095b      	lsrs	r3, r3, #5
 8003710:	011c      	lsls	r4, r3, #4
 8003712:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003716:	2200      	movs	r2, #0
 8003718:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800371c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003720:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003724:	4642      	mov	r2, r8
 8003726:	464b      	mov	r3, r9
 8003728:	1891      	adds	r1, r2, r2
 800372a:	61b9      	str	r1, [r7, #24]
 800372c:	415b      	adcs	r3, r3
 800372e:	61fb      	str	r3, [r7, #28]
 8003730:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003734:	4641      	mov	r1, r8
 8003736:	1851      	adds	r1, r2, r1
 8003738:	6139      	str	r1, [r7, #16]
 800373a:	4649      	mov	r1, r9
 800373c:	414b      	adcs	r3, r1
 800373e:	617b      	str	r3, [r7, #20]
 8003740:	f04f 0200 	mov.w	r2, #0
 8003744:	f04f 0300 	mov.w	r3, #0
 8003748:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800374c:	4659      	mov	r1, fp
 800374e:	00cb      	lsls	r3, r1, #3
 8003750:	4651      	mov	r1, sl
 8003752:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003756:	4651      	mov	r1, sl
 8003758:	00ca      	lsls	r2, r1, #3
 800375a:	4610      	mov	r0, r2
 800375c:	4619      	mov	r1, r3
 800375e:	4603      	mov	r3, r0
 8003760:	4642      	mov	r2, r8
 8003762:	189b      	adds	r3, r3, r2
 8003764:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003768:	464b      	mov	r3, r9
 800376a:	460a      	mov	r2, r1
 800376c:	eb42 0303 	adc.w	r3, r2, r3
 8003770:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800377e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003780:	f04f 0200 	mov.w	r2, #0
 8003784:	f04f 0300 	mov.w	r3, #0
 8003788:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800378c:	4649      	mov	r1, r9
 800378e:	008b      	lsls	r3, r1, #2
 8003790:	4641      	mov	r1, r8
 8003792:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003796:	4641      	mov	r1, r8
 8003798:	008a      	lsls	r2, r1, #2
 800379a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800379e:	f7fc fd37 	bl	8000210 <__aeabi_uldivmod>
 80037a2:	4602      	mov	r2, r0
 80037a4:	460b      	mov	r3, r1
 80037a6:	4611      	mov	r1, r2
 80037a8:	4b38      	ldr	r3, [pc, #224]	@ (800388c <UART_SetConfig+0x4e4>)
 80037aa:	fba3 2301 	umull	r2, r3, r3, r1
 80037ae:	095b      	lsrs	r3, r3, #5
 80037b0:	2264      	movs	r2, #100	@ 0x64
 80037b2:	fb02 f303 	mul.w	r3, r2, r3
 80037b6:	1acb      	subs	r3, r1, r3
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	3332      	adds	r3, #50	@ 0x32
 80037bc:	4a33      	ldr	r2, [pc, #204]	@ (800388c <UART_SetConfig+0x4e4>)
 80037be:	fba2 2303 	umull	r2, r3, r2, r3
 80037c2:	095b      	lsrs	r3, r3, #5
 80037c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037c8:	441c      	add	r4, r3
 80037ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037ce:	2200      	movs	r2, #0
 80037d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80037d2:	677a      	str	r2, [r7, #116]	@ 0x74
 80037d4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80037d8:	4642      	mov	r2, r8
 80037da:	464b      	mov	r3, r9
 80037dc:	1891      	adds	r1, r2, r2
 80037de:	60b9      	str	r1, [r7, #8]
 80037e0:	415b      	adcs	r3, r3
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037e8:	4641      	mov	r1, r8
 80037ea:	1851      	adds	r1, r2, r1
 80037ec:	6039      	str	r1, [r7, #0]
 80037ee:	4649      	mov	r1, r9
 80037f0:	414b      	adcs	r3, r1
 80037f2:	607b      	str	r3, [r7, #4]
 80037f4:	f04f 0200 	mov.w	r2, #0
 80037f8:	f04f 0300 	mov.w	r3, #0
 80037fc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003800:	4659      	mov	r1, fp
 8003802:	00cb      	lsls	r3, r1, #3
 8003804:	4651      	mov	r1, sl
 8003806:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800380a:	4651      	mov	r1, sl
 800380c:	00ca      	lsls	r2, r1, #3
 800380e:	4610      	mov	r0, r2
 8003810:	4619      	mov	r1, r3
 8003812:	4603      	mov	r3, r0
 8003814:	4642      	mov	r2, r8
 8003816:	189b      	adds	r3, r3, r2
 8003818:	66bb      	str	r3, [r7, #104]	@ 0x68
 800381a:	464b      	mov	r3, r9
 800381c:	460a      	mov	r2, r1
 800381e:	eb42 0303 	adc.w	r3, r2, r3
 8003822:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	663b      	str	r3, [r7, #96]	@ 0x60
 800382e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003830:	f04f 0200 	mov.w	r2, #0
 8003834:	f04f 0300 	mov.w	r3, #0
 8003838:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800383c:	4649      	mov	r1, r9
 800383e:	008b      	lsls	r3, r1, #2
 8003840:	4641      	mov	r1, r8
 8003842:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003846:	4641      	mov	r1, r8
 8003848:	008a      	lsls	r2, r1, #2
 800384a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800384e:	f7fc fcdf 	bl	8000210 <__aeabi_uldivmod>
 8003852:	4602      	mov	r2, r0
 8003854:	460b      	mov	r3, r1
 8003856:	4b0d      	ldr	r3, [pc, #52]	@ (800388c <UART_SetConfig+0x4e4>)
 8003858:	fba3 1302 	umull	r1, r3, r3, r2
 800385c:	095b      	lsrs	r3, r3, #5
 800385e:	2164      	movs	r1, #100	@ 0x64
 8003860:	fb01 f303 	mul.w	r3, r1, r3
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	011b      	lsls	r3, r3, #4
 8003868:	3332      	adds	r3, #50	@ 0x32
 800386a:	4a08      	ldr	r2, [pc, #32]	@ (800388c <UART_SetConfig+0x4e4>)
 800386c:	fba2 2303 	umull	r2, r3, r2, r3
 8003870:	095b      	lsrs	r3, r3, #5
 8003872:	f003 020f 	and.w	r2, r3, #15
 8003876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4422      	add	r2, r4
 800387e:	609a      	str	r2, [r3, #8]
}
 8003880:	bf00      	nop
 8003882:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003886:	46bd      	mov	sp, r7
 8003888:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800388c:	51eb851f 	.word	0x51eb851f

08003890 <__NVIC_SetPriority>:
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	6039      	str	r1, [r7, #0]
 800389a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800389c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	db0a      	blt.n	80038ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	490c      	ldr	r1, [pc, #48]	@ (80038dc <__NVIC_SetPriority+0x4c>)
 80038aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ae:	0112      	lsls	r2, r2, #4
 80038b0:	b2d2      	uxtb	r2, r2
 80038b2:	440b      	add	r3, r1
 80038b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80038b8:	e00a      	b.n	80038d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	4908      	ldr	r1, [pc, #32]	@ (80038e0 <__NVIC_SetPriority+0x50>)
 80038c0:	79fb      	ldrb	r3, [r7, #7]
 80038c2:	f003 030f 	and.w	r3, r3, #15
 80038c6:	3b04      	subs	r3, #4
 80038c8:	0112      	lsls	r2, r2, #4
 80038ca:	b2d2      	uxtb	r2, r2
 80038cc:	440b      	add	r3, r1
 80038ce:	761a      	strb	r2, [r3, #24]
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	e000e100 	.word	0xe000e100
 80038e0:	e000ed00 	.word	0xe000ed00

080038e4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80038e8:	4b05      	ldr	r3, [pc, #20]	@ (8003900 <SysTick_Handler+0x1c>)
 80038ea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80038ec:	f001 fd82 	bl	80053f4 <xTaskGetSchedulerState>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d001      	beq.n	80038fa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80038f6:	f002 fb77 	bl	8005fe8 <xPortSysTickHandler>
  }
}
 80038fa:	bf00      	nop
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	e000e010 	.word	0xe000e010

08003904 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003908:	2100      	movs	r1, #0
 800390a:	f06f 0004 	mvn.w	r0, #4
 800390e:	f7ff ffbf 	bl	8003890 <__NVIC_SetPriority>
#endif
}
 8003912:	bf00      	nop
 8003914:	bd80      	pop	{r7, pc}
	...

08003918 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800391e:	f3ef 8305 	mrs	r3, IPSR
 8003922:	603b      	str	r3, [r7, #0]
  return(result);
 8003924:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800392a:	f06f 0305 	mvn.w	r3, #5
 800392e:	607b      	str	r3, [r7, #4]
 8003930:	e00c      	b.n	800394c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003932:	4b0a      	ldr	r3, [pc, #40]	@ (800395c <osKernelInitialize+0x44>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d105      	bne.n	8003946 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800393a:	4b08      	ldr	r3, [pc, #32]	@ (800395c <osKernelInitialize+0x44>)
 800393c:	2201      	movs	r2, #1
 800393e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003940:	2300      	movs	r3, #0
 8003942:	607b      	str	r3, [r7, #4]
 8003944:	e002      	b.n	800394c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003946:	f04f 33ff 	mov.w	r3, #4294967295
 800394a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800394c:	687b      	ldr	r3, [r7, #4]
}
 800394e:	4618      	mov	r0, r3
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	200005c4 	.word	0x200005c4

08003960 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003966:	f3ef 8305 	mrs	r3, IPSR
 800396a:	603b      	str	r3, [r7, #0]
  return(result);
 800396c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800396e:	2b00      	cmp	r3, #0
 8003970:	d003      	beq.n	800397a <osKernelStart+0x1a>
    stat = osErrorISR;
 8003972:	f06f 0305 	mvn.w	r3, #5
 8003976:	607b      	str	r3, [r7, #4]
 8003978:	e010      	b.n	800399c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800397a:	4b0b      	ldr	r3, [pc, #44]	@ (80039a8 <osKernelStart+0x48>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d109      	bne.n	8003996 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003982:	f7ff ffbf 	bl	8003904 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003986:	4b08      	ldr	r3, [pc, #32]	@ (80039a8 <osKernelStart+0x48>)
 8003988:	2202      	movs	r2, #2
 800398a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800398c:	f001 f8ce 	bl	8004b2c <vTaskStartScheduler>
      stat = osOK;
 8003990:	2300      	movs	r3, #0
 8003992:	607b      	str	r3, [r7, #4]
 8003994:	e002      	b.n	800399c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003996:	f04f 33ff 	mov.w	r3, #4294967295
 800399a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800399c:	687b      	ldr	r3, [r7, #4]
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	200005c4 	.word	0x200005c4

080039ac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b08e      	sub	sp, #56	@ 0x38
 80039b0:	af04      	add	r7, sp, #16
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80039b8:	2300      	movs	r3, #0
 80039ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039bc:	f3ef 8305 	mrs	r3, IPSR
 80039c0:	617b      	str	r3, [r7, #20]
  return(result);
 80039c2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d17e      	bne.n	8003ac6 <osThreadNew+0x11a>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d07b      	beq.n	8003ac6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80039ce:	2380      	movs	r3, #128	@ 0x80
 80039d0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80039d2:	2318      	movs	r3, #24
 80039d4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80039d6:	2300      	movs	r3, #0
 80039d8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80039da:	f04f 33ff 	mov.w	r3, #4294967295
 80039de:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d045      	beq.n	8003a72 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d002      	beq.n	80039f4 <osThreadNew+0x48>
        name = attr->name;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d002      	beq.n	8003a02 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d008      	beq.n	8003a1a <osThreadNew+0x6e>
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	2b38      	cmp	r3, #56	@ 0x38
 8003a0c:	d805      	bhi.n	8003a1a <osThreadNew+0x6e>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d001      	beq.n	8003a1e <osThreadNew+0x72>
        return (NULL);
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	e054      	b.n	8003ac8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	695b      	ldr	r3, [r3, #20]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	089b      	lsrs	r3, r3, #2
 8003a2c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00e      	beq.n	8003a54 <osThreadNew+0xa8>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	2ba7      	cmp	r3, #167	@ 0xa7
 8003a3c:	d90a      	bls.n	8003a54 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d006      	beq.n	8003a54 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d002      	beq.n	8003a54 <osThreadNew+0xa8>
        mem = 1;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	61bb      	str	r3, [r7, #24]
 8003a52:	e010      	b.n	8003a76 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d10c      	bne.n	8003a76 <osThreadNew+0xca>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d108      	bne.n	8003a76 <osThreadNew+0xca>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d104      	bne.n	8003a76 <osThreadNew+0xca>
          mem = 0;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	61bb      	str	r3, [r7, #24]
 8003a70:	e001      	b.n	8003a76 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003a72:	2300      	movs	r3, #0
 8003a74:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d110      	bne.n	8003a9e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a84:	9202      	str	r2, [sp, #8]
 8003a86:	9301      	str	r3, [sp, #4]
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	6a3a      	ldr	r2, [r7, #32]
 8003a90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 fe56 	bl	8004744 <xTaskCreateStatic>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	613b      	str	r3, [r7, #16]
 8003a9c:	e013      	b.n	8003ac6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003a9e:	69bb      	ldr	r3, [r7, #24]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d110      	bne.n	8003ac6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003aa4:	6a3b      	ldr	r3, [r7, #32]
 8003aa6:	b29a      	uxth	r2, r3
 8003aa8:	f107 0310 	add.w	r3, r7, #16
 8003aac:	9301      	str	r3, [sp, #4]
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ab6:	68f8      	ldr	r0, [r7, #12]
 8003ab8:	f000 fea4 	bl	8004804 <xTaskCreate>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d001      	beq.n	8003ac6 <osThreadNew+0x11a>
            hTask = NULL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003ac6:	693b      	ldr	r3, [r7, #16]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3728      	adds	r7, #40	@ 0x28
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ad8:	f3ef 8305 	mrs	r3, IPSR
 8003adc:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ade:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d003      	beq.n	8003aec <osDelay+0x1c>
    stat = osErrorISR;
 8003ae4:	f06f 0305 	mvn.w	r3, #5
 8003ae8:	60fb      	str	r3, [r7, #12]
 8003aea:	e007      	b.n	8003afc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003aec:	2300      	movs	r3, #0
 8003aee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d002      	beq.n	8003afc <osDelay+0x2c>
      vTaskDelay(ticks);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 ffe2 	bl	8004ac0 <vTaskDelay>
    }
  }

  return (stat);
 8003afc:	68fb      	ldr	r3, [r7, #12]
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
	...

08003b08 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	4a07      	ldr	r2, [pc, #28]	@ (8003b34 <vApplicationGetIdleTaskMemory+0x2c>)
 8003b18:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	4a06      	ldr	r2, [pc, #24]	@ (8003b38 <vApplicationGetIdleTaskMemory+0x30>)
 8003b1e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2280      	movs	r2, #128	@ 0x80
 8003b24:	601a      	str	r2, [r3, #0]
}
 8003b26:	bf00      	nop
 8003b28:	3714      	adds	r7, #20
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	200005c8 	.word	0x200005c8
 8003b38:	20000670 	.word	0x20000670

08003b3c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	4a07      	ldr	r2, [pc, #28]	@ (8003b68 <vApplicationGetTimerTaskMemory+0x2c>)
 8003b4c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	4a06      	ldr	r2, [pc, #24]	@ (8003b6c <vApplicationGetTimerTaskMemory+0x30>)
 8003b52:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b5a:	601a      	str	r2, [r3, #0]
}
 8003b5c:	bf00      	nop
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	20000870 	.word	0x20000870
 8003b6c:	20000918 	.word	0x20000918

08003b70 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f103 0208 	add.w	r2, r3, #8
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f04f 32ff 	mov.w	r2, #4294967295
 8003b88:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f103 0208 	add.w	r2, r3, #8
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f103 0208 	add.w	r2, r3, #8
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr

08003bca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b085      	sub	sp, #20
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
 8003bd2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	689a      	ldr	r2, [r3, #8]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	683a      	ldr	r2, [r7, #0]
 8003bee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	601a      	str	r2, [r3, #0]
}
 8003c06:	bf00      	nop
 8003c08:	3714      	adds	r7, #20
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr

08003c12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c12:	b480      	push	{r7}
 8003c14:	b085      	sub	sp, #20
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
 8003c1a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c28:	d103      	bne.n	8003c32 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	60fb      	str	r3, [r7, #12]
 8003c30:	e00c      	b.n	8003c4c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	3308      	adds	r3, #8
 8003c36:	60fb      	str	r3, [r7, #12]
 8003c38:	e002      	b.n	8003c40 <vListInsert+0x2e>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	60fb      	str	r3, [r7, #12]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68ba      	ldr	r2, [r7, #8]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d2f6      	bcs.n	8003c3a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	683a      	ldr	r2, [r7, #0]
 8003c5a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	683a      	ldr	r2, [r7, #0]
 8003c66:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	1c5a      	adds	r2, r3, #1
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	601a      	str	r2, [r3, #0]
}
 8003c78:	bf00      	nop
 8003c7a:	3714      	adds	r7, #20
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003c84:	b480      	push	{r7}
 8003c86:	b085      	sub	sp, #20
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	6892      	ldr	r2, [r2, #8]
 8003c9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	6852      	ldr	r2, [r2, #4]
 8003ca4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d103      	bne.n	8003cb8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	1e5a      	subs	r2, r3, #1
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3714      	adds	r7, #20
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d10b      	bne.n	8003d04 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cf0:	f383 8811 	msr	BASEPRI, r3
 8003cf4:	f3bf 8f6f 	isb	sy
 8003cf8:	f3bf 8f4f 	dsb	sy
 8003cfc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003cfe:	bf00      	nop
 8003d00:	bf00      	nop
 8003d02:	e7fd      	b.n	8003d00 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003d04:	f002 f8e0 	bl	8005ec8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d10:	68f9      	ldr	r1, [r7, #12]
 8003d12:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003d14:	fb01 f303 	mul.w	r3, r1, r3
 8003d18:	441a      	add	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d34:	3b01      	subs	r3, #1
 8003d36:	68f9      	ldr	r1, [r7, #12]
 8003d38:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003d3a:	fb01 f303 	mul.w	r3, r1, r3
 8003d3e:	441a      	add	r2, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	22ff      	movs	r2, #255	@ 0xff
 8003d48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	22ff      	movs	r2, #255	@ 0xff
 8003d50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d114      	bne.n	8003d84 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d01a      	beq.n	8003d98 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	3310      	adds	r3, #16
 8003d66:	4618      	mov	r0, r3
 8003d68:	f001 f97e 	bl	8005068 <xTaskRemoveFromEventList>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d012      	beq.n	8003d98 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003d72:	4b0d      	ldr	r3, [pc, #52]	@ (8003da8 <xQueueGenericReset+0xd0>)
 8003d74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	f3bf 8f4f 	dsb	sy
 8003d7e:	f3bf 8f6f 	isb	sy
 8003d82:	e009      	b.n	8003d98 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	3310      	adds	r3, #16
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7ff fef1 	bl	8003b70 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	3324      	adds	r3, #36	@ 0x24
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7ff feec 	bl	8003b70 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003d98:	f002 f8c8 	bl	8005f2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003d9c:	2301      	movs	r3, #1
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	e000ed04 	.word	0xe000ed04

08003dac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b08e      	sub	sp, #56	@ 0x38
 8003db0:	af02      	add	r7, sp, #8
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
 8003db8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d10b      	bne.n	8003dd8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dc4:	f383 8811 	msr	BASEPRI, r3
 8003dc8:	f3bf 8f6f 	isb	sy
 8003dcc:	f3bf 8f4f 	dsb	sy
 8003dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003dd2:	bf00      	nop
 8003dd4:	bf00      	nop
 8003dd6:	e7fd      	b.n	8003dd4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d10b      	bne.n	8003df6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003de2:	f383 8811 	msr	BASEPRI, r3
 8003de6:	f3bf 8f6f 	isb	sy
 8003dea:	f3bf 8f4f 	dsb	sy
 8003dee:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003df0:	bf00      	nop
 8003df2:	bf00      	nop
 8003df4:	e7fd      	b.n	8003df2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d002      	beq.n	8003e02 <xQueueGenericCreateStatic+0x56>
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <xQueueGenericCreateStatic+0x5a>
 8003e02:	2301      	movs	r3, #1
 8003e04:	e000      	b.n	8003e08 <xQueueGenericCreateStatic+0x5c>
 8003e06:	2300      	movs	r3, #0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10b      	bne.n	8003e24 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e10:	f383 8811 	msr	BASEPRI, r3
 8003e14:	f3bf 8f6f 	isb	sy
 8003e18:	f3bf 8f4f 	dsb	sy
 8003e1c:	623b      	str	r3, [r7, #32]
}
 8003e1e:	bf00      	nop
 8003e20:	bf00      	nop
 8003e22:	e7fd      	b.n	8003e20 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d102      	bne.n	8003e30 <xQueueGenericCreateStatic+0x84>
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d101      	bne.n	8003e34 <xQueueGenericCreateStatic+0x88>
 8003e30:	2301      	movs	r3, #1
 8003e32:	e000      	b.n	8003e36 <xQueueGenericCreateStatic+0x8a>
 8003e34:	2300      	movs	r3, #0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10b      	bne.n	8003e52 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e3e:	f383 8811 	msr	BASEPRI, r3
 8003e42:	f3bf 8f6f 	isb	sy
 8003e46:	f3bf 8f4f 	dsb	sy
 8003e4a:	61fb      	str	r3, [r7, #28]
}
 8003e4c:	bf00      	nop
 8003e4e:	bf00      	nop
 8003e50:	e7fd      	b.n	8003e4e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003e52:	2350      	movs	r3, #80	@ 0x50
 8003e54:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	2b50      	cmp	r3, #80	@ 0x50
 8003e5a:	d00b      	beq.n	8003e74 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e60:	f383 8811 	msr	BASEPRI, r3
 8003e64:	f3bf 8f6f 	isb	sy
 8003e68:	f3bf 8f4f 	dsb	sy
 8003e6c:	61bb      	str	r3, [r7, #24]
}
 8003e6e:	bf00      	nop
 8003e70:	bf00      	nop
 8003e72:	e7fd      	b.n	8003e70 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003e74:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00d      	beq.n	8003e9c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e88:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	4613      	mov	r3, r2
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	68b9      	ldr	r1, [r7, #8]
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 f840 	bl	8003f1c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3730      	adds	r7, #48	@ 0x30
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}

08003ea6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b08a      	sub	sp, #40	@ 0x28
 8003eaa:	af02      	add	r7, sp, #8
 8003eac:	60f8      	str	r0, [r7, #12]
 8003eae:	60b9      	str	r1, [r7, #8]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10b      	bne.n	8003ed2 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ebe:	f383 8811 	msr	BASEPRI, r3
 8003ec2:	f3bf 8f6f 	isb	sy
 8003ec6:	f3bf 8f4f 	dsb	sy
 8003eca:	613b      	str	r3, [r7, #16]
}
 8003ecc:	bf00      	nop
 8003ece:	bf00      	nop
 8003ed0:	e7fd      	b.n	8003ece <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	fb02 f303 	mul.w	r3, r2, r3
 8003eda:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	3350      	adds	r3, #80	@ 0x50
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f002 f913 	bl	800610c <pvPortMalloc>
 8003ee6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d011      	beq.n	8003f12 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	3350      	adds	r3, #80	@ 0x50
 8003ef6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003ef8:	69bb      	ldr	r3, [r7, #24]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003f00:	79fa      	ldrb	r2, [r7, #7]
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	4613      	mov	r3, r2
 8003f08:	697a      	ldr	r2, [r7, #20]
 8003f0a:	68b9      	ldr	r1, [r7, #8]
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f000 f805 	bl	8003f1c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003f12:	69bb      	ldr	r3, [r7, #24]
	}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3720      	adds	r7, #32
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
 8003f28:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d103      	bne.n	8003f38 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	601a      	str	r2, [r3, #0]
 8003f36:	e002      	b.n	8003f3e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	68fa      	ldr	r2, [r7, #12]
 8003f42:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	68ba      	ldr	r2, [r7, #8]
 8003f48:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003f4a:	2101      	movs	r1, #1
 8003f4c:	69b8      	ldr	r0, [r7, #24]
 8003f4e:	f7ff fec3 	bl	8003cd8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	78fa      	ldrb	r2, [r7, #3]
 8003f56:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003f5a:	bf00      	nop
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
	...

08003f64 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b08e      	sub	sp, #56	@ 0x38
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
 8003f70:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003f72:	2300      	movs	r3, #0
 8003f74:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d10b      	bne.n	8003f98 <xQueueGenericSend+0x34>
	__asm volatile
 8003f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f84:	f383 8811 	msr	BASEPRI, r3
 8003f88:	f3bf 8f6f 	isb	sy
 8003f8c:	f3bf 8f4f 	dsb	sy
 8003f90:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003f92:	bf00      	nop
 8003f94:	bf00      	nop
 8003f96:	e7fd      	b.n	8003f94 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d103      	bne.n	8003fa6 <xQueueGenericSend+0x42>
 8003f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <xQueueGenericSend+0x46>
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e000      	b.n	8003fac <xQueueGenericSend+0x48>
 8003faa:	2300      	movs	r3, #0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d10b      	bne.n	8003fc8 <xQueueGenericSend+0x64>
	__asm volatile
 8003fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb4:	f383 8811 	msr	BASEPRI, r3
 8003fb8:	f3bf 8f6f 	isb	sy
 8003fbc:	f3bf 8f4f 	dsb	sy
 8003fc0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003fc2:	bf00      	nop
 8003fc4:	bf00      	nop
 8003fc6:	e7fd      	b.n	8003fc4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d103      	bne.n	8003fd6 <xQueueGenericSend+0x72>
 8003fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d101      	bne.n	8003fda <xQueueGenericSend+0x76>
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e000      	b.n	8003fdc <xQueueGenericSend+0x78>
 8003fda:	2300      	movs	r3, #0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d10b      	bne.n	8003ff8 <xQueueGenericSend+0x94>
	__asm volatile
 8003fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fe4:	f383 8811 	msr	BASEPRI, r3
 8003fe8:	f3bf 8f6f 	isb	sy
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	623b      	str	r3, [r7, #32]
}
 8003ff2:	bf00      	nop
 8003ff4:	bf00      	nop
 8003ff6:	e7fd      	b.n	8003ff4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ff8:	f001 f9fc 	bl	80053f4 <xTaskGetSchedulerState>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d102      	bne.n	8004008 <xQueueGenericSend+0xa4>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <xQueueGenericSend+0xa8>
 8004008:	2301      	movs	r3, #1
 800400a:	e000      	b.n	800400e <xQueueGenericSend+0xaa>
 800400c:	2300      	movs	r3, #0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10b      	bne.n	800402a <xQueueGenericSend+0xc6>
	__asm volatile
 8004012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004016:	f383 8811 	msr	BASEPRI, r3
 800401a:	f3bf 8f6f 	isb	sy
 800401e:	f3bf 8f4f 	dsb	sy
 8004022:	61fb      	str	r3, [r7, #28]
}
 8004024:	bf00      	nop
 8004026:	bf00      	nop
 8004028:	e7fd      	b.n	8004026 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800402a:	f001 ff4d 	bl	8005ec8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800402e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004030:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004036:	429a      	cmp	r2, r3
 8004038:	d302      	bcc.n	8004040 <xQueueGenericSend+0xdc>
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	2b02      	cmp	r3, #2
 800403e:	d129      	bne.n	8004094 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	68b9      	ldr	r1, [r7, #8]
 8004044:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004046:	f000 fa0f 	bl	8004468 <prvCopyDataToQueue>
 800404a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800404c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800404e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004050:	2b00      	cmp	r3, #0
 8004052:	d010      	beq.n	8004076 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004056:	3324      	adds	r3, #36	@ 0x24
 8004058:	4618      	mov	r0, r3
 800405a:	f001 f805 	bl	8005068 <xTaskRemoveFromEventList>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d013      	beq.n	800408c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004064:	4b3f      	ldr	r3, [pc, #252]	@ (8004164 <xQueueGenericSend+0x200>)
 8004066:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	f3bf 8f4f 	dsb	sy
 8004070:	f3bf 8f6f 	isb	sy
 8004074:	e00a      	b.n	800408c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004078:	2b00      	cmp	r3, #0
 800407a:	d007      	beq.n	800408c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800407c:	4b39      	ldr	r3, [pc, #228]	@ (8004164 <xQueueGenericSend+0x200>)
 800407e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	f3bf 8f4f 	dsb	sy
 8004088:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800408c:	f001 ff4e 	bl	8005f2c <vPortExitCritical>
				return pdPASS;
 8004090:	2301      	movs	r3, #1
 8004092:	e063      	b.n	800415c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d103      	bne.n	80040a2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800409a:	f001 ff47 	bl	8005f2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800409e:	2300      	movs	r3, #0
 80040a0:	e05c      	b.n	800415c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80040a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d106      	bne.n	80040b6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80040a8:	f107 0314 	add.w	r3, r7, #20
 80040ac:	4618      	mov	r0, r3
 80040ae:	f001 f83f 	bl	8005130 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80040b2:	2301      	movs	r3, #1
 80040b4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80040b6:	f001 ff39 	bl	8005f2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80040ba:	f000 fda7 	bl	8004c0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80040be:	f001 ff03 	bl	8005ec8 <vPortEnterCritical>
 80040c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80040c8:	b25b      	sxtb	r3, r3
 80040ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ce:	d103      	bne.n	80040d8 <xQueueGenericSend+0x174>
 80040d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040de:	b25b      	sxtb	r3, r3
 80040e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040e4:	d103      	bne.n	80040ee <xQueueGenericSend+0x18a>
 80040e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040ee:	f001 ff1d 	bl	8005f2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80040f2:	1d3a      	adds	r2, r7, #4
 80040f4:	f107 0314 	add.w	r3, r7, #20
 80040f8:	4611      	mov	r1, r2
 80040fa:	4618      	mov	r0, r3
 80040fc:	f001 f82e 	bl	800515c <xTaskCheckForTimeOut>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d124      	bne.n	8004150 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004106:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004108:	f000 faa6 	bl	8004658 <prvIsQueueFull>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d018      	beq.n	8004144 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004114:	3310      	adds	r3, #16
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	4611      	mov	r1, r2
 800411a:	4618      	mov	r0, r3
 800411c:	f000 ff52 	bl	8004fc4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004120:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004122:	f000 fa31 	bl	8004588 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004126:	f000 fd7f 	bl	8004c28 <xTaskResumeAll>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	f47f af7c 	bne.w	800402a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004132:	4b0c      	ldr	r3, [pc, #48]	@ (8004164 <xQueueGenericSend+0x200>)
 8004134:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004138:	601a      	str	r2, [r3, #0]
 800413a:	f3bf 8f4f 	dsb	sy
 800413e:	f3bf 8f6f 	isb	sy
 8004142:	e772      	b.n	800402a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004144:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004146:	f000 fa1f 	bl	8004588 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800414a:	f000 fd6d 	bl	8004c28 <xTaskResumeAll>
 800414e:	e76c      	b.n	800402a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004150:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004152:	f000 fa19 	bl	8004588 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004156:	f000 fd67 	bl	8004c28 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800415a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800415c:	4618      	mov	r0, r3
 800415e:	3738      	adds	r7, #56	@ 0x38
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	e000ed04 	.word	0xe000ed04

08004168 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b090      	sub	sp, #64	@ 0x40
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
 8004174:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800417a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800417c:	2b00      	cmp	r3, #0
 800417e:	d10b      	bne.n	8004198 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004184:	f383 8811 	msr	BASEPRI, r3
 8004188:	f3bf 8f6f 	isb	sy
 800418c:	f3bf 8f4f 	dsb	sy
 8004190:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004192:	bf00      	nop
 8004194:	bf00      	nop
 8004196:	e7fd      	b.n	8004194 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d103      	bne.n	80041a6 <xQueueGenericSendFromISR+0x3e>
 800419e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <xQueueGenericSendFromISR+0x42>
 80041a6:	2301      	movs	r3, #1
 80041a8:	e000      	b.n	80041ac <xQueueGenericSendFromISR+0x44>
 80041aa:	2300      	movs	r3, #0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d10b      	bne.n	80041c8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80041b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b4:	f383 8811 	msr	BASEPRI, r3
 80041b8:	f3bf 8f6f 	isb	sy
 80041bc:	f3bf 8f4f 	dsb	sy
 80041c0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80041c2:	bf00      	nop
 80041c4:	bf00      	nop
 80041c6:	e7fd      	b.n	80041c4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	2b02      	cmp	r3, #2
 80041cc:	d103      	bne.n	80041d6 <xQueueGenericSendFromISR+0x6e>
 80041ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d101      	bne.n	80041da <xQueueGenericSendFromISR+0x72>
 80041d6:	2301      	movs	r3, #1
 80041d8:	e000      	b.n	80041dc <xQueueGenericSendFromISR+0x74>
 80041da:	2300      	movs	r3, #0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d10b      	bne.n	80041f8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80041e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e4:	f383 8811 	msr	BASEPRI, r3
 80041e8:	f3bf 8f6f 	isb	sy
 80041ec:	f3bf 8f4f 	dsb	sy
 80041f0:	623b      	str	r3, [r7, #32]
}
 80041f2:	bf00      	nop
 80041f4:	bf00      	nop
 80041f6:	e7fd      	b.n	80041f4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80041f8:	f001 ff46 	bl	8006088 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80041fc:	f3ef 8211 	mrs	r2, BASEPRI
 8004200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004204:	f383 8811 	msr	BASEPRI, r3
 8004208:	f3bf 8f6f 	isb	sy
 800420c:	f3bf 8f4f 	dsb	sy
 8004210:	61fa      	str	r2, [r7, #28]
 8004212:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004214:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004216:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800421a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800421c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800421e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004220:	429a      	cmp	r2, r3
 8004222:	d302      	bcc.n	800422a <xQueueGenericSendFromISR+0xc2>
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	2b02      	cmp	r3, #2
 8004228:	d12f      	bne.n	800428a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800422a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800422c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004230:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004238:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800423a:	683a      	ldr	r2, [r7, #0]
 800423c:	68b9      	ldr	r1, [r7, #8]
 800423e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004240:	f000 f912 	bl	8004468 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004244:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800424c:	d112      	bne.n	8004274 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800424e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004252:	2b00      	cmp	r3, #0
 8004254:	d016      	beq.n	8004284 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004258:	3324      	adds	r3, #36	@ 0x24
 800425a:	4618      	mov	r0, r3
 800425c:	f000 ff04 	bl	8005068 <xTaskRemoveFromEventList>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00e      	beq.n	8004284 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00b      	beq.n	8004284 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	e007      	b.n	8004284 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004274:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004278:	3301      	adds	r3, #1
 800427a:	b2db      	uxtb	r3, r3
 800427c:	b25a      	sxtb	r2, r3
 800427e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004280:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004284:	2301      	movs	r3, #1
 8004286:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004288:	e001      	b.n	800428e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800428a:	2300      	movs	r3, #0
 800428c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800428e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004290:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004298:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800429a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800429c:	4618      	mov	r0, r3
 800429e:	3740      	adds	r7, #64	@ 0x40
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b08c      	sub	sp, #48	@ 0x30
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80042b0:	2300      	movs	r3, #0
 80042b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80042b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10b      	bne.n	80042d6 <xQueueReceive+0x32>
	__asm volatile
 80042be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042c2:	f383 8811 	msr	BASEPRI, r3
 80042c6:	f3bf 8f6f 	isb	sy
 80042ca:	f3bf 8f4f 	dsb	sy
 80042ce:	623b      	str	r3, [r7, #32]
}
 80042d0:	bf00      	nop
 80042d2:	bf00      	nop
 80042d4:	e7fd      	b.n	80042d2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d103      	bne.n	80042e4 <xQueueReceive+0x40>
 80042dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d101      	bne.n	80042e8 <xQueueReceive+0x44>
 80042e4:	2301      	movs	r3, #1
 80042e6:	e000      	b.n	80042ea <xQueueReceive+0x46>
 80042e8:	2300      	movs	r3, #0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d10b      	bne.n	8004306 <xQueueReceive+0x62>
	__asm volatile
 80042ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042f2:	f383 8811 	msr	BASEPRI, r3
 80042f6:	f3bf 8f6f 	isb	sy
 80042fa:	f3bf 8f4f 	dsb	sy
 80042fe:	61fb      	str	r3, [r7, #28]
}
 8004300:	bf00      	nop
 8004302:	bf00      	nop
 8004304:	e7fd      	b.n	8004302 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004306:	f001 f875 	bl	80053f4 <xTaskGetSchedulerState>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	d102      	bne.n	8004316 <xQueueReceive+0x72>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d101      	bne.n	800431a <xQueueReceive+0x76>
 8004316:	2301      	movs	r3, #1
 8004318:	e000      	b.n	800431c <xQueueReceive+0x78>
 800431a:	2300      	movs	r3, #0
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10b      	bne.n	8004338 <xQueueReceive+0x94>
	__asm volatile
 8004320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004324:	f383 8811 	msr	BASEPRI, r3
 8004328:	f3bf 8f6f 	isb	sy
 800432c:	f3bf 8f4f 	dsb	sy
 8004330:	61bb      	str	r3, [r7, #24]
}
 8004332:	bf00      	nop
 8004334:	bf00      	nop
 8004336:	e7fd      	b.n	8004334 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004338:	f001 fdc6 	bl	8005ec8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800433c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800433e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004340:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004344:	2b00      	cmp	r3, #0
 8004346:	d01f      	beq.n	8004388 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004348:	68b9      	ldr	r1, [r7, #8]
 800434a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800434c:	f000 f8f6 	bl	800453c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004352:	1e5a      	subs	r2, r3, #1
 8004354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004356:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d00f      	beq.n	8004380 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004362:	3310      	adds	r3, #16
 8004364:	4618      	mov	r0, r3
 8004366:	f000 fe7f 	bl	8005068 <xTaskRemoveFromEventList>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d007      	beq.n	8004380 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004370:	4b3c      	ldr	r3, [pc, #240]	@ (8004464 <xQueueReceive+0x1c0>)
 8004372:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004376:	601a      	str	r2, [r3, #0]
 8004378:	f3bf 8f4f 	dsb	sy
 800437c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004380:	f001 fdd4 	bl	8005f2c <vPortExitCritical>
				return pdPASS;
 8004384:	2301      	movs	r3, #1
 8004386:	e069      	b.n	800445c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d103      	bne.n	8004396 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800438e:	f001 fdcd 	bl	8005f2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004392:	2300      	movs	r3, #0
 8004394:	e062      	b.n	800445c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004398:	2b00      	cmp	r3, #0
 800439a:	d106      	bne.n	80043aa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800439c:	f107 0310 	add.w	r3, r7, #16
 80043a0:	4618      	mov	r0, r3
 80043a2:	f000 fec5 	bl	8005130 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043a6:	2301      	movs	r3, #1
 80043a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043aa:	f001 fdbf 	bl	8005f2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043ae:	f000 fc2d 	bl	8004c0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043b2:	f001 fd89 	bl	8005ec8 <vPortEnterCritical>
 80043b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043bc:	b25b      	sxtb	r3, r3
 80043be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c2:	d103      	bne.n	80043cc <xQueueReceive+0x128>
 80043c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043d2:	b25b      	sxtb	r3, r3
 80043d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d8:	d103      	bne.n	80043e2 <xQueueReceive+0x13e>
 80043da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043e2:	f001 fda3 	bl	8005f2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043e6:	1d3a      	adds	r2, r7, #4
 80043e8:	f107 0310 	add.w	r3, r7, #16
 80043ec:	4611      	mov	r1, r2
 80043ee:	4618      	mov	r0, r3
 80043f0:	f000 feb4 	bl	800515c <xTaskCheckForTimeOut>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d123      	bne.n	8004442 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80043fc:	f000 f916 	bl	800462c <prvIsQueueEmpty>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d017      	beq.n	8004436 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004408:	3324      	adds	r3, #36	@ 0x24
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	4611      	mov	r1, r2
 800440e:	4618      	mov	r0, r3
 8004410:	f000 fdd8 	bl	8004fc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004414:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004416:	f000 f8b7 	bl	8004588 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800441a:	f000 fc05 	bl	8004c28 <xTaskResumeAll>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d189      	bne.n	8004338 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004424:	4b0f      	ldr	r3, [pc, #60]	@ (8004464 <xQueueReceive+0x1c0>)
 8004426:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800442a:	601a      	str	r2, [r3, #0]
 800442c:	f3bf 8f4f 	dsb	sy
 8004430:	f3bf 8f6f 	isb	sy
 8004434:	e780      	b.n	8004338 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004436:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004438:	f000 f8a6 	bl	8004588 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800443c:	f000 fbf4 	bl	8004c28 <xTaskResumeAll>
 8004440:	e77a      	b.n	8004338 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004442:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004444:	f000 f8a0 	bl	8004588 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004448:	f000 fbee 	bl	8004c28 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800444c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800444e:	f000 f8ed 	bl	800462c <prvIsQueueEmpty>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	f43f af6f 	beq.w	8004338 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800445a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800445c:	4618      	mov	r0, r3
 800445e:	3730      	adds	r7, #48	@ 0x30
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	e000ed04 	.word	0xe000ed04

08004468 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b086      	sub	sp, #24
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	60b9      	str	r1, [r7, #8]
 8004472:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004474:	2300      	movs	r3, #0
 8004476:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800447c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004482:	2b00      	cmp	r3, #0
 8004484:	d10d      	bne.n	80044a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d14d      	bne.n	800452a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	4618      	mov	r0, r3
 8004494:	f000 ffcc 	bl	8005430 <xTaskPriorityDisinherit>
 8004498:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	609a      	str	r2, [r3, #8]
 80044a0:	e043      	b.n	800452a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d119      	bne.n	80044dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6858      	ldr	r0, [r3, #4]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b0:	461a      	mov	r2, r3
 80044b2:	68b9      	ldr	r1, [r7, #8]
 80044b4:	f002 f8a4 	bl	8006600 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c0:	441a      	add	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d32b      	bcc.n	800452a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	605a      	str	r2, [r3, #4]
 80044da:	e026      	b.n	800452a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	68d8      	ldr	r0, [r3, #12]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e4:	461a      	mov	r2, r3
 80044e6:	68b9      	ldr	r1, [r7, #8]
 80044e8:	f002 f88a 	bl	8006600 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	68da      	ldr	r2, [r3, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f4:	425b      	negs	r3, r3
 80044f6:	441a      	add	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	68da      	ldr	r2, [r3, #12]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	429a      	cmp	r2, r3
 8004506:	d207      	bcs.n	8004518 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004510:	425b      	negs	r3, r3
 8004512:	441a      	add	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b02      	cmp	r3, #2
 800451c:	d105      	bne.n	800452a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d002      	beq.n	800452a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	3b01      	subs	r3, #1
 8004528:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1c5a      	adds	r2, r3, #1
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004532:	697b      	ldr	r3, [r7, #20]
}
 8004534:	4618      	mov	r0, r3
 8004536:	3718      	adds	r7, #24
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}

0800453c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454a:	2b00      	cmp	r3, #0
 800454c:	d018      	beq.n	8004580 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	68da      	ldr	r2, [r3, #12]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004556:	441a      	add	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	68da      	ldr	r2, [r3, #12]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	429a      	cmp	r2, r3
 8004566:	d303      	bcc.n	8004570 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	68d9      	ldr	r1, [r3, #12]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004578:	461a      	mov	r2, r3
 800457a:	6838      	ldr	r0, [r7, #0]
 800457c:	f002 f840 	bl	8006600 <memcpy>
	}
}
 8004580:	bf00      	nop
 8004582:	3708      	adds	r7, #8
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004590:	f001 fc9a 	bl	8005ec8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800459a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800459c:	e011      	b.n	80045c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d012      	beq.n	80045cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	3324      	adds	r3, #36	@ 0x24
 80045aa:	4618      	mov	r0, r3
 80045ac:	f000 fd5c 	bl	8005068 <xTaskRemoveFromEventList>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d001      	beq.n	80045ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80045b6:	f000 fe35 	bl	8005224 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80045ba:	7bfb      	ldrb	r3, [r7, #15]
 80045bc:	3b01      	subs	r3, #1
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80045c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	dce9      	bgt.n	800459e <prvUnlockQueue+0x16>
 80045ca:	e000      	b.n	80045ce <prvUnlockQueue+0x46>
					break;
 80045cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	22ff      	movs	r2, #255	@ 0xff
 80045d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80045d6:	f001 fca9 	bl	8005f2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80045da:	f001 fc75 	bl	8005ec8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80045e6:	e011      	b.n	800460c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	691b      	ldr	r3, [r3, #16]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d012      	beq.n	8004616 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	3310      	adds	r3, #16
 80045f4:	4618      	mov	r0, r3
 80045f6:	f000 fd37 	bl	8005068 <xTaskRemoveFromEventList>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d001      	beq.n	8004604 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004600:	f000 fe10 	bl	8005224 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004604:	7bbb      	ldrb	r3, [r7, #14]
 8004606:	3b01      	subs	r3, #1
 8004608:	b2db      	uxtb	r3, r3
 800460a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800460c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004610:	2b00      	cmp	r3, #0
 8004612:	dce9      	bgt.n	80045e8 <prvUnlockQueue+0x60>
 8004614:	e000      	b.n	8004618 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004616:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	22ff      	movs	r2, #255	@ 0xff
 800461c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004620:	f001 fc84 	bl	8005f2c <vPortExitCritical>
}
 8004624:	bf00      	nop
 8004626:	3710      	adds	r7, #16
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004634:	f001 fc48 	bl	8005ec8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463c:	2b00      	cmp	r3, #0
 800463e:	d102      	bne.n	8004646 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004640:	2301      	movs	r3, #1
 8004642:	60fb      	str	r3, [r7, #12]
 8004644:	e001      	b.n	800464a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004646:	2300      	movs	r3, #0
 8004648:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800464a:	f001 fc6f 	bl	8005f2c <vPortExitCritical>

	return xReturn;
 800464e:	68fb      	ldr	r3, [r7, #12]
}
 8004650:	4618      	mov	r0, r3
 8004652:	3710      	adds	r7, #16
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}

08004658 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004660:	f001 fc32 	bl	8005ec8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800466c:	429a      	cmp	r2, r3
 800466e:	d102      	bne.n	8004676 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004670:	2301      	movs	r3, #1
 8004672:	60fb      	str	r3, [r7, #12]
 8004674:	e001      	b.n	800467a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004676:	2300      	movs	r3, #0
 8004678:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800467a:	f001 fc57 	bl	8005f2c <vPortExitCritical>

	return xReturn;
 800467e:	68fb      	ldr	r3, [r7, #12]
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004692:	2300      	movs	r3, #0
 8004694:	60fb      	str	r3, [r7, #12]
 8004696:	e014      	b.n	80046c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004698:	4a0f      	ldr	r2, [pc, #60]	@ (80046d8 <vQueueAddToRegistry+0x50>)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d10b      	bne.n	80046bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80046a4:	490c      	ldr	r1, [pc, #48]	@ (80046d8 <vQueueAddToRegistry+0x50>)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80046ae:	4a0a      	ldr	r2, [pc, #40]	@ (80046d8 <vQueueAddToRegistry+0x50>)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	00db      	lsls	r3, r3, #3
 80046b4:	4413      	add	r3, r2
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80046ba:	e006      	b.n	80046ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	3301      	adds	r3, #1
 80046c0:	60fb      	str	r3, [r7, #12]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2b07      	cmp	r3, #7
 80046c6:	d9e7      	bls.n	8004698 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80046c8:	bf00      	nop
 80046ca:	bf00      	nop
 80046cc:	3714      	adds	r7, #20
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	20000d18 	.word	0x20000d18

080046dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80046ec:	f001 fbec 	bl	8005ec8 <vPortEnterCritical>
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80046f6:	b25b      	sxtb	r3, r3
 80046f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046fc:	d103      	bne.n	8004706 <vQueueWaitForMessageRestricted+0x2a>
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800470c:	b25b      	sxtb	r3, r3
 800470e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004712:	d103      	bne.n	800471c <vQueueWaitForMessageRestricted+0x40>
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	2200      	movs	r2, #0
 8004718:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800471c:	f001 fc06 	bl	8005f2c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004724:	2b00      	cmp	r3, #0
 8004726:	d106      	bne.n	8004736 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	3324      	adds	r3, #36	@ 0x24
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	68b9      	ldr	r1, [r7, #8]
 8004730:	4618      	mov	r0, r3
 8004732:	f000 fc6d 	bl	8005010 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004736:	6978      	ldr	r0, [r7, #20]
 8004738:	f7ff ff26 	bl	8004588 <prvUnlockQueue>
	}
 800473c:	bf00      	nop
 800473e:	3718      	adds	r7, #24
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004744:	b580      	push	{r7, lr}
 8004746:	b08e      	sub	sp, #56	@ 0x38
 8004748:	af04      	add	r7, sp, #16
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	607a      	str	r2, [r7, #4]
 8004750:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10b      	bne.n	8004770 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800475c:	f383 8811 	msr	BASEPRI, r3
 8004760:	f3bf 8f6f 	isb	sy
 8004764:	f3bf 8f4f 	dsb	sy
 8004768:	623b      	str	r3, [r7, #32]
}
 800476a:	bf00      	nop
 800476c:	bf00      	nop
 800476e:	e7fd      	b.n	800476c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10b      	bne.n	800478e <xTaskCreateStatic+0x4a>
	__asm volatile
 8004776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800477a:	f383 8811 	msr	BASEPRI, r3
 800477e:	f3bf 8f6f 	isb	sy
 8004782:	f3bf 8f4f 	dsb	sy
 8004786:	61fb      	str	r3, [r7, #28]
}
 8004788:	bf00      	nop
 800478a:	bf00      	nop
 800478c:	e7fd      	b.n	800478a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800478e:	23a8      	movs	r3, #168	@ 0xa8
 8004790:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	2ba8      	cmp	r3, #168	@ 0xa8
 8004796:	d00b      	beq.n	80047b0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479c:	f383 8811 	msr	BASEPRI, r3
 80047a0:	f3bf 8f6f 	isb	sy
 80047a4:	f3bf 8f4f 	dsb	sy
 80047a8:	61bb      	str	r3, [r7, #24]
}
 80047aa:	bf00      	nop
 80047ac:	bf00      	nop
 80047ae:	e7fd      	b.n	80047ac <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80047b0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80047b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d01e      	beq.n	80047f6 <xTaskCreateStatic+0xb2>
 80047b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d01b      	beq.n	80047f6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80047be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047c0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80047c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047c6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80047c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ca:	2202      	movs	r2, #2
 80047cc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80047d0:	2300      	movs	r3, #0
 80047d2:	9303      	str	r3, [sp, #12]
 80047d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d6:	9302      	str	r3, [sp, #8]
 80047d8:	f107 0314 	add.w	r3, r7, #20
 80047dc:	9301      	str	r3, [sp, #4]
 80047de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e0:	9300      	str	r3, [sp, #0]
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	68b9      	ldr	r1, [r7, #8]
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 f851 	bl	8004890 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80047ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80047f0:	f000 f8f6 	bl	80049e0 <prvAddNewTaskToReadyList>
 80047f4:	e001      	b.n	80047fa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80047f6:	2300      	movs	r3, #0
 80047f8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80047fa:	697b      	ldr	r3, [r7, #20]
	}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3728      	adds	r7, #40	@ 0x28
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004804:	b580      	push	{r7, lr}
 8004806:	b08c      	sub	sp, #48	@ 0x30
 8004808:	af04      	add	r7, sp, #16
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	603b      	str	r3, [r7, #0]
 8004810:	4613      	mov	r3, r2
 8004812:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004814:	88fb      	ldrh	r3, [r7, #6]
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	4618      	mov	r0, r3
 800481a:	f001 fc77 	bl	800610c <pvPortMalloc>
 800481e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00e      	beq.n	8004844 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004826:	20a8      	movs	r0, #168	@ 0xa8
 8004828:	f001 fc70 	bl	800610c <pvPortMalloc>
 800482c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d003      	beq.n	800483c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	631a      	str	r2, [r3, #48]	@ 0x30
 800483a:	e005      	b.n	8004848 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800483c:	6978      	ldr	r0, [r7, #20]
 800483e:	f001 fd33 	bl	80062a8 <vPortFree>
 8004842:	e001      	b.n	8004848 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004844:	2300      	movs	r3, #0
 8004846:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d017      	beq.n	800487e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004856:	88fa      	ldrh	r2, [r7, #6]
 8004858:	2300      	movs	r3, #0
 800485a:	9303      	str	r3, [sp, #12]
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	9302      	str	r3, [sp, #8]
 8004860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004862:	9301      	str	r3, [sp, #4]
 8004864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004866:	9300      	str	r3, [sp, #0]
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	68b9      	ldr	r1, [r7, #8]
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	f000 f80f 	bl	8004890 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004872:	69f8      	ldr	r0, [r7, #28]
 8004874:	f000 f8b4 	bl	80049e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004878:	2301      	movs	r3, #1
 800487a:	61bb      	str	r3, [r7, #24]
 800487c:	e002      	b.n	8004884 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800487e:	f04f 33ff 	mov.w	r3, #4294967295
 8004882:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004884:	69bb      	ldr	r3, [r7, #24]
	}
 8004886:	4618      	mov	r0, r3
 8004888:	3720      	adds	r7, #32
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
	...

08004890 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b088      	sub	sp, #32
 8004894:	af00      	add	r7, sp, #0
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	607a      	str	r2, [r7, #4]
 800489c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800489e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	461a      	mov	r2, r3
 80048a8:	21a5      	movs	r1, #165	@ 0xa5
 80048aa:	f001 fe1d 	bl	80064e8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80048ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80048b8:	3b01      	subs	r3, #1
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	4413      	add	r3, r2
 80048be:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	f023 0307 	bic.w	r3, r3, #7
 80048c6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	f003 0307 	and.w	r3, r3, #7
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00b      	beq.n	80048ea <prvInitialiseNewTask+0x5a>
	__asm volatile
 80048d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d6:	f383 8811 	msr	BASEPRI, r3
 80048da:	f3bf 8f6f 	isb	sy
 80048de:	f3bf 8f4f 	dsb	sy
 80048e2:	617b      	str	r3, [r7, #20]
}
 80048e4:	bf00      	nop
 80048e6:	bf00      	nop
 80048e8:	e7fd      	b.n	80048e6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d01f      	beq.n	8004930 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80048f0:	2300      	movs	r3, #0
 80048f2:	61fb      	str	r3, [r7, #28]
 80048f4:	e012      	b.n	800491c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	4413      	add	r3, r2
 80048fc:	7819      	ldrb	r1, [r3, #0]
 80048fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	4413      	add	r3, r2
 8004904:	3334      	adds	r3, #52	@ 0x34
 8004906:	460a      	mov	r2, r1
 8004908:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800490a:	68ba      	ldr	r2, [r7, #8]
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	4413      	add	r3, r2
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d006      	beq.n	8004924 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	3301      	adds	r3, #1
 800491a:	61fb      	str	r3, [r7, #28]
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	2b0f      	cmp	r3, #15
 8004920:	d9e9      	bls.n	80048f6 <prvInitialiseNewTask+0x66>
 8004922:	e000      	b.n	8004926 <prvInitialiseNewTask+0x96>
			{
				break;
 8004924:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004928:	2200      	movs	r2, #0
 800492a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800492e:	e003      	b.n	8004938 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004932:	2200      	movs	r2, #0
 8004934:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800493a:	2b37      	cmp	r3, #55	@ 0x37
 800493c:	d901      	bls.n	8004942 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800493e:	2337      	movs	r3, #55	@ 0x37
 8004940:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004944:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004946:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800494a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800494c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800494e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004950:	2200      	movs	r2, #0
 8004952:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004956:	3304      	adds	r3, #4
 8004958:	4618      	mov	r0, r3
 800495a:	f7ff f929 	bl	8003bb0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800495e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004960:	3318      	adds	r3, #24
 8004962:	4618      	mov	r0, r3
 8004964:	f7ff f924 	bl	8003bb0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800496c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800496e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004970:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004976:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800497c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800497e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004980:	2200      	movs	r2, #0
 8004982:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004988:	2200      	movs	r2, #0
 800498a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800498e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004990:	3354      	adds	r3, #84	@ 0x54
 8004992:	224c      	movs	r2, #76	@ 0x4c
 8004994:	2100      	movs	r1, #0
 8004996:	4618      	mov	r0, r3
 8004998:	f001 fda6 	bl	80064e8 <memset>
 800499c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499e:	4a0d      	ldr	r2, [pc, #52]	@ (80049d4 <prvInitialiseNewTask+0x144>)
 80049a0:	659a      	str	r2, [r3, #88]	@ 0x58
 80049a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a4:	4a0c      	ldr	r2, [pc, #48]	@ (80049d8 <prvInitialiseNewTask+0x148>)
 80049a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80049a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049aa:	4a0c      	ldr	r2, [pc, #48]	@ (80049dc <prvInitialiseNewTask+0x14c>)
 80049ac:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	68f9      	ldr	r1, [r7, #12]
 80049b2:	69b8      	ldr	r0, [r7, #24]
 80049b4:	f001 f95a 	bl	8005c6c <pxPortInitialiseStack>
 80049b8:	4602      	mov	r2, r0
 80049ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049bc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80049be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d002      	beq.n	80049ca <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80049c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049ca:	bf00      	nop
 80049cc:	3720      	adds	r7, #32
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	20004fac 	.word	0x20004fac
 80049d8:	20005014 	.word	0x20005014
 80049dc:	2000507c 	.word	0x2000507c

080049e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80049e8:	f001 fa6e 	bl	8005ec8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80049ec:	4b2d      	ldr	r3, [pc, #180]	@ (8004aa4 <prvAddNewTaskToReadyList+0xc4>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	3301      	adds	r3, #1
 80049f2:	4a2c      	ldr	r2, [pc, #176]	@ (8004aa4 <prvAddNewTaskToReadyList+0xc4>)
 80049f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80049f6:	4b2c      	ldr	r3, [pc, #176]	@ (8004aa8 <prvAddNewTaskToReadyList+0xc8>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d109      	bne.n	8004a12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80049fe:	4a2a      	ldr	r2, [pc, #168]	@ (8004aa8 <prvAddNewTaskToReadyList+0xc8>)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a04:	4b27      	ldr	r3, [pc, #156]	@ (8004aa4 <prvAddNewTaskToReadyList+0xc4>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d110      	bne.n	8004a2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a0c:	f000 fc2e 	bl	800526c <prvInitialiseTaskLists>
 8004a10:	e00d      	b.n	8004a2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a12:	4b26      	ldr	r3, [pc, #152]	@ (8004aac <prvAddNewTaskToReadyList+0xcc>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d109      	bne.n	8004a2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a1a:	4b23      	ldr	r3, [pc, #140]	@ (8004aa8 <prvAddNewTaskToReadyList+0xc8>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d802      	bhi.n	8004a2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004a28:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa8 <prvAddNewTaskToReadyList+0xc8>)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004a2e:	4b20      	ldr	r3, [pc, #128]	@ (8004ab0 <prvAddNewTaskToReadyList+0xd0>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	3301      	adds	r3, #1
 8004a34:	4a1e      	ldr	r2, [pc, #120]	@ (8004ab0 <prvAddNewTaskToReadyList+0xd0>)
 8004a36:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004a38:	4b1d      	ldr	r3, [pc, #116]	@ (8004ab0 <prvAddNewTaskToReadyList+0xd0>)
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a44:	4b1b      	ldr	r3, [pc, #108]	@ (8004ab4 <prvAddNewTaskToReadyList+0xd4>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d903      	bls.n	8004a54 <prvAddNewTaskToReadyList+0x74>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a50:	4a18      	ldr	r2, [pc, #96]	@ (8004ab4 <prvAddNewTaskToReadyList+0xd4>)
 8004a52:	6013      	str	r3, [r2, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a58:	4613      	mov	r3, r2
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	4413      	add	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4a15      	ldr	r2, [pc, #84]	@ (8004ab8 <prvAddNewTaskToReadyList+0xd8>)
 8004a62:	441a      	add	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	3304      	adds	r3, #4
 8004a68:	4619      	mov	r1, r3
 8004a6a:	4610      	mov	r0, r2
 8004a6c:	f7ff f8ad 	bl	8003bca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004a70:	f001 fa5c 	bl	8005f2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004a74:	4b0d      	ldr	r3, [pc, #52]	@ (8004aac <prvAddNewTaskToReadyList+0xcc>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d00e      	beq.n	8004a9a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004aa8 <prvAddNewTaskToReadyList+0xc8>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d207      	bcs.n	8004a9a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8004abc <prvAddNewTaskToReadyList+0xdc>)
 8004a8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a90:	601a      	str	r2, [r3, #0]
 8004a92:	f3bf 8f4f 	dsb	sy
 8004a96:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a9a:	bf00      	nop
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	2000122c 	.word	0x2000122c
 8004aa8:	20000d58 	.word	0x20000d58
 8004aac:	20001238 	.word	0x20001238
 8004ab0:	20001248 	.word	0x20001248
 8004ab4:	20001234 	.word	0x20001234
 8004ab8:	20000d5c 	.word	0x20000d5c
 8004abc:	e000ed04 	.word	0xe000ed04

08004ac0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d018      	beq.n	8004b04 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004ad2:	4b14      	ldr	r3, [pc, #80]	@ (8004b24 <vTaskDelay+0x64>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00b      	beq.n	8004af2 <vTaskDelay+0x32>
	__asm volatile
 8004ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ade:	f383 8811 	msr	BASEPRI, r3
 8004ae2:	f3bf 8f6f 	isb	sy
 8004ae6:	f3bf 8f4f 	dsb	sy
 8004aea:	60bb      	str	r3, [r7, #8]
}
 8004aec:	bf00      	nop
 8004aee:	bf00      	nop
 8004af0:	e7fd      	b.n	8004aee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004af2:	f000 f88b 	bl	8004c0c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004af6:	2100      	movs	r1, #0
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f000 fd09 	bl	8005510 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004afe:	f000 f893 	bl	8004c28 <xTaskResumeAll>
 8004b02:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d107      	bne.n	8004b1a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004b0a:	4b07      	ldr	r3, [pc, #28]	@ (8004b28 <vTaskDelay+0x68>)
 8004b0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b10:	601a      	str	r2, [r3, #0]
 8004b12:	f3bf 8f4f 	dsb	sy
 8004b16:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b1a:	bf00      	nop
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	20001254 	.word	0x20001254
 8004b28:	e000ed04 	.word	0xe000ed04

08004b2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b08a      	sub	sp, #40	@ 0x28
 8004b30:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b32:	2300      	movs	r3, #0
 8004b34:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b36:	2300      	movs	r3, #0
 8004b38:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b3a:	463a      	mov	r2, r7
 8004b3c:	1d39      	adds	r1, r7, #4
 8004b3e:	f107 0308 	add.w	r3, r7, #8
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7fe ffe0 	bl	8003b08 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b48:	6839      	ldr	r1, [r7, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	9202      	str	r2, [sp, #8]
 8004b50:	9301      	str	r3, [sp, #4]
 8004b52:	2300      	movs	r3, #0
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	2300      	movs	r3, #0
 8004b58:	460a      	mov	r2, r1
 8004b5a:	4924      	ldr	r1, [pc, #144]	@ (8004bec <vTaskStartScheduler+0xc0>)
 8004b5c:	4824      	ldr	r0, [pc, #144]	@ (8004bf0 <vTaskStartScheduler+0xc4>)
 8004b5e:	f7ff fdf1 	bl	8004744 <xTaskCreateStatic>
 8004b62:	4603      	mov	r3, r0
 8004b64:	4a23      	ldr	r2, [pc, #140]	@ (8004bf4 <vTaskStartScheduler+0xc8>)
 8004b66:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004b68:	4b22      	ldr	r3, [pc, #136]	@ (8004bf4 <vTaskStartScheduler+0xc8>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d002      	beq.n	8004b76 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004b70:	2301      	movs	r3, #1
 8004b72:	617b      	str	r3, [r7, #20]
 8004b74:	e001      	b.n	8004b7a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004b76:	2300      	movs	r3, #0
 8004b78:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d102      	bne.n	8004b86 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004b80:	f000 fd1a 	bl	80055b8 <xTimerCreateTimerTask>
 8004b84:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d11b      	bne.n	8004bc4 <vTaskStartScheduler+0x98>
	__asm volatile
 8004b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b90:	f383 8811 	msr	BASEPRI, r3
 8004b94:	f3bf 8f6f 	isb	sy
 8004b98:	f3bf 8f4f 	dsb	sy
 8004b9c:	613b      	str	r3, [r7, #16]
}
 8004b9e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004ba0:	4b15      	ldr	r3, [pc, #84]	@ (8004bf8 <vTaskStartScheduler+0xcc>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	3354      	adds	r3, #84	@ 0x54
 8004ba6:	4a15      	ldr	r2, [pc, #84]	@ (8004bfc <vTaskStartScheduler+0xd0>)
 8004ba8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004baa:	4b15      	ldr	r3, [pc, #84]	@ (8004c00 <vTaskStartScheduler+0xd4>)
 8004bac:	f04f 32ff 	mov.w	r2, #4294967295
 8004bb0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004bb2:	4b14      	ldr	r3, [pc, #80]	@ (8004c04 <vTaskStartScheduler+0xd8>)
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004bb8:	4b13      	ldr	r3, [pc, #76]	@ (8004c08 <vTaskStartScheduler+0xdc>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004bbe:	f001 f8df 	bl	8005d80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004bc2:	e00f      	b.n	8004be4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bca:	d10b      	bne.n	8004be4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd0:	f383 8811 	msr	BASEPRI, r3
 8004bd4:	f3bf 8f6f 	isb	sy
 8004bd8:	f3bf 8f4f 	dsb	sy
 8004bdc:	60fb      	str	r3, [r7, #12]
}
 8004bde:	bf00      	nop
 8004be0:	bf00      	nop
 8004be2:	e7fd      	b.n	8004be0 <vTaskStartScheduler+0xb4>
}
 8004be4:	bf00      	nop
 8004be6:	3718      	adds	r7, #24
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	08006728 	.word	0x08006728
 8004bf0:	0800523d 	.word	0x0800523d
 8004bf4:	20001250 	.word	0x20001250
 8004bf8:	20000d58 	.word	0x20000d58
 8004bfc:	20000040 	.word	0x20000040
 8004c00:	2000124c 	.word	0x2000124c
 8004c04:	20001238 	.word	0x20001238
 8004c08:	20001230 	.word	0x20001230

08004c0c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004c10:	4b04      	ldr	r3, [pc, #16]	@ (8004c24 <vTaskSuspendAll+0x18>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	3301      	adds	r3, #1
 8004c16:	4a03      	ldr	r2, [pc, #12]	@ (8004c24 <vTaskSuspendAll+0x18>)
 8004c18:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004c1a:	bf00      	nop
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr
 8004c24:	20001254 	.word	0x20001254

08004c28 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c32:	2300      	movs	r3, #0
 8004c34:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c36:	4b42      	ldr	r3, [pc, #264]	@ (8004d40 <xTaskResumeAll+0x118>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d10b      	bne.n	8004c56 <xTaskResumeAll+0x2e>
	__asm volatile
 8004c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c42:	f383 8811 	msr	BASEPRI, r3
 8004c46:	f3bf 8f6f 	isb	sy
 8004c4a:	f3bf 8f4f 	dsb	sy
 8004c4e:	603b      	str	r3, [r7, #0]
}
 8004c50:	bf00      	nop
 8004c52:	bf00      	nop
 8004c54:	e7fd      	b.n	8004c52 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004c56:	f001 f937 	bl	8005ec8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004c5a:	4b39      	ldr	r3, [pc, #228]	@ (8004d40 <xTaskResumeAll+0x118>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	4a37      	ldr	r2, [pc, #220]	@ (8004d40 <xTaskResumeAll+0x118>)
 8004c62:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c64:	4b36      	ldr	r3, [pc, #216]	@ (8004d40 <xTaskResumeAll+0x118>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d162      	bne.n	8004d32 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004c6c:	4b35      	ldr	r3, [pc, #212]	@ (8004d44 <xTaskResumeAll+0x11c>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d05e      	beq.n	8004d32 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c74:	e02f      	b.n	8004cd6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c76:	4b34      	ldr	r3, [pc, #208]	@ (8004d48 <xTaskResumeAll+0x120>)
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	3318      	adds	r3, #24
 8004c82:	4618      	mov	r0, r3
 8004c84:	f7fe fffe 	bl	8003c84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	3304      	adds	r3, #4
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7fe fff9 	bl	8003c84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c96:	4b2d      	ldr	r3, [pc, #180]	@ (8004d4c <xTaskResumeAll+0x124>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d903      	bls.n	8004ca6 <xTaskResumeAll+0x7e>
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8004d4c <xTaskResumeAll+0x124>)
 8004ca4:	6013      	str	r3, [r2, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004caa:	4613      	mov	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	4413      	add	r3, r2
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	4a27      	ldr	r2, [pc, #156]	@ (8004d50 <xTaskResumeAll+0x128>)
 8004cb4:	441a      	add	r2, r3
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	3304      	adds	r3, #4
 8004cba:	4619      	mov	r1, r3
 8004cbc:	4610      	mov	r0, r2
 8004cbe:	f7fe ff84 	bl	8003bca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cc6:	4b23      	ldr	r3, [pc, #140]	@ (8004d54 <xTaskResumeAll+0x12c>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d302      	bcc.n	8004cd6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004cd0:	4b21      	ldr	r3, [pc, #132]	@ (8004d58 <xTaskResumeAll+0x130>)
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cd6:	4b1c      	ldr	r3, [pc, #112]	@ (8004d48 <xTaskResumeAll+0x120>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1cb      	bne.n	8004c76 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d001      	beq.n	8004ce8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004ce4:	f000 fb66 	bl	80053b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004ce8:	4b1c      	ldr	r3, [pc, #112]	@ (8004d5c <xTaskResumeAll+0x134>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d010      	beq.n	8004d16 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004cf4:	f000 f846 	bl	8004d84 <xTaskIncrementTick>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004cfe:	4b16      	ldr	r3, [pc, #88]	@ (8004d58 <xTaskResumeAll+0x130>)
 8004d00:	2201      	movs	r2, #1
 8004d02:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	3b01      	subs	r3, #1
 8004d08:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d1f1      	bne.n	8004cf4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004d10:	4b12      	ldr	r3, [pc, #72]	@ (8004d5c <xTaskResumeAll+0x134>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d16:	4b10      	ldr	r3, [pc, #64]	@ (8004d58 <xTaskResumeAll+0x130>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d009      	beq.n	8004d32 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004d22:	4b0f      	ldr	r3, [pc, #60]	@ (8004d60 <xTaskResumeAll+0x138>)
 8004d24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d28:	601a      	str	r2, [r3, #0]
 8004d2a:	f3bf 8f4f 	dsb	sy
 8004d2e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d32:	f001 f8fb 	bl	8005f2c <vPortExitCritical>

	return xAlreadyYielded;
 8004d36:	68bb      	ldr	r3, [r7, #8]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	20001254 	.word	0x20001254
 8004d44:	2000122c 	.word	0x2000122c
 8004d48:	200011ec 	.word	0x200011ec
 8004d4c:	20001234 	.word	0x20001234
 8004d50:	20000d5c 	.word	0x20000d5c
 8004d54:	20000d58 	.word	0x20000d58
 8004d58:	20001240 	.word	0x20001240
 8004d5c:	2000123c 	.word	0x2000123c
 8004d60:	e000ed04 	.word	0xe000ed04

08004d64 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004d6a:	4b05      	ldr	r3, [pc, #20]	@ (8004d80 <xTaskGetTickCount+0x1c>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004d70:	687b      	ldr	r3, [r7, #4]
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	370c      	adds	r7, #12
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	20001230 	.word	0x20001230

08004d84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d8e:	4b4f      	ldr	r3, [pc, #316]	@ (8004ecc <xTaskIncrementTick+0x148>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	f040 8090 	bne.w	8004eb8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004d98:	4b4d      	ldr	r3, [pc, #308]	@ (8004ed0 <xTaskIncrementTick+0x14c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004da0:	4a4b      	ldr	r2, [pc, #300]	@ (8004ed0 <xTaskIncrementTick+0x14c>)
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d121      	bne.n	8004df0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004dac:	4b49      	ldr	r3, [pc, #292]	@ (8004ed4 <xTaskIncrementTick+0x150>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00b      	beq.n	8004dce <xTaskIncrementTick+0x4a>
	__asm volatile
 8004db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dba:	f383 8811 	msr	BASEPRI, r3
 8004dbe:	f3bf 8f6f 	isb	sy
 8004dc2:	f3bf 8f4f 	dsb	sy
 8004dc6:	603b      	str	r3, [r7, #0]
}
 8004dc8:	bf00      	nop
 8004dca:	bf00      	nop
 8004dcc:	e7fd      	b.n	8004dca <xTaskIncrementTick+0x46>
 8004dce:	4b41      	ldr	r3, [pc, #260]	@ (8004ed4 <xTaskIncrementTick+0x150>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	60fb      	str	r3, [r7, #12]
 8004dd4:	4b40      	ldr	r3, [pc, #256]	@ (8004ed8 <xTaskIncrementTick+0x154>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a3e      	ldr	r2, [pc, #248]	@ (8004ed4 <xTaskIncrementTick+0x150>)
 8004dda:	6013      	str	r3, [r2, #0]
 8004ddc:	4a3e      	ldr	r2, [pc, #248]	@ (8004ed8 <xTaskIncrementTick+0x154>)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	4b3e      	ldr	r3, [pc, #248]	@ (8004edc <xTaskIncrementTick+0x158>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	3301      	adds	r3, #1
 8004de8:	4a3c      	ldr	r2, [pc, #240]	@ (8004edc <xTaskIncrementTick+0x158>)
 8004dea:	6013      	str	r3, [r2, #0]
 8004dec:	f000 fae2 	bl	80053b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004df0:	4b3b      	ldr	r3, [pc, #236]	@ (8004ee0 <xTaskIncrementTick+0x15c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d349      	bcc.n	8004e8e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004dfa:	4b36      	ldr	r3, [pc, #216]	@ (8004ed4 <xTaskIncrementTick+0x150>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d104      	bne.n	8004e0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e04:	4b36      	ldr	r3, [pc, #216]	@ (8004ee0 <xTaskIncrementTick+0x15c>)
 8004e06:	f04f 32ff 	mov.w	r2, #4294967295
 8004e0a:	601a      	str	r2, [r3, #0]
					break;
 8004e0c:	e03f      	b.n	8004e8e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e0e:	4b31      	ldr	r3, [pc, #196]	@ (8004ed4 <xTaskIncrementTick+0x150>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d203      	bcs.n	8004e2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004e26:	4a2e      	ldr	r2, [pc, #184]	@ (8004ee0 <xTaskIncrementTick+0x15c>)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004e2c:	e02f      	b.n	8004e8e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	3304      	adds	r3, #4
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7fe ff26 	bl	8003c84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d004      	beq.n	8004e4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	3318      	adds	r3, #24
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7fe ff1d 	bl	8003c84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e4e:	4b25      	ldr	r3, [pc, #148]	@ (8004ee4 <xTaskIncrementTick+0x160>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d903      	bls.n	8004e5e <xTaskIncrementTick+0xda>
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e5a:	4a22      	ldr	r2, [pc, #136]	@ (8004ee4 <xTaskIncrementTick+0x160>)
 8004e5c:	6013      	str	r3, [r2, #0]
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e62:	4613      	mov	r3, r2
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	4413      	add	r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8004ee8 <xTaskIncrementTick+0x164>)
 8004e6c:	441a      	add	r2, r3
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	3304      	adds	r3, #4
 8004e72:	4619      	mov	r1, r3
 8004e74:	4610      	mov	r0, r2
 8004e76:	f7fe fea8 	bl	8003bca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e7e:	4b1b      	ldr	r3, [pc, #108]	@ (8004eec <xTaskIncrementTick+0x168>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d3b8      	bcc.n	8004dfa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e8c:	e7b5      	b.n	8004dfa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004e8e:	4b17      	ldr	r3, [pc, #92]	@ (8004eec <xTaskIncrementTick+0x168>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e94:	4914      	ldr	r1, [pc, #80]	@ (8004ee8 <xTaskIncrementTick+0x164>)
 8004e96:	4613      	mov	r3, r2
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	4413      	add	r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	440b      	add	r3, r1
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d901      	bls.n	8004eaa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004eaa:	4b11      	ldr	r3, [pc, #68]	@ (8004ef0 <xTaskIncrementTick+0x16c>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d007      	beq.n	8004ec2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	617b      	str	r3, [r7, #20]
 8004eb6:	e004      	b.n	8004ec2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8004ef4 <xTaskIncrementTick+0x170>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	4a0d      	ldr	r2, [pc, #52]	@ (8004ef4 <xTaskIncrementTick+0x170>)
 8004ec0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004ec2:	697b      	ldr	r3, [r7, #20]
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3718      	adds	r7, #24
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	20001254 	.word	0x20001254
 8004ed0:	20001230 	.word	0x20001230
 8004ed4:	200011e4 	.word	0x200011e4
 8004ed8:	200011e8 	.word	0x200011e8
 8004edc:	20001244 	.word	0x20001244
 8004ee0:	2000124c 	.word	0x2000124c
 8004ee4:	20001234 	.word	0x20001234
 8004ee8:	20000d5c 	.word	0x20000d5c
 8004eec:	20000d58 	.word	0x20000d58
 8004ef0:	20001240 	.word	0x20001240
 8004ef4:	2000123c 	.word	0x2000123c

08004ef8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b085      	sub	sp, #20
 8004efc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004efe:	4b2b      	ldr	r3, [pc, #172]	@ (8004fac <vTaskSwitchContext+0xb4>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d003      	beq.n	8004f0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004f06:	4b2a      	ldr	r3, [pc, #168]	@ (8004fb0 <vTaskSwitchContext+0xb8>)
 8004f08:	2201      	movs	r2, #1
 8004f0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004f0c:	e047      	b.n	8004f9e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004f0e:	4b28      	ldr	r3, [pc, #160]	@ (8004fb0 <vTaskSwitchContext+0xb8>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f14:	4b27      	ldr	r3, [pc, #156]	@ (8004fb4 <vTaskSwitchContext+0xbc>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	60fb      	str	r3, [r7, #12]
 8004f1a:	e011      	b.n	8004f40 <vTaskSwitchContext+0x48>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d10b      	bne.n	8004f3a <vTaskSwitchContext+0x42>
	__asm volatile
 8004f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f26:	f383 8811 	msr	BASEPRI, r3
 8004f2a:	f3bf 8f6f 	isb	sy
 8004f2e:	f3bf 8f4f 	dsb	sy
 8004f32:	607b      	str	r3, [r7, #4]
}
 8004f34:	bf00      	nop
 8004f36:	bf00      	nop
 8004f38:	e7fd      	b.n	8004f36 <vTaskSwitchContext+0x3e>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	60fb      	str	r3, [r7, #12]
 8004f40:	491d      	ldr	r1, [pc, #116]	@ (8004fb8 <vTaskSwitchContext+0xc0>)
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	4613      	mov	r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	4413      	add	r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	440b      	add	r3, r1
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d0e3      	beq.n	8004f1c <vTaskSwitchContext+0x24>
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	4613      	mov	r3, r2
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	4413      	add	r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	4a16      	ldr	r2, [pc, #88]	@ (8004fb8 <vTaskSwitchContext+0xc0>)
 8004f60:	4413      	add	r3, r2
 8004f62:	60bb      	str	r3, [r7, #8]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	685a      	ldr	r2, [r3, #4]
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	605a      	str	r2, [r3, #4]
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	685a      	ldr	r2, [r3, #4]
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	3308      	adds	r3, #8
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d104      	bne.n	8004f84 <vTaskSwitchContext+0x8c>
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	605a      	str	r2, [r3, #4]
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	4a0c      	ldr	r2, [pc, #48]	@ (8004fbc <vTaskSwitchContext+0xc4>)
 8004f8c:	6013      	str	r3, [r2, #0]
 8004f8e:	4a09      	ldr	r2, [pc, #36]	@ (8004fb4 <vTaskSwitchContext+0xbc>)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004f94:	4b09      	ldr	r3, [pc, #36]	@ (8004fbc <vTaskSwitchContext+0xc4>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	3354      	adds	r3, #84	@ 0x54
 8004f9a:	4a09      	ldr	r2, [pc, #36]	@ (8004fc0 <vTaskSwitchContext+0xc8>)
 8004f9c:	6013      	str	r3, [r2, #0]
}
 8004f9e:	bf00      	nop
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	20001254 	.word	0x20001254
 8004fb0:	20001240 	.word	0x20001240
 8004fb4:	20001234 	.word	0x20001234
 8004fb8:	20000d5c 	.word	0x20000d5c
 8004fbc:	20000d58 	.word	0x20000d58
 8004fc0:	20000040 	.word	0x20000040

08004fc4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10b      	bne.n	8004fec <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	60fb      	str	r3, [r7, #12]
}
 8004fe6:	bf00      	nop
 8004fe8:	bf00      	nop
 8004fea:	e7fd      	b.n	8004fe8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004fec:	4b07      	ldr	r3, [pc, #28]	@ (800500c <vTaskPlaceOnEventList+0x48>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	3318      	adds	r3, #24
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f7fe fe0c 	bl	8003c12 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ffa:	2101      	movs	r1, #1
 8004ffc:	6838      	ldr	r0, [r7, #0]
 8004ffe:	f000 fa87 	bl	8005510 <prvAddCurrentTaskToDelayedList>
}
 8005002:	bf00      	nop
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	20000d58 	.word	0x20000d58

08005010 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10b      	bne.n	800503a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005026:	f383 8811 	msr	BASEPRI, r3
 800502a:	f3bf 8f6f 	isb	sy
 800502e:	f3bf 8f4f 	dsb	sy
 8005032:	617b      	str	r3, [r7, #20]
}
 8005034:	bf00      	nop
 8005036:	bf00      	nop
 8005038:	e7fd      	b.n	8005036 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800503a:	4b0a      	ldr	r3, [pc, #40]	@ (8005064 <vTaskPlaceOnEventListRestricted+0x54>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	3318      	adds	r3, #24
 8005040:	4619      	mov	r1, r3
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f7fe fdc1 	bl	8003bca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d002      	beq.n	8005054 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800504e:	f04f 33ff 	mov.w	r3, #4294967295
 8005052:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005054:	6879      	ldr	r1, [r7, #4]
 8005056:	68b8      	ldr	r0, [r7, #8]
 8005058:	f000 fa5a 	bl	8005510 <prvAddCurrentTaskToDelayedList>
	}
 800505c:	bf00      	nop
 800505e:	3718      	adds	r7, #24
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	20000d58 	.word	0x20000d58

08005068 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b086      	sub	sp, #24
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d10b      	bne.n	8005096 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800507e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005082:	f383 8811 	msr	BASEPRI, r3
 8005086:	f3bf 8f6f 	isb	sy
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	60fb      	str	r3, [r7, #12]
}
 8005090:	bf00      	nop
 8005092:	bf00      	nop
 8005094:	e7fd      	b.n	8005092 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	3318      	adds	r3, #24
 800509a:	4618      	mov	r0, r3
 800509c:	f7fe fdf2 	bl	8003c84 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005118 <xTaskRemoveFromEventList+0xb0>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d11d      	bne.n	80050e4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	3304      	adds	r3, #4
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7fe fde9 	bl	8003c84 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050b6:	4b19      	ldr	r3, [pc, #100]	@ (800511c <xTaskRemoveFromEventList+0xb4>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d903      	bls.n	80050c6 <xTaskRemoveFromEventList+0x5e>
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c2:	4a16      	ldr	r2, [pc, #88]	@ (800511c <xTaskRemoveFromEventList+0xb4>)
 80050c4:	6013      	str	r3, [r2, #0]
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ca:	4613      	mov	r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	4413      	add	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4a13      	ldr	r2, [pc, #76]	@ (8005120 <xTaskRemoveFromEventList+0xb8>)
 80050d4:	441a      	add	r2, r3
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	3304      	adds	r3, #4
 80050da:	4619      	mov	r1, r3
 80050dc:	4610      	mov	r0, r2
 80050de:	f7fe fd74 	bl	8003bca <vListInsertEnd>
 80050e2:	e005      	b.n	80050f0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	3318      	adds	r3, #24
 80050e8:	4619      	mov	r1, r3
 80050ea:	480e      	ldr	r0, [pc, #56]	@ (8005124 <xTaskRemoveFromEventList+0xbc>)
 80050ec:	f7fe fd6d 	bl	8003bca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005128 <xTaskRemoveFromEventList+0xc0>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d905      	bls.n	800510a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80050fe:	2301      	movs	r3, #1
 8005100:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005102:	4b0a      	ldr	r3, [pc, #40]	@ (800512c <xTaskRemoveFromEventList+0xc4>)
 8005104:	2201      	movs	r2, #1
 8005106:	601a      	str	r2, [r3, #0]
 8005108:	e001      	b.n	800510e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800510a:	2300      	movs	r3, #0
 800510c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800510e:	697b      	ldr	r3, [r7, #20]
}
 8005110:	4618      	mov	r0, r3
 8005112:	3718      	adds	r7, #24
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}
 8005118:	20001254 	.word	0x20001254
 800511c:	20001234 	.word	0x20001234
 8005120:	20000d5c 	.word	0x20000d5c
 8005124:	200011ec 	.word	0x200011ec
 8005128:	20000d58 	.word	0x20000d58
 800512c:	20001240 	.word	0x20001240

08005130 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005138:	4b06      	ldr	r3, [pc, #24]	@ (8005154 <vTaskInternalSetTimeOutState+0x24>)
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005140:	4b05      	ldr	r3, [pc, #20]	@ (8005158 <vTaskInternalSetTimeOutState+0x28>)
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	605a      	str	r2, [r3, #4]
}
 8005148:	bf00      	nop
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr
 8005154:	20001244 	.word	0x20001244
 8005158:	20001230 	.word	0x20001230

0800515c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b088      	sub	sp, #32
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d10b      	bne.n	8005184 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800516c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005170:	f383 8811 	msr	BASEPRI, r3
 8005174:	f3bf 8f6f 	isb	sy
 8005178:	f3bf 8f4f 	dsb	sy
 800517c:	613b      	str	r3, [r7, #16]
}
 800517e:	bf00      	nop
 8005180:	bf00      	nop
 8005182:	e7fd      	b.n	8005180 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d10b      	bne.n	80051a2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800518a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800518e:	f383 8811 	msr	BASEPRI, r3
 8005192:	f3bf 8f6f 	isb	sy
 8005196:	f3bf 8f4f 	dsb	sy
 800519a:	60fb      	str	r3, [r7, #12]
}
 800519c:	bf00      	nop
 800519e:	bf00      	nop
 80051a0:	e7fd      	b.n	800519e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80051a2:	f000 fe91 	bl	8005ec8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80051a6:	4b1d      	ldr	r3, [pc, #116]	@ (800521c <xTaskCheckForTimeOut+0xc0>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	69ba      	ldr	r2, [r7, #24]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051be:	d102      	bne.n	80051c6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80051c0:	2300      	movs	r3, #0
 80051c2:	61fb      	str	r3, [r7, #28]
 80051c4:	e023      	b.n	800520e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	4b15      	ldr	r3, [pc, #84]	@ (8005220 <xTaskCheckForTimeOut+0xc4>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d007      	beq.n	80051e2 <xTaskCheckForTimeOut+0x86>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	69ba      	ldr	r2, [r7, #24]
 80051d8:	429a      	cmp	r2, r3
 80051da:	d302      	bcc.n	80051e2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80051dc:	2301      	movs	r3, #1
 80051de:	61fb      	str	r3, [r7, #28]
 80051e0:	e015      	b.n	800520e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d20b      	bcs.n	8005204 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	1ad2      	subs	r2, r2, r3
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f7ff ff99 	bl	8005130 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80051fe:	2300      	movs	r3, #0
 8005200:	61fb      	str	r3, [r7, #28]
 8005202:	e004      	b.n	800520e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	2200      	movs	r2, #0
 8005208:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800520a:	2301      	movs	r3, #1
 800520c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800520e:	f000 fe8d 	bl	8005f2c <vPortExitCritical>

	return xReturn;
 8005212:	69fb      	ldr	r3, [r7, #28]
}
 8005214:	4618      	mov	r0, r3
 8005216:	3720      	adds	r7, #32
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	20001230 	.word	0x20001230
 8005220:	20001244 	.word	0x20001244

08005224 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005224:	b480      	push	{r7}
 8005226:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005228:	4b03      	ldr	r3, [pc, #12]	@ (8005238 <vTaskMissedYield+0x14>)
 800522a:	2201      	movs	r2, #1
 800522c:	601a      	str	r2, [r3, #0]
}
 800522e:	bf00      	nop
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr
 8005238:	20001240 	.word	0x20001240

0800523c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005244:	f000 f852 	bl	80052ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005248:	4b06      	ldr	r3, [pc, #24]	@ (8005264 <prvIdleTask+0x28>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d9f9      	bls.n	8005244 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005250:	4b05      	ldr	r3, [pc, #20]	@ (8005268 <prvIdleTask+0x2c>)
 8005252:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005256:	601a      	str	r2, [r3, #0]
 8005258:	f3bf 8f4f 	dsb	sy
 800525c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005260:	e7f0      	b.n	8005244 <prvIdleTask+0x8>
 8005262:	bf00      	nop
 8005264:	20000d5c 	.word	0x20000d5c
 8005268:	e000ed04 	.word	0xe000ed04

0800526c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005272:	2300      	movs	r3, #0
 8005274:	607b      	str	r3, [r7, #4]
 8005276:	e00c      	b.n	8005292 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	4613      	mov	r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4413      	add	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4a12      	ldr	r2, [pc, #72]	@ (80052cc <prvInitialiseTaskLists+0x60>)
 8005284:	4413      	add	r3, r2
 8005286:	4618      	mov	r0, r3
 8005288:	f7fe fc72 	bl	8003b70 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	3301      	adds	r3, #1
 8005290:	607b      	str	r3, [r7, #4]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b37      	cmp	r3, #55	@ 0x37
 8005296:	d9ef      	bls.n	8005278 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005298:	480d      	ldr	r0, [pc, #52]	@ (80052d0 <prvInitialiseTaskLists+0x64>)
 800529a:	f7fe fc69 	bl	8003b70 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800529e:	480d      	ldr	r0, [pc, #52]	@ (80052d4 <prvInitialiseTaskLists+0x68>)
 80052a0:	f7fe fc66 	bl	8003b70 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80052a4:	480c      	ldr	r0, [pc, #48]	@ (80052d8 <prvInitialiseTaskLists+0x6c>)
 80052a6:	f7fe fc63 	bl	8003b70 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80052aa:	480c      	ldr	r0, [pc, #48]	@ (80052dc <prvInitialiseTaskLists+0x70>)
 80052ac:	f7fe fc60 	bl	8003b70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80052b0:	480b      	ldr	r0, [pc, #44]	@ (80052e0 <prvInitialiseTaskLists+0x74>)
 80052b2:	f7fe fc5d 	bl	8003b70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80052b6:	4b0b      	ldr	r3, [pc, #44]	@ (80052e4 <prvInitialiseTaskLists+0x78>)
 80052b8:	4a05      	ldr	r2, [pc, #20]	@ (80052d0 <prvInitialiseTaskLists+0x64>)
 80052ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80052bc:	4b0a      	ldr	r3, [pc, #40]	@ (80052e8 <prvInitialiseTaskLists+0x7c>)
 80052be:	4a05      	ldr	r2, [pc, #20]	@ (80052d4 <prvInitialiseTaskLists+0x68>)
 80052c0:	601a      	str	r2, [r3, #0]
}
 80052c2:	bf00      	nop
 80052c4:	3708      	adds	r7, #8
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop
 80052cc:	20000d5c 	.word	0x20000d5c
 80052d0:	200011bc 	.word	0x200011bc
 80052d4:	200011d0 	.word	0x200011d0
 80052d8:	200011ec 	.word	0x200011ec
 80052dc:	20001200 	.word	0x20001200
 80052e0:	20001218 	.word	0x20001218
 80052e4:	200011e4 	.word	0x200011e4
 80052e8:	200011e8 	.word	0x200011e8

080052ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052f2:	e019      	b.n	8005328 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80052f4:	f000 fde8 	bl	8005ec8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052f8:	4b10      	ldr	r3, [pc, #64]	@ (800533c <prvCheckTasksWaitingTermination+0x50>)
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	3304      	adds	r3, #4
 8005304:	4618      	mov	r0, r3
 8005306:	f7fe fcbd 	bl	8003c84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800530a:	4b0d      	ldr	r3, [pc, #52]	@ (8005340 <prvCheckTasksWaitingTermination+0x54>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	3b01      	subs	r3, #1
 8005310:	4a0b      	ldr	r2, [pc, #44]	@ (8005340 <prvCheckTasksWaitingTermination+0x54>)
 8005312:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005314:	4b0b      	ldr	r3, [pc, #44]	@ (8005344 <prvCheckTasksWaitingTermination+0x58>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3b01      	subs	r3, #1
 800531a:	4a0a      	ldr	r2, [pc, #40]	@ (8005344 <prvCheckTasksWaitingTermination+0x58>)
 800531c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800531e:	f000 fe05 	bl	8005f2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f810 	bl	8005348 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005328:	4b06      	ldr	r3, [pc, #24]	@ (8005344 <prvCheckTasksWaitingTermination+0x58>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1e1      	bne.n	80052f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005330:	bf00      	nop
 8005332:	bf00      	nop
 8005334:	3708      	adds	r7, #8
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	20001200 	.word	0x20001200
 8005340:	2000122c 	.word	0x2000122c
 8005344:	20001214 	.word	0x20001214

08005348 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	3354      	adds	r3, #84	@ 0x54
 8005354:	4618      	mov	r0, r3
 8005356:	f001 f8cf 	bl	80064f8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005360:	2b00      	cmp	r3, #0
 8005362:	d108      	bne.n	8005376 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005368:	4618      	mov	r0, r3
 800536a:	f000 ff9d 	bl	80062a8 <vPortFree>
				vPortFree( pxTCB );
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 ff9a 	bl	80062a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005374:	e019      	b.n	80053aa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800537c:	2b01      	cmp	r3, #1
 800537e:	d103      	bne.n	8005388 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f000 ff91 	bl	80062a8 <vPortFree>
	}
 8005386:	e010      	b.n	80053aa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800538e:	2b02      	cmp	r3, #2
 8005390:	d00b      	beq.n	80053aa <prvDeleteTCB+0x62>
	__asm volatile
 8005392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005396:	f383 8811 	msr	BASEPRI, r3
 800539a:	f3bf 8f6f 	isb	sy
 800539e:	f3bf 8f4f 	dsb	sy
 80053a2:	60fb      	str	r3, [r7, #12]
}
 80053a4:	bf00      	nop
 80053a6:	bf00      	nop
 80053a8:	e7fd      	b.n	80053a6 <prvDeleteTCB+0x5e>
	}
 80053aa:	bf00      	nop
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
	...

080053b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053ba:	4b0c      	ldr	r3, [pc, #48]	@ (80053ec <prvResetNextTaskUnblockTime+0x38>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d104      	bne.n	80053ce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80053c4:	4b0a      	ldr	r3, [pc, #40]	@ (80053f0 <prvResetNextTaskUnblockTime+0x3c>)
 80053c6:	f04f 32ff 	mov.w	r2, #4294967295
 80053ca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80053cc:	e008      	b.n	80053e0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053ce:	4b07      	ldr	r3, [pc, #28]	@ (80053ec <prvResetNextTaskUnblockTime+0x38>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	4a04      	ldr	r2, [pc, #16]	@ (80053f0 <prvResetNextTaskUnblockTime+0x3c>)
 80053de:	6013      	str	r3, [r2, #0]
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr
 80053ec:	200011e4 	.word	0x200011e4
 80053f0:	2000124c 	.word	0x2000124c

080053f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80053fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005428 <xTaskGetSchedulerState+0x34>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d102      	bne.n	8005408 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005402:	2301      	movs	r3, #1
 8005404:	607b      	str	r3, [r7, #4]
 8005406:	e008      	b.n	800541a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005408:	4b08      	ldr	r3, [pc, #32]	@ (800542c <xTaskGetSchedulerState+0x38>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d102      	bne.n	8005416 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005410:	2302      	movs	r3, #2
 8005412:	607b      	str	r3, [r7, #4]
 8005414:	e001      	b.n	800541a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005416:	2300      	movs	r3, #0
 8005418:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800541a:	687b      	ldr	r3, [r7, #4]
	}
 800541c:	4618      	mov	r0, r3
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr
 8005428:	20001238 	.word	0x20001238
 800542c:	20001254 	.word	0x20001254

08005430 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005430:	b580      	push	{r7, lr}
 8005432:	b086      	sub	sp, #24
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800543c:	2300      	movs	r3, #0
 800543e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d058      	beq.n	80054f8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005446:	4b2f      	ldr	r3, [pc, #188]	@ (8005504 <xTaskPriorityDisinherit+0xd4>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	429a      	cmp	r2, r3
 800544e:	d00b      	beq.n	8005468 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005454:	f383 8811 	msr	BASEPRI, r3
 8005458:	f3bf 8f6f 	isb	sy
 800545c:	f3bf 8f4f 	dsb	sy
 8005460:	60fb      	str	r3, [r7, #12]
}
 8005462:	bf00      	nop
 8005464:	bf00      	nop
 8005466:	e7fd      	b.n	8005464 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800546c:	2b00      	cmp	r3, #0
 800546e:	d10b      	bne.n	8005488 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005474:	f383 8811 	msr	BASEPRI, r3
 8005478:	f3bf 8f6f 	isb	sy
 800547c:	f3bf 8f4f 	dsb	sy
 8005480:	60bb      	str	r3, [r7, #8]
}
 8005482:	bf00      	nop
 8005484:	bf00      	nop
 8005486:	e7fd      	b.n	8005484 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800548c:	1e5a      	subs	r2, r3, #1
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800549a:	429a      	cmp	r2, r3
 800549c:	d02c      	beq.n	80054f8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d128      	bne.n	80054f8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	3304      	adds	r3, #4
 80054aa:	4618      	mov	r0, r3
 80054ac:	f7fe fbea 	bl	8003c84 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054bc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005508 <xTaskPriorityDisinherit+0xd8>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d903      	bls.n	80054d8 <xTaskPriorityDisinherit+0xa8>
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d4:	4a0c      	ldr	r2, [pc, #48]	@ (8005508 <xTaskPriorityDisinherit+0xd8>)
 80054d6:	6013      	str	r3, [r2, #0]
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054dc:	4613      	mov	r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	4413      	add	r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	4a09      	ldr	r2, [pc, #36]	@ (800550c <xTaskPriorityDisinherit+0xdc>)
 80054e6:	441a      	add	r2, r3
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	3304      	adds	r3, #4
 80054ec:	4619      	mov	r1, r3
 80054ee:	4610      	mov	r0, r2
 80054f0:	f7fe fb6b 	bl	8003bca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80054f4:	2301      	movs	r3, #1
 80054f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80054f8:	697b      	ldr	r3, [r7, #20]
	}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3718      	adds	r7, #24
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	20000d58 	.word	0x20000d58
 8005508:	20001234 	.word	0x20001234
 800550c:	20000d5c 	.word	0x20000d5c

08005510 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800551a:	4b21      	ldr	r3, [pc, #132]	@ (80055a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005520:	4b20      	ldr	r3, [pc, #128]	@ (80055a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	3304      	adds	r3, #4
 8005526:	4618      	mov	r0, r3
 8005528:	f7fe fbac 	bl	8003c84 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005532:	d10a      	bne.n	800554a <prvAddCurrentTaskToDelayedList+0x3a>
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d007      	beq.n	800554a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800553a:	4b1a      	ldr	r3, [pc, #104]	@ (80055a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3304      	adds	r3, #4
 8005540:	4619      	mov	r1, r3
 8005542:	4819      	ldr	r0, [pc, #100]	@ (80055a8 <prvAddCurrentTaskToDelayedList+0x98>)
 8005544:	f7fe fb41 	bl	8003bca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005548:	e026      	b.n	8005598 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4413      	add	r3, r2
 8005550:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005552:	4b14      	ldr	r3, [pc, #80]	@ (80055a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800555a:	68ba      	ldr	r2, [r7, #8]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	429a      	cmp	r2, r3
 8005560:	d209      	bcs.n	8005576 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005562:	4b12      	ldr	r3, [pc, #72]	@ (80055ac <prvAddCurrentTaskToDelayedList+0x9c>)
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	4b0f      	ldr	r3, [pc, #60]	@ (80055a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	3304      	adds	r3, #4
 800556c:	4619      	mov	r1, r3
 800556e:	4610      	mov	r0, r2
 8005570:	f7fe fb4f 	bl	8003c12 <vListInsert>
}
 8005574:	e010      	b.n	8005598 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005576:	4b0e      	ldr	r3, [pc, #56]	@ (80055b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	4b0a      	ldr	r3, [pc, #40]	@ (80055a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	3304      	adds	r3, #4
 8005580:	4619      	mov	r1, r3
 8005582:	4610      	mov	r0, r2
 8005584:	f7fe fb45 	bl	8003c12 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005588:	4b0a      	ldr	r3, [pc, #40]	@ (80055b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68ba      	ldr	r2, [r7, #8]
 800558e:	429a      	cmp	r2, r3
 8005590:	d202      	bcs.n	8005598 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005592:	4a08      	ldr	r2, [pc, #32]	@ (80055b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	6013      	str	r3, [r2, #0]
}
 8005598:	bf00      	nop
 800559a:	3710      	adds	r7, #16
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	20001230 	.word	0x20001230
 80055a4:	20000d58 	.word	0x20000d58
 80055a8:	20001218 	.word	0x20001218
 80055ac:	200011e8 	.word	0x200011e8
 80055b0:	200011e4 	.word	0x200011e4
 80055b4:	2000124c 	.word	0x2000124c

080055b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b08a      	sub	sp, #40	@ 0x28
 80055bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80055be:	2300      	movs	r3, #0
 80055c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80055c2:	f000 fb13 	bl	8005bec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80055c6:	4b1d      	ldr	r3, [pc, #116]	@ (800563c <xTimerCreateTimerTask+0x84>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d021      	beq.n	8005612 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80055ce:	2300      	movs	r3, #0
 80055d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80055d2:	2300      	movs	r3, #0
 80055d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80055d6:	1d3a      	adds	r2, r7, #4
 80055d8:	f107 0108 	add.w	r1, r7, #8
 80055dc:	f107 030c 	add.w	r3, r7, #12
 80055e0:	4618      	mov	r0, r3
 80055e2:	f7fe faab 	bl	8003b3c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80055e6:	6879      	ldr	r1, [r7, #4]
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	9202      	str	r2, [sp, #8]
 80055ee:	9301      	str	r3, [sp, #4]
 80055f0:	2302      	movs	r3, #2
 80055f2:	9300      	str	r3, [sp, #0]
 80055f4:	2300      	movs	r3, #0
 80055f6:	460a      	mov	r2, r1
 80055f8:	4911      	ldr	r1, [pc, #68]	@ (8005640 <xTimerCreateTimerTask+0x88>)
 80055fa:	4812      	ldr	r0, [pc, #72]	@ (8005644 <xTimerCreateTimerTask+0x8c>)
 80055fc:	f7ff f8a2 	bl	8004744 <xTaskCreateStatic>
 8005600:	4603      	mov	r3, r0
 8005602:	4a11      	ldr	r2, [pc, #68]	@ (8005648 <xTimerCreateTimerTask+0x90>)
 8005604:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005606:	4b10      	ldr	r3, [pc, #64]	@ (8005648 <xTimerCreateTimerTask+0x90>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d001      	beq.n	8005612 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800560e:	2301      	movs	r3, #1
 8005610:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d10b      	bne.n	8005630 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561c:	f383 8811 	msr	BASEPRI, r3
 8005620:	f3bf 8f6f 	isb	sy
 8005624:	f3bf 8f4f 	dsb	sy
 8005628:	613b      	str	r3, [r7, #16]
}
 800562a:	bf00      	nop
 800562c:	bf00      	nop
 800562e:	e7fd      	b.n	800562c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005630:	697b      	ldr	r3, [r7, #20]
}
 8005632:	4618      	mov	r0, r3
 8005634:	3718      	adds	r7, #24
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	20001288 	.word	0x20001288
 8005640:	08006730 	.word	0x08006730
 8005644:	08005785 	.word	0x08005785
 8005648:	2000128c 	.word	0x2000128c

0800564c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b08a      	sub	sp, #40	@ 0x28
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
 8005658:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800565a:	2300      	movs	r3, #0
 800565c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d10b      	bne.n	800567c <xTimerGenericCommand+0x30>
	__asm volatile
 8005664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005668:	f383 8811 	msr	BASEPRI, r3
 800566c:	f3bf 8f6f 	isb	sy
 8005670:	f3bf 8f4f 	dsb	sy
 8005674:	623b      	str	r3, [r7, #32]
}
 8005676:	bf00      	nop
 8005678:	bf00      	nop
 800567a:	e7fd      	b.n	8005678 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800567c:	4b19      	ldr	r3, [pc, #100]	@ (80056e4 <xTimerGenericCommand+0x98>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d02a      	beq.n	80056da <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	2b05      	cmp	r3, #5
 8005694:	dc18      	bgt.n	80056c8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005696:	f7ff fead 	bl	80053f4 <xTaskGetSchedulerState>
 800569a:	4603      	mov	r3, r0
 800569c:	2b02      	cmp	r3, #2
 800569e:	d109      	bne.n	80056b4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80056a0:	4b10      	ldr	r3, [pc, #64]	@ (80056e4 <xTimerGenericCommand+0x98>)
 80056a2:	6818      	ldr	r0, [r3, #0]
 80056a4:	f107 0110 	add.w	r1, r7, #16
 80056a8:	2300      	movs	r3, #0
 80056aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056ac:	f7fe fc5a 	bl	8003f64 <xQueueGenericSend>
 80056b0:	6278      	str	r0, [r7, #36]	@ 0x24
 80056b2:	e012      	b.n	80056da <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80056b4:	4b0b      	ldr	r3, [pc, #44]	@ (80056e4 <xTimerGenericCommand+0x98>)
 80056b6:	6818      	ldr	r0, [r3, #0]
 80056b8:	f107 0110 	add.w	r1, r7, #16
 80056bc:	2300      	movs	r3, #0
 80056be:	2200      	movs	r2, #0
 80056c0:	f7fe fc50 	bl	8003f64 <xQueueGenericSend>
 80056c4:	6278      	str	r0, [r7, #36]	@ 0x24
 80056c6:	e008      	b.n	80056da <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80056c8:	4b06      	ldr	r3, [pc, #24]	@ (80056e4 <xTimerGenericCommand+0x98>)
 80056ca:	6818      	ldr	r0, [r3, #0]
 80056cc:	f107 0110 	add.w	r1, r7, #16
 80056d0:	2300      	movs	r3, #0
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	f7fe fd48 	bl	8004168 <xQueueGenericSendFromISR>
 80056d8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80056da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3728      	adds	r7, #40	@ 0x28
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	20001288 	.word	0x20001288

080056e8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b088      	sub	sp, #32
 80056ec:	af02      	add	r7, sp, #8
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056f2:	4b23      	ldr	r3, [pc, #140]	@ (8005780 <prvProcessExpiredTimer+0x98>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	3304      	adds	r3, #4
 8005700:	4618      	mov	r0, r3
 8005702:	f7fe fabf 	bl	8003c84 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800570c:	f003 0304 	and.w	r3, r3, #4
 8005710:	2b00      	cmp	r3, #0
 8005712:	d023      	beq.n	800575c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	699a      	ldr	r2, [r3, #24]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	18d1      	adds	r1, r2, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	683a      	ldr	r2, [r7, #0]
 8005720:	6978      	ldr	r0, [r7, #20]
 8005722:	f000 f8d5 	bl	80058d0 <prvInsertTimerInActiveList>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d020      	beq.n	800576e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800572c:	2300      	movs	r3, #0
 800572e:	9300      	str	r3, [sp, #0]
 8005730:	2300      	movs	r3, #0
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	2100      	movs	r1, #0
 8005736:	6978      	ldr	r0, [r7, #20]
 8005738:	f7ff ff88 	bl	800564c <xTimerGenericCommand>
 800573c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d114      	bne.n	800576e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005748:	f383 8811 	msr	BASEPRI, r3
 800574c:	f3bf 8f6f 	isb	sy
 8005750:	f3bf 8f4f 	dsb	sy
 8005754:	60fb      	str	r3, [r7, #12]
}
 8005756:	bf00      	nop
 8005758:	bf00      	nop
 800575a:	e7fd      	b.n	8005758 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005762:	f023 0301 	bic.w	r3, r3, #1
 8005766:	b2da      	uxtb	r2, r3
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	6978      	ldr	r0, [r7, #20]
 8005774:	4798      	blx	r3
}
 8005776:	bf00      	nop
 8005778:	3718      	adds	r7, #24
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	20001280 	.word	0x20001280

08005784 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800578c:	f107 0308 	add.w	r3, r7, #8
 8005790:	4618      	mov	r0, r3
 8005792:	f000 f859 	bl	8005848 <prvGetNextExpireTime>
 8005796:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	4619      	mov	r1, r3
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f000 f805 	bl	80057ac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80057a2:	f000 f8d7 	bl	8005954 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80057a6:	bf00      	nop
 80057a8:	e7f0      	b.n	800578c <prvTimerTask+0x8>
	...

080057ac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b084      	sub	sp, #16
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80057b6:	f7ff fa29 	bl	8004c0c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80057ba:	f107 0308 	add.w	r3, r7, #8
 80057be:	4618      	mov	r0, r3
 80057c0:	f000 f866 	bl	8005890 <prvSampleTimeNow>
 80057c4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d130      	bne.n	800582e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10a      	bne.n	80057e8 <prvProcessTimerOrBlockTask+0x3c>
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d806      	bhi.n	80057e8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80057da:	f7ff fa25 	bl	8004c28 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80057de:	68f9      	ldr	r1, [r7, #12]
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f7ff ff81 	bl	80056e8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80057e6:	e024      	b.n	8005832 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d008      	beq.n	8005800 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80057ee:	4b13      	ldr	r3, [pc, #76]	@ (800583c <prvProcessTimerOrBlockTask+0x90>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d101      	bne.n	80057fc <prvProcessTimerOrBlockTask+0x50>
 80057f8:	2301      	movs	r3, #1
 80057fa:	e000      	b.n	80057fe <prvProcessTimerOrBlockTask+0x52>
 80057fc:	2300      	movs	r3, #0
 80057fe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005800:	4b0f      	ldr	r3, [pc, #60]	@ (8005840 <prvProcessTimerOrBlockTask+0x94>)
 8005802:	6818      	ldr	r0, [r3, #0]
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	4619      	mov	r1, r3
 800580e:	f7fe ff65 	bl	80046dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005812:	f7ff fa09 	bl	8004c28 <xTaskResumeAll>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d10a      	bne.n	8005832 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800581c:	4b09      	ldr	r3, [pc, #36]	@ (8005844 <prvProcessTimerOrBlockTask+0x98>)
 800581e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005822:	601a      	str	r2, [r3, #0]
 8005824:	f3bf 8f4f 	dsb	sy
 8005828:	f3bf 8f6f 	isb	sy
}
 800582c:	e001      	b.n	8005832 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800582e:	f7ff f9fb 	bl	8004c28 <xTaskResumeAll>
}
 8005832:	bf00      	nop
 8005834:	3710      	adds	r7, #16
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	20001284 	.word	0x20001284
 8005840:	20001288 	.word	0x20001288
 8005844:	e000ed04 	.word	0xe000ed04

08005848 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005850:	4b0e      	ldr	r3, [pc, #56]	@ (800588c <prvGetNextExpireTime+0x44>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <prvGetNextExpireTime+0x16>
 800585a:	2201      	movs	r2, #1
 800585c:	e000      	b.n	8005860 <prvGetNextExpireTime+0x18>
 800585e:	2200      	movs	r2, #0
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d105      	bne.n	8005878 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800586c:	4b07      	ldr	r3, [pc, #28]	@ (800588c <prvGetNextExpireTime+0x44>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	60fb      	str	r3, [r7, #12]
 8005876:	e001      	b.n	800587c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005878:	2300      	movs	r3, #0
 800587a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800587c:	68fb      	ldr	r3, [r7, #12]
}
 800587e:	4618      	mov	r0, r3
 8005880:	3714      	adds	r7, #20
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	20001280 	.word	0x20001280

08005890 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005898:	f7ff fa64 	bl	8004d64 <xTaskGetTickCount>
 800589c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800589e:	4b0b      	ldr	r3, [pc, #44]	@ (80058cc <prvSampleTimeNow+0x3c>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	68fa      	ldr	r2, [r7, #12]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d205      	bcs.n	80058b4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80058a8:	f000 f93a 	bl	8005b20 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	601a      	str	r2, [r3, #0]
 80058b2:	e002      	b.n	80058ba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80058ba:	4a04      	ldr	r2, [pc, #16]	@ (80058cc <prvSampleTimeNow+0x3c>)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80058c0:	68fb      	ldr	r3, [r7, #12]
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	20001290 	.word	0x20001290

080058d0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
 80058dc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80058de:	2300      	movs	r3, #0
 80058e0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	68ba      	ldr	r2, [r7, #8]
 80058e6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	68fa      	ldr	r2, [r7, #12]
 80058ec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d812      	bhi.n	800591c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	1ad2      	subs	r2, r2, r3
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	699b      	ldr	r3, [r3, #24]
 8005900:	429a      	cmp	r2, r3
 8005902:	d302      	bcc.n	800590a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005904:	2301      	movs	r3, #1
 8005906:	617b      	str	r3, [r7, #20]
 8005908:	e01b      	b.n	8005942 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800590a:	4b10      	ldr	r3, [pc, #64]	@ (800594c <prvInsertTimerInActiveList+0x7c>)
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	3304      	adds	r3, #4
 8005912:	4619      	mov	r1, r3
 8005914:	4610      	mov	r0, r2
 8005916:	f7fe f97c 	bl	8003c12 <vListInsert>
 800591a:	e012      	b.n	8005942 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	429a      	cmp	r2, r3
 8005922:	d206      	bcs.n	8005932 <prvInsertTimerInActiveList+0x62>
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	429a      	cmp	r2, r3
 800592a:	d302      	bcc.n	8005932 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800592c:	2301      	movs	r3, #1
 800592e:	617b      	str	r3, [r7, #20]
 8005930:	e007      	b.n	8005942 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005932:	4b07      	ldr	r3, [pc, #28]	@ (8005950 <prvInsertTimerInActiveList+0x80>)
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	3304      	adds	r3, #4
 800593a:	4619      	mov	r1, r3
 800593c:	4610      	mov	r0, r2
 800593e:	f7fe f968 	bl	8003c12 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005942:	697b      	ldr	r3, [r7, #20]
}
 8005944:	4618      	mov	r0, r3
 8005946:	3718      	adds	r7, #24
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}
 800594c:	20001284 	.word	0x20001284
 8005950:	20001280 	.word	0x20001280

08005954 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b08e      	sub	sp, #56	@ 0x38
 8005958:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800595a:	e0ce      	b.n	8005afa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	da19      	bge.n	8005996 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005962:	1d3b      	adds	r3, r7, #4
 8005964:	3304      	adds	r3, #4
 8005966:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800596a:	2b00      	cmp	r3, #0
 800596c:	d10b      	bne.n	8005986 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800596e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005972:	f383 8811 	msr	BASEPRI, r3
 8005976:	f3bf 8f6f 	isb	sy
 800597a:	f3bf 8f4f 	dsb	sy
 800597e:	61fb      	str	r3, [r7, #28]
}
 8005980:	bf00      	nop
 8005982:	bf00      	nop
 8005984:	e7fd      	b.n	8005982 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800598c:	6850      	ldr	r0, [r2, #4]
 800598e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005990:	6892      	ldr	r2, [r2, #8]
 8005992:	4611      	mov	r1, r2
 8005994:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2b00      	cmp	r3, #0
 800599a:	f2c0 80ae 	blt.w	8005afa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80059a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d004      	beq.n	80059b4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80059aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ac:	3304      	adds	r3, #4
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7fe f968 	bl	8003c84 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80059b4:	463b      	mov	r3, r7
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7ff ff6a 	bl	8005890 <prvSampleTimeNow>
 80059bc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2b09      	cmp	r3, #9
 80059c2:	f200 8097 	bhi.w	8005af4 <prvProcessReceivedCommands+0x1a0>
 80059c6:	a201      	add	r2, pc, #4	@ (adr r2, 80059cc <prvProcessReceivedCommands+0x78>)
 80059c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059cc:	080059f5 	.word	0x080059f5
 80059d0:	080059f5 	.word	0x080059f5
 80059d4:	080059f5 	.word	0x080059f5
 80059d8:	08005a6b 	.word	0x08005a6b
 80059dc:	08005a7f 	.word	0x08005a7f
 80059e0:	08005acb 	.word	0x08005acb
 80059e4:	080059f5 	.word	0x080059f5
 80059e8:	080059f5 	.word	0x080059f5
 80059ec:	08005a6b 	.word	0x08005a6b
 80059f0:	08005a7f 	.word	0x08005a7f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80059f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80059fa:	f043 0301 	orr.w	r3, r3, #1
 80059fe:	b2da      	uxtb	r2, r3
 8005a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a02:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005a06:	68ba      	ldr	r2, [r7, #8]
 8005a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a0a:	699b      	ldr	r3, [r3, #24]
 8005a0c:	18d1      	adds	r1, r2, r3
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a14:	f7ff ff5c 	bl	80058d0 <prvInsertTimerInActiveList>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d06c      	beq.n	8005af8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a24:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a2c:	f003 0304 	and.w	r3, r3, #4
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d061      	beq.n	8005af8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005a34:	68ba      	ldr	r2, [r7, #8]
 8005a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	441a      	add	r2, r3
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	9300      	str	r3, [sp, #0]
 8005a40:	2300      	movs	r3, #0
 8005a42:	2100      	movs	r1, #0
 8005a44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a46:	f7ff fe01 	bl	800564c <xTimerGenericCommand>
 8005a4a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005a4c:	6a3b      	ldr	r3, [r7, #32]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d152      	bne.n	8005af8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a56:	f383 8811 	msr	BASEPRI, r3
 8005a5a:	f3bf 8f6f 	isb	sy
 8005a5e:	f3bf 8f4f 	dsb	sy
 8005a62:	61bb      	str	r3, [r7, #24]
}
 8005a64:	bf00      	nop
 8005a66:	bf00      	nop
 8005a68:	e7fd      	b.n	8005a66 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a70:	f023 0301 	bic.w	r3, r3, #1
 8005a74:	b2da      	uxtb	r2, r3
 8005a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a78:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005a7c:	e03d      	b.n	8005afa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a84:	f043 0301 	orr.w	r3, r3, #1
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a8c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a94:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a98:	699b      	ldr	r3, [r3, #24]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d10b      	bne.n	8005ab6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa2:	f383 8811 	msr	BASEPRI, r3
 8005aa6:	f3bf 8f6f 	isb	sy
 8005aaa:	f3bf 8f4f 	dsb	sy
 8005aae:	617b      	str	r3, [r7, #20]
}
 8005ab0:	bf00      	nop
 8005ab2:	bf00      	nop
 8005ab4:	e7fd      	b.n	8005ab2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab8:	699a      	ldr	r2, [r3, #24]
 8005aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005abc:	18d1      	adds	r1, r2, r3
 8005abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ac2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ac4:	f7ff ff04 	bl	80058d0 <prvInsertTimerInActiveList>
					break;
 8005ac8:	e017      	b.n	8005afa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005acc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ad0:	f003 0302 	and.w	r3, r3, #2
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d103      	bne.n	8005ae0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005ad8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ada:	f000 fbe5 	bl	80062a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005ade:	e00c      	b.n	8005afa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ae6:	f023 0301 	bic.w	r3, r3, #1
 8005aea:	b2da      	uxtb	r2, r3
 8005aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005af2:	e002      	b.n	8005afa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005af4:	bf00      	nop
 8005af6:	e000      	b.n	8005afa <prvProcessReceivedCommands+0x1a6>
					break;
 8005af8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005afa:	4b08      	ldr	r3, [pc, #32]	@ (8005b1c <prvProcessReceivedCommands+0x1c8>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	1d39      	adds	r1, r7, #4
 8005b00:	2200      	movs	r2, #0
 8005b02:	4618      	mov	r0, r3
 8005b04:	f7fe fbce 	bl	80042a4 <xQueueReceive>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f47f af26 	bne.w	800595c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005b10:	bf00      	nop
 8005b12:	bf00      	nop
 8005b14:	3730      	adds	r7, #48	@ 0x30
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	20001288 	.word	0x20001288

08005b20 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b088      	sub	sp, #32
 8005b24:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005b26:	e049      	b.n	8005bbc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b28:	4b2e      	ldr	r3, [pc, #184]	@ (8005be4 <prvSwitchTimerLists+0xc4>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68db      	ldr	r3, [r3, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b32:	4b2c      	ldr	r3, [pc, #176]	@ (8005be4 <prvSwitchTimerLists+0xc4>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	3304      	adds	r3, #4
 8005b40:	4618      	mov	r0, r3
 8005b42:	f7fe f89f 	bl	8003c84 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6a1b      	ldr	r3, [r3, #32]
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b54:	f003 0304 	and.w	r3, r3, #4
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d02f      	beq.n	8005bbc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	693a      	ldr	r2, [r7, #16]
 8005b62:	4413      	add	r3, r2
 8005b64:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005b66:	68ba      	ldr	r2, [r7, #8]
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d90e      	bls.n	8005b8c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8005be4 <prvSwitchTimerLists+0xc4>)
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	3304      	adds	r3, #4
 8005b82:	4619      	mov	r1, r3
 8005b84:	4610      	mov	r0, r2
 8005b86:	f7fe f844 	bl	8003c12 <vListInsert>
 8005b8a:	e017      	b.n	8005bbc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	2300      	movs	r3, #0
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	2100      	movs	r1, #0
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f7ff fd58 	bl	800564c <xTimerGenericCommand>
 8005b9c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d10b      	bne.n	8005bbc <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba8:	f383 8811 	msr	BASEPRI, r3
 8005bac:	f3bf 8f6f 	isb	sy
 8005bb0:	f3bf 8f4f 	dsb	sy
 8005bb4:	603b      	str	r3, [r7, #0]
}
 8005bb6:	bf00      	nop
 8005bb8:	bf00      	nop
 8005bba:	e7fd      	b.n	8005bb8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005bbc:	4b09      	ldr	r3, [pc, #36]	@ (8005be4 <prvSwitchTimerLists+0xc4>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d1b0      	bne.n	8005b28 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005bc6:	4b07      	ldr	r3, [pc, #28]	@ (8005be4 <prvSwitchTimerLists+0xc4>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005bcc:	4b06      	ldr	r3, [pc, #24]	@ (8005be8 <prvSwitchTimerLists+0xc8>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a04      	ldr	r2, [pc, #16]	@ (8005be4 <prvSwitchTimerLists+0xc4>)
 8005bd2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005bd4:	4a04      	ldr	r2, [pc, #16]	@ (8005be8 <prvSwitchTimerLists+0xc8>)
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	6013      	str	r3, [r2, #0]
}
 8005bda:	bf00      	nop
 8005bdc:	3718      	adds	r7, #24
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop
 8005be4:	20001280 	.word	0x20001280
 8005be8:	20001284 	.word	0x20001284

08005bec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b082      	sub	sp, #8
 8005bf0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005bf2:	f000 f969 	bl	8005ec8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005bf6:	4b15      	ldr	r3, [pc, #84]	@ (8005c4c <prvCheckForValidListAndQueue+0x60>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d120      	bne.n	8005c40 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005bfe:	4814      	ldr	r0, [pc, #80]	@ (8005c50 <prvCheckForValidListAndQueue+0x64>)
 8005c00:	f7fd ffb6 	bl	8003b70 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005c04:	4813      	ldr	r0, [pc, #76]	@ (8005c54 <prvCheckForValidListAndQueue+0x68>)
 8005c06:	f7fd ffb3 	bl	8003b70 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005c0a:	4b13      	ldr	r3, [pc, #76]	@ (8005c58 <prvCheckForValidListAndQueue+0x6c>)
 8005c0c:	4a10      	ldr	r2, [pc, #64]	@ (8005c50 <prvCheckForValidListAndQueue+0x64>)
 8005c0e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005c10:	4b12      	ldr	r3, [pc, #72]	@ (8005c5c <prvCheckForValidListAndQueue+0x70>)
 8005c12:	4a10      	ldr	r2, [pc, #64]	@ (8005c54 <prvCheckForValidListAndQueue+0x68>)
 8005c14:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005c16:	2300      	movs	r3, #0
 8005c18:	9300      	str	r3, [sp, #0]
 8005c1a:	4b11      	ldr	r3, [pc, #68]	@ (8005c60 <prvCheckForValidListAndQueue+0x74>)
 8005c1c:	4a11      	ldr	r2, [pc, #68]	@ (8005c64 <prvCheckForValidListAndQueue+0x78>)
 8005c1e:	2110      	movs	r1, #16
 8005c20:	200a      	movs	r0, #10
 8005c22:	f7fe f8c3 	bl	8003dac <xQueueGenericCreateStatic>
 8005c26:	4603      	mov	r3, r0
 8005c28:	4a08      	ldr	r2, [pc, #32]	@ (8005c4c <prvCheckForValidListAndQueue+0x60>)
 8005c2a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005c2c:	4b07      	ldr	r3, [pc, #28]	@ (8005c4c <prvCheckForValidListAndQueue+0x60>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d005      	beq.n	8005c40 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005c34:	4b05      	ldr	r3, [pc, #20]	@ (8005c4c <prvCheckForValidListAndQueue+0x60>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	490b      	ldr	r1, [pc, #44]	@ (8005c68 <prvCheckForValidListAndQueue+0x7c>)
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7fe fd24 	bl	8004688 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c40:	f000 f974 	bl	8005f2c <vPortExitCritical>
}
 8005c44:	bf00      	nop
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	20001288 	.word	0x20001288
 8005c50:	20001258 	.word	0x20001258
 8005c54:	2000126c 	.word	0x2000126c
 8005c58:	20001280 	.word	0x20001280
 8005c5c:	20001284 	.word	0x20001284
 8005c60:	20001334 	.word	0x20001334
 8005c64:	20001294 	.word	0x20001294
 8005c68:	08006738 	.word	0x08006738

08005c6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	3b04      	subs	r3, #4
 8005c7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005c84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	3b04      	subs	r3, #4
 8005c8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	f023 0201 	bic.w	r2, r3, #1
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	3b04      	subs	r3, #4
 8005c9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005c9c:	4a0c      	ldr	r2, [pc, #48]	@ (8005cd0 <pxPortInitialiseStack+0x64>)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	3b14      	subs	r3, #20
 8005ca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	3b04      	subs	r3, #4
 8005cb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f06f 0202 	mvn.w	r2, #2
 8005cba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	3b20      	subs	r3, #32
 8005cc0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3714      	adds	r7, #20
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr
 8005cd0:	08005cd5 	.word	0x08005cd5

08005cd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005cde:	4b13      	ldr	r3, [pc, #76]	@ (8005d2c <prvTaskExitError+0x58>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce6:	d00b      	beq.n	8005d00 <prvTaskExitError+0x2c>
	__asm volatile
 8005ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cec:	f383 8811 	msr	BASEPRI, r3
 8005cf0:	f3bf 8f6f 	isb	sy
 8005cf4:	f3bf 8f4f 	dsb	sy
 8005cf8:	60fb      	str	r3, [r7, #12]
}
 8005cfa:	bf00      	nop
 8005cfc:	bf00      	nop
 8005cfe:	e7fd      	b.n	8005cfc <prvTaskExitError+0x28>
	__asm volatile
 8005d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d04:	f383 8811 	msr	BASEPRI, r3
 8005d08:	f3bf 8f6f 	isb	sy
 8005d0c:	f3bf 8f4f 	dsb	sy
 8005d10:	60bb      	str	r3, [r7, #8]
}
 8005d12:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005d14:	bf00      	nop
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d0fc      	beq.n	8005d16 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005d1c:	bf00      	nop
 8005d1e:	bf00      	nop
 8005d20:	3714      	adds	r7, #20
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	2000003c 	.word	0x2000003c

08005d30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005d30:	4b07      	ldr	r3, [pc, #28]	@ (8005d50 <pxCurrentTCBConst2>)
 8005d32:	6819      	ldr	r1, [r3, #0]
 8005d34:	6808      	ldr	r0, [r1, #0]
 8005d36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d3a:	f380 8809 	msr	PSP, r0
 8005d3e:	f3bf 8f6f 	isb	sy
 8005d42:	f04f 0000 	mov.w	r0, #0
 8005d46:	f380 8811 	msr	BASEPRI, r0
 8005d4a:	4770      	bx	lr
 8005d4c:	f3af 8000 	nop.w

08005d50 <pxCurrentTCBConst2>:
 8005d50:	20000d58 	.word	0x20000d58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005d54:	bf00      	nop
 8005d56:	bf00      	nop

08005d58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005d58:	4808      	ldr	r0, [pc, #32]	@ (8005d7c <prvPortStartFirstTask+0x24>)
 8005d5a:	6800      	ldr	r0, [r0, #0]
 8005d5c:	6800      	ldr	r0, [r0, #0]
 8005d5e:	f380 8808 	msr	MSP, r0
 8005d62:	f04f 0000 	mov.w	r0, #0
 8005d66:	f380 8814 	msr	CONTROL, r0
 8005d6a:	b662      	cpsie	i
 8005d6c:	b661      	cpsie	f
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	df00      	svc	0
 8005d78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005d7a:	bf00      	nop
 8005d7c:	e000ed08 	.word	0xe000ed08

08005d80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b086      	sub	sp, #24
 8005d84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005d86:	4b47      	ldr	r3, [pc, #284]	@ (8005ea4 <xPortStartScheduler+0x124>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a47      	ldr	r2, [pc, #284]	@ (8005ea8 <xPortStartScheduler+0x128>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d10b      	bne.n	8005da8 <xPortStartScheduler+0x28>
	__asm volatile
 8005d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d94:	f383 8811 	msr	BASEPRI, r3
 8005d98:	f3bf 8f6f 	isb	sy
 8005d9c:	f3bf 8f4f 	dsb	sy
 8005da0:	60fb      	str	r3, [r7, #12]
}
 8005da2:	bf00      	nop
 8005da4:	bf00      	nop
 8005da6:	e7fd      	b.n	8005da4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005da8:	4b3e      	ldr	r3, [pc, #248]	@ (8005ea4 <xPortStartScheduler+0x124>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a3f      	ldr	r2, [pc, #252]	@ (8005eac <xPortStartScheduler+0x12c>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d10b      	bne.n	8005dca <xPortStartScheduler+0x4a>
	__asm volatile
 8005db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db6:	f383 8811 	msr	BASEPRI, r3
 8005dba:	f3bf 8f6f 	isb	sy
 8005dbe:	f3bf 8f4f 	dsb	sy
 8005dc2:	613b      	str	r3, [r7, #16]
}
 8005dc4:	bf00      	nop
 8005dc6:	bf00      	nop
 8005dc8:	e7fd      	b.n	8005dc6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005dca:	4b39      	ldr	r3, [pc, #228]	@ (8005eb0 <xPortStartScheduler+0x130>)
 8005dcc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	22ff      	movs	r2, #255	@ 0xff
 8005dda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005de4:	78fb      	ldrb	r3, [r7, #3]
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005dec:	b2da      	uxtb	r2, r3
 8005dee:	4b31      	ldr	r3, [pc, #196]	@ (8005eb4 <xPortStartScheduler+0x134>)
 8005df0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005df2:	4b31      	ldr	r3, [pc, #196]	@ (8005eb8 <xPortStartScheduler+0x138>)
 8005df4:	2207      	movs	r2, #7
 8005df6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005df8:	e009      	b.n	8005e0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005dfa:	4b2f      	ldr	r3, [pc, #188]	@ (8005eb8 <xPortStartScheduler+0x138>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	4a2d      	ldr	r2, [pc, #180]	@ (8005eb8 <xPortStartScheduler+0x138>)
 8005e02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e04:	78fb      	ldrb	r3, [r7, #3]
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	005b      	lsls	r3, r3, #1
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e0e:	78fb      	ldrb	r3, [r7, #3]
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e16:	2b80      	cmp	r3, #128	@ 0x80
 8005e18:	d0ef      	beq.n	8005dfa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005e1a:	4b27      	ldr	r3, [pc, #156]	@ (8005eb8 <xPortStartScheduler+0x138>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f1c3 0307 	rsb	r3, r3, #7
 8005e22:	2b04      	cmp	r3, #4
 8005e24:	d00b      	beq.n	8005e3e <xPortStartScheduler+0xbe>
	__asm volatile
 8005e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e2a:	f383 8811 	msr	BASEPRI, r3
 8005e2e:	f3bf 8f6f 	isb	sy
 8005e32:	f3bf 8f4f 	dsb	sy
 8005e36:	60bb      	str	r3, [r7, #8]
}
 8005e38:	bf00      	nop
 8005e3a:	bf00      	nop
 8005e3c:	e7fd      	b.n	8005e3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e3e:	4b1e      	ldr	r3, [pc, #120]	@ (8005eb8 <xPortStartScheduler+0x138>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	021b      	lsls	r3, r3, #8
 8005e44:	4a1c      	ldr	r2, [pc, #112]	@ (8005eb8 <xPortStartScheduler+0x138>)
 8005e46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e48:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb8 <xPortStartScheduler+0x138>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e50:	4a19      	ldr	r2, [pc, #100]	@ (8005eb8 <xPortStartScheduler+0x138>)
 8005e52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	b2da      	uxtb	r2, r3
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e5c:	4b17      	ldr	r3, [pc, #92]	@ (8005ebc <xPortStartScheduler+0x13c>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a16      	ldr	r2, [pc, #88]	@ (8005ebc <xPortStartScheduler+0x13c>)
 8005e62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005e66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e68:	4b14      	ldr	r3, [pc, #80]	@ (8005ebc <xPortStartScheduler+0x13c>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a13      	ldr	r2, [pc, #76]	@ (8005ebc <xPortStartScheduler+0x13c>)
 8005e6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005e72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005e74:	f000 f8da 	bl	800602c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005e78:	4b11      	ldr	r3, [pc, #68]	@ (8005ec0 <xPortStartScheduler+0x140>)
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005e7e:	f000 f8f9 	bl	8006074 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005e82:	4b10      	ldr	r3, [pc, #64]	@ (8005ec4 <xPortStartScheduler+0x144>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a0f      	ldr	r2, [pc, #60]	@ (8005ec4 <xPortStartScheduler+0x144>)
 8005e88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005e8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005e8e:	f7ff ff63 	bl	8005d58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005e92:	f7ff f831 	bl	8004ef8 <vTaskSwitchContext>
	prvTaskExitError();
 8005e96:	f7ff ff1d 	bl	8005cd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005e9a:	2300      	movs	r3, #0
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	3718      	adds	r7, #24
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	e000ed00 	.word	0xe000ed00
 8005ea8:	410fc271 	.word	0x410fc271
 8005eac:	410fc270 	.word	0x410fc270
 8005eb0:	e000e400 	.word	0xe000e400
 8005eb4:	20001384 	.word	0x20001384
 8005eb8:	20001388 	.word	0x20001388
 8005ebc:	e000ed20 	.word	0xe000ed20
 8005ec0:	2000003c 	.word	0x2000003c
 8005ec4:	e000ef34 	.word	0xe000ef34

08005ec8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
	__asm volatile
 8005ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed2:	f383 8811 	msr	BASEPRI, r3
 8005ed6:	f3bf 8f6f 	isb	sy
 8005eda:	f3bf 8f4f 	dsb	sy
 8005ede:	607b      	str	r3, [r7, #4]
}
 8005ee0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005ee2:	4b10      	ldr	r3, [pc, #64]	@ (8005f24 <vPortEnterCritical+0x5c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	4a0e      	ldr	r2, [pc, #56]	@ (8005f24 <vPortEnterCritical+0x5c>)
 8005eea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005eec:	4b0d      	ldr	r3, [pc, #52]	@ (8005f24 <vPortEnterCritical+0x5c>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d110      	bne.n	8005f16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8005f28 <vPortEnterCritical+0x60>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00b      	beq.n	8005f16 <vPortEnterCritical+0x4e>
	__asm volatile
 8005efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f02:	f383 8811 	msr	BASEPRI, r3
 8005f06:	f3bf 8f6f 	isb	sy
 8005f0a:	f3bf 8f4f 	dsb	sy
 8005f0e:	603b      	str	r3, [r7, #0]
}
 8005f10:	bf00      	nop
 8005f12:	bf00      	nop
 8005f14:	e7fd      	b.n	8005f12 <vPortEnterCritical+0x4a>
	}
}
 8005f16:	bf00      	nop
 8005f18:	370c      	adds	r7, #12
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr
 8005f22:	bf00      	nop
 8005f24:	2000003c 	.word	0x2000003c
 8005f28:	e000ed04 	.word	0xe000ed04

08005f2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005f32:	4b12      	ldr	r3, [pc, #72]	@ (8005f7c <vPortExitCritical+0x50>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10b      	bne.n	8005f52 <vPortExitCritical+0x26>
	__asm volatile
 8005f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f3e:	f383 8811 	msr	BASEPRI, r3
 8005f42:	f3bf 8f6f 	isb	sy
 8005f46:	f3bf 8f4f 	dsb	sy
 8005f4a:	607b      	str	r3, [r7, #4]
}
 8005f4c:	bf00      	nop
 8005f4e:	bf00      	nop
 8005f50:	e7fd      	b.n	8005f4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005f52:	4b0a      	ldr	r3, [pc, #40]	@ (8005f7c <vPortExitCritical+0x50>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	3b01      	subs	r3, #1
 8005f58:	4a08      	ldr	r2, [pc, #32]	@ (8005f7c <vPortExitCritical+0x50>)
 8005f5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005f5c:	4b07      	ldr	r3, [pc, #28]	@ (8005f7c <vPortExitCritical+0x50>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d105      	bne.n	8005f70 <vPortExitCritical+0x44>
 8005f64:	2300      	movs	r3, #0
 8005f66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	f383 8811 	msr	BASEPRI, r3
}
 8005f6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005f70:	bf00      	nop
 8005f72:	370c      	adds	r7, #12
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr
 8005f7c:	2000003c 	.word	0x2000003c

08005f80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005f80:	f3ef 8009 	mrs	r0, PSP
 8005f84:	f3bf 8f6f 	isb	sy
 8005f88:	4b15      	ldr	r3, [pc, #84]	@ (8005fe0 <pxCurrentTCBConst>)
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	f01e 0f10 	tst.w	lr, #16
 8005f90:	bf08      	it	eq
 8005f92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005f96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f9a:	6010      	str	r0, [r2, #0]
 8005f9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005fa0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005fa4:	f380 8811 	msr	BASEPRI, r0
 8005fa8:	f3bf 8f4f 	dsb	sy
 8005fac:	f3bf 8f6f 	isb	sy
 8005fb0:	f7fe ffa2 	bl	8004ef8 <vTaskSwitchContext>
 8005fb4:	f04f 0000 	mov.w	r0, #0
 8005fb8:	f380 8811 	msr	BASEPRI, r0
 8005fbc:	bc09      	pop	{r0, r3}
 8005fbe:	6819      	ldr	r1, [r3, #0]
 8005fc0:	6808      	ldr	r0, [r1, #0]
 8005fc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc6:	f01e 0f10 	tst.w	lr, #16
 8005fca:	bf08      	it	eq
 8005fcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005fd0:	f380 8809 	msr	PSP, r0
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	f3af 8000 	nop.w

08005fe0 <pxCurrentTCBConst>:
 8005fe0:	20000d58 	.word	0x20000d58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop

08005fe8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
	__asm volatile
 8005fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff2:	f383 8811 	msr	BASEPRI, r3
 8005ff6:	f3bf 8f6f 	isb	sy
 8005ffa:	f3bf 8f4f 	dsb	sy
 8005ffe:	607b      	str	r3, [r7, #4]
}
 8006000:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006002:	f7fe febf 	bl	8004d84 <xTaskIncrementTick>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d003      	beq.n	8006014 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800600c:	4b06      	ldr	r3, [pc, #24]	@ (8006028 <xPortSysTickHandler+0x40>)
 800600e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006012:	601a      	str	r2, [r3, #0]
 8006014:	2300      	movs	r3, #0
 8006016:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	f383 8811 	msr	BASEPRI, r3
}
 800601e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006020:	bf00      	nop
 8006022:	3708      	adds	r7, #8
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	e000ed04 	.word	0xe000ed04

0800602c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800602c:	b480      	push	{r7}
 800602e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006030:	4b0b      	ldr	r3, [pc, #44]	@ (8006060 <vPortSetupTimerInterrupt+0x34>)
 8006032:	2200      	movs	r2, #0
 8006034:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006036:	4b0b      	ldr	r3, [pc, #44]	@ (8006064 <vPortSetupTimerInterrupt+0x38>)
 8006038:	2200      	movs	r2, #0
 800603a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800603c:	4b0a      	ldr	r3, [pc, #40]	@ (8006068 <vPortSetupTimerInterrupt+0x3c>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a0a      	ldr	r2, [pc, #40]	@ (800606c <vPortSetupTimerInterrupt+0x40>)
 8006042:	fba2 2303 	umull	r2, r3, r2, r3
 8006046:	099b      	lsrs	r3, r3, #6
 8006048:	4a09      	ldr	r2, [pc, #36]	@ (8006070 <vPortSetupTimerInterrupt+0x44>)
 800604a:	3b01      	subs	r3, #1
 800604c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800604e:	4b04      	ldr	r3, [pc, #16]	@ (8006060 <vPortSetupTimerInterrupt+0x34>)
 8006050:	2207      	movs	r2, #7
 8006052:	601a      	str	r2, [r3, #0]
}
 8006054:	bf00      	nop
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr
 800605e:	bf00      	nop
 8006060:	e000e010 	.word	0xe000e010
 8006064:	e000e018 	.word	0xe000e018
 8006068:	20000030 	.word	0x20000030
 800606c:	10624dd3 	.word	0x10624dd3
 8006070:	e000e014 	.word	0xe000e014

08006074 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006074:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006084 <vPortEnableVFP+0x10>
 8006078:	6801      	ldr	r1, [r0, #0]
 800607a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800607e:	6001      	str	r1, [r0, #0]
 8006080:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006082:	bf00      	nop
 8006084:	e000ed88 	.word	0xe000ed88

08006088 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006088:	b480      	push	{r7}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800608e:	f3ef 8305 	mrs	r3, IPSR
 8006092:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2b0f      	cmp	r3, #15
 8006098:	d915      	bls.n	80060c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800609a:	4a18      	ldr	r2, [pc, #96]	@ (80060fc <vPortValidateInterruptPriority+0x74>)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	4413      	add	r3, r2
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80060a4:	4b16      	ldr	r3, [pc, #88]	@ (8006100 <vPortValidateInterruptPriority+0x78>)
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	7afa      	ldrb	r2, [r7, #11]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d20b      	bcs.n	80060c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80060ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b2:	f383 8811 	msr	BASEPRI, r3
 80060b6:	f3bf 8f6f 	isb	sy
 80060ba:	f3bf 8f4f 	dsb	sy
 80060be:	607b      	str	r3, [r7, #4]
}
 80060c0:	bf00      	nop
 80060c2:	bf00      	nop
 80060c4:	e7fd      	b.n	80060c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80060c6:	4b0f      	ldr	r3, [pc, #60]	@ (8006104 <vPortValidateInterruptPriority+0x7c>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80060ce:	4b0e      	ldr	r3, [pc, #56]	@ (8006108 <vPortValidateInterruptPriority+0x80>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d90b      	bls.n	80060ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80060d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060da:	f383 8811 	msr	BASEPRI, r3
 80060de:	f3bf 8f6f 	isb	sy
 80060e2:	f3bf 8f4f 	dsb	sy
 80060e6:	603b      	str	r3, [r7, #0]
}
 80060e8:	bf00      	nop
 80060ea:	bf00      	nop
 80060ec:	e7fd      	b.n	80060ea <vPortValidateInterruptPriority+0x62>
	}
 80060ee:	bf00      	nop
 80060f0:	3714      	adds	r7, #20
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	e000e3f0 	.word	0xe000e3f0
 8006100:	20001384 	.word	0x20001384
 8006104:	e000ed0c 	.word	0xe000ed0c
 8006108:	20001388 	.word	0x20001388

0800610c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b08a      	sub	sp, #40	@ 0x28
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006114:	2300      	movs	r3, #0
 8006116:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006118:	f7fe fd78 	bl	8004c0c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800611c:	4b5c      	ldr	r3, [pc, #368]	@ (8006290 <pvPortMalloc+0x184>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d101      	bne.n	8006128 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006124:	f000 f924 	bl	8006370 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006128:	4b5a      	ldr	r3, [pc, #360]	@ (8006294 <pvPortMalloc+0x188>)
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4013      	ands	r3, r2
 8006130:	2b00      	cmp	r3, #0
 8006132:	f040 8095 	bne.w	8006260 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d01e      	beq.n	800617a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800613c:	2208      	movs	r2, #8
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4413      	add	r3, r2
 8006142:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f003 0307 	and.w	r3, r3, #7
 800614a:	2b00      	cmp	r3, #0
 800614c:	d015      	beq.n	800617a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f023 0307 	bic.w	r3, r3, #7
 8006154:	3308      	adds	r3, #8
 8006156:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f003 0307 	and.w	r3, r3, #7
 800615e:	2b00      	cmp	r3, #0
 8006160:	d00b      	beq.n	800617a <pvPortMalloc+0x6e>
	__asm volatile
 8006162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006166:	f383 8811 	msr	BASEPRI, r3
 800616a:	f3bf 8f6f 	isb	sy
 800616e:	f3bf 8f4f 	dsb	sy
 8006172:	617b      	str	r3, [r7, #20]
}
 8006174:	bf00      	nop
 8006176:	bf00      	nop
 8006178:	e7fd      	b.n	8006176 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d06f      	beq.n	8006260 <pvPortMalloc+0x154>
 8006180:	4b45      	ldr	r3, [pc, #276]	@ (8006298 <pvPortMalloc+0x18c>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	687a      	ldr	r2, [r7, #4]
 8006186:	429a      	cmp	r2, r3
 8006188:	d86a      	bhi.n	8006260 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800618a:	4b44      	ldr	r3, [pc, #272]	@ (800629c <pvPortMalloc+0x190>)
 800618c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800618e:	4b43      	ldr	r3, [pc, #268]	@ (800629c <pvPortMalloc+0x190>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006194:	e004      	b.n	80061a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006198:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800619a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d903      	bls.n	80061b2 <pvPortMalloc+0xa6>
 80061aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1f1      	bne.n	8006196 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80061b2:	4b37      	ldr	r3, [pc, #220]	@ (8006290 <pvPortMalloc+0x184>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d051      	beq.n	8006260 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80061bc:	6a3b      	ldr	r3, [r7, #32]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2208      	movs	r2, #8
 80061c2:	4413      	add	r3, r2
 80061c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80061c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	6a3b      	ldr	r3, [r7, #32]
 80061cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80061ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d0:	685a      	ldr	r2, [r3, #4]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	1ad2      	subs	r2, r2, r3
 80061d6:	2308      	movs	r3, #8
 80061d8:	005b      	lsls	r3, r3, #1
 80061da:	429a      	cmp	r2, r3
 80061dc:	d920      	bls.n	8006220 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80061de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4413      	add	r3, r2
 80061e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	f003 0307 	and.w	r3, r3, #7
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00b      	beq.n	8006208 <pvPortMalloc+0xfc>
	__asm volatile
 80061f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f4:	f383 8811 	msr	BASEPRI, r3
 80061f8:	f3bf 8f6f 	isb	sy
 80061fc:	f3bf 8f4f 	dsb	sy
 8006200:	613b      	str	r3, [r7, #16]
}
 8006202:	bf00      	nop
 8006204:	bf00      	nop
 8006206:	e7fd      	b.n	8006204 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620a:	685a      	ldr	r2, [r3, #4]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	1ad2      	subs	r2, r2, r3
 8006210:	69bb      	ldr	r3, [r7, #24]
 8006212:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800621a:	69b8      	ldr	r0, [r7, #24]
 800621c:	f000 f90a 	bl	8006434 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006220:	4b1d      	ldr	r3, [pc, #116]	@ (8006298 <pvPortMalloc+0x18c>)
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	4a1b      	ldr	r2, [pc, #108]	@ (8006298 <pvPortMalloc+0x18c>)
 800622c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800622e:	4b1a      	ldr	r3, [pc, #104]	@ (8006298 <pvPortMalloc+0x18c>)
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	4b1b      	ldr	r3, [pc, #108]	@ (80062a0 <pvPortMalloc+0x194>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	429a      	cmp	r2, r3
 8006238:	d203      	bcs.n	8006242 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800623a:	4b17      	ldr	r3, [pc, #92]	@ (8006298 <pvPortMalloc+0x18c>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a18      	ldr	r2, [pc, #96]	@ (80062a0 <pvPortMalloc+0x194>)
 8006240:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006244:	685a      	ldr	r2, [r3, #4]
 8006246:	4b13      	ldr	r3, [pc, #76]	@ (8006294 <pvPortMalloc+0x188>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	431a      	orrs	r2, r3
 800624c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006252:	2200      	movs	r2, #0
 8006254:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006256:	4b13      	ldr	r3, [pc, #76]	@ (80062a4 <pvPortMalloc+0x198>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	3301      	adds	r3, #1
 800625c:	4a11      	ldr	r2, [pc, #68]	@ (80062a4 <pvPortMalloc+0x198>)
 800625e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006260:	f7fe fce2 	bl	8004c28 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006264:	69fb      	ldr	r3, [r7, #28]
 8006266:	f003 0307 	and.w	r3, r3, #7
 800626a:	2b00      	cmp	r3, #0
 800626c:	d00b      	beq.n	8006286 <pvPortMalloc+0x17a>
	__asm volatile
 800626e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006272:	f383 8811 	msr	BASEPRI, r3
 8006276:	f3bf 8f6f 	isb	sy
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	60fb      	str	r3, [r7, #12]
}
 8006280:	bf00      	nop
 8006282:	bf00      	nop
 8006284:	e7fd      	b.n	8006282 <pvPortMalloc+0x176>
	return pvReturn;
 8006286:	69fb      	ldr	r3, [r7, #28]
}
 8006288:	4618      	mov	r0, r3
 800628a:	3728      	adds	r7, #40	@ 0x28
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}
 8006290:	20004f94 	.word	0x20004f94
 8006294:	20004fa8 	.word	0x20004fa8
 8006298:	20004f98 	.word	0x20004f98
 800629c:	20004f8c 	.word	0x20004f8c
 80062a0:	20004f9c 	.word	0x20004f9c
 80062a4:	20004fa0 	.word	0x20004fa0

080062a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b086      	sub	sp, #24
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d04f      	beq.n	800635a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80062ba:	2308      	movs	r3, #8
 80062bc:	425b      	negs	r3, r3
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	4413      	add	r3, r2
 80062c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	685a      	ldr	r2, [r3, #4]
 80062cc:	4b25      	ldr	r3, [pc, #148]	@ (8006364 <vPortFree+0xbc>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4013      	ands	r3, r2
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d10b      	bne.n	80062ee <vPortFree+0x46>
	__asm volatile
 80062d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062da:	f383 8811 	msr	BASEPRI, r3
 80062de:	f3bf 8f6f 	isb	sy
 80062e2:	f3bf 8f4f 	dsb	sy
 80062e6:	60fb      	str	r3, [r7, #12]
}
 80062e8:	bf00      	nop
 80062ea:	bf00      	nop
 80062ec:	e7fd      	b.n	80062ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00b      	beq.n	800630e <vPortFree+0x66>
	__asm volatile
 80062f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fa:	f383 8811 	msr	BASEPRI, r3
 80062fe:	f3bf 8f6f 	isb	sy
 8006302:	f3bf 8f4f 	dsb	sy
 8006306:	60bb      	str	r3, [r7, #8]
}
 8006308:	bf00      	nop
 800630a:	bf00      	nop
 800630c:	e7fd      	b.n	800630a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	685a      	ldr	r2, [r3, #4]
 8006312:	4b14      	ldr	r3, [pc, #80]	@ (8006364 <vPortFree+0xbc>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4013      	ands	r3, r2
 8006318:	2b00      	cmp	r3, #0
 800631a:	d01e      	beq.n	800635a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d11a      	bne.n	800635a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	685a      	ldr	r2, [r3, #4]
 8006328:	4b0e      	ldr	r3, [pc, #56]	@ (8006364 <vPortFree+0xbc>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	43db      	mvns	r3, r3
 800632e:	401a      	ands	r2, r3
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006334:	f7fe fc6a 	bl	8004c0c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	685a      	ldr	r2, [r3, #4]
 800633c:	4b0a      	ldr	r3, [pc, #40]	@ (8006368 <vPortFree+0xc0>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4413      	add	r3, r2
 8006342:	4a09      	ldr	r2, [pc, #36]	@ (8006368 <vPortFree+0xc0>)
 8006344:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006346:	6938      	ldr	r0, [r7, #16]
 8006348:	f000 f874 	bl	8006434 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800634c:	4b07      	ldr	r3, [pc, #28]	@ (800636c <vPortFree+0xc4>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	3301      	adds	r3, #1
 8006352:	4a06      	ldr	r2, [pc, #24]	@ (800636c <vPortFree+0xc4>)
 8006354:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006356:	f7fe fc67 	bl	8004c28 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800635a:	bf00      	nop
 800635c:	3718      	adds	r7, #24
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	20004fa8 	.word	0x20004fa8
 8006368:	20004f98 	.word	0x20004f98
 800636c:	20004fa4 	.word	0x20004fa4

08006370 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006376:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800637a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800637c:	4b27      	ldr	r3, [pc, #156]	@ (800641c <prvHeapInit+0xac>)
 800637e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f003 0307 	and.w	r3, r3, #7
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00c      	beq.n	80063a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	3307      	adds	r3, #7
 800638e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f023 0307 	bic.w	r3, r3, #7
 8006396:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006398:	68ba      	ldr	r2, [r7, #8]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	4a1f      	ldr	r2, [pc, #124]	@ (800641c <prvHeapInit+0xac>)
 80063a0:	4413      	add	r3, r2
 80063a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80063a8:	4a1d      	ldr	r2, [pc, #116]	@ (8006420 <prvHeapInit+0xb0>)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80063ae:	4b1c      	ldr	r3, [pc, #112]	@ (8006420 <prvHeapInit+0xb0>)
 80063b0:	2200      	movs	r2, #0
 80063b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	4413      	add	r3, r2
 80063ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80063bc:	2208      	movs	r2, #8
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	1a9b      	subs	r3, r3, r2
 80063c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f023 0307 	bic.w	r3, r3, #7
 80063ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	4a15      	ldr	r2, [pc, #84]	@ (8006424 <prvHeapInit+0xb4>)
 80063d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80063d2:	4b14      	ldr	r3, [pc, #80]	@ (8006424 <prvHeapInit+0xb4>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2200      	movs	r2, #0
 80063d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80063da:	4b12      	ldr	r3, [pc, #72]	@ (8006424 <prvHeapInit+0xb4>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2200      	movs	r2, #0
 80063e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	1ad2      	subs	r2, r2, r3
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80063f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006424 <prvHeapInit+0xb4>)
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	4a0a      	ldr	r2, [pc, #40]	@ (8006428 <prvHeapInit+0xb8>)
 80063fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	4a09      	ldr	r2, [pc, #36]	@ (800642c <prvHeapInit+0xbc>)
 8006406:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006408:	4b09      	ldr	r3, [pc, #36]	@ (8006430 <prvHeapInit+0xc0>)
 800640a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800640e:	601a      	str	r2, [r3, #0]
}
 8006410:	bf00      	nop
 8006412:	3714      	adds	r7, #20
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr
 800641c:	2000138c 	.word	0x2000138c
 8006420:	20004f8c 	.word	0x20004f8c
 8006424:	20004f94 	.word	0x20004f94
 8006428:	20004f9c 	.word	0x20004f9c
 800642c:	20004f98 	.word	0x20004f98
 8006430:	20004fa8 	.word	0x20004fa8

08006434 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006434:	b480      	push	{r7}
 8006436:	b085      	sub	sp, #20
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800643c:	4b28      	ldr	r3, [pc, #160]	@ (80064e0 <prvInsertBlockIntoFreeList+0xac>)
 800643e:	60fb      	str	r3, [r7, #12]
 8006440:	e002      	b.n	8006448 <prvInsertBlockIntoFreeList+0x14>
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	60fb      	str	r3, [r7, #12]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	429a      	cmp	r2, r3
 8006450:	d8f7      	bhi.n	8006442 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	68ba      	ldr	r2, [r7, #8]
 800645c:	4413      	add	r3, r2
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	429a      	cmp	r2, r3
 8006462:	d108      	bne.n	8006476 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	685a      	ldr	r2, [r3, #4]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	441a      	add	r2, r3
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	441a      	add	r2, r3
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	429a      	cmp	r2, r3
 8006488:	d118      	bne.n	80064bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	4b15      	ldr	r3, [pc, #84]	@ (80064e4 <prvInsertBlockIntoFreeList+0xb0>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	429a      	cmp	r2, r3
 8006494:	d00d      	beq.n	80064b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	441a      	add	r2, r3
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	601a      	str	r2, [r3, #0]
 80064b0:	e008      	b.n	80064c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80064b2:	4b0c      	ldr	r3, [pc, #48]	@ (80064e4 <prvInsertBlockIntoFreeList+0xb0>)
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	601a      	str	r2, [r3, #0]
 80064ba:	e003      	b.n	80064c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d002      	beq.n	80064d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064d2:	bf00      	nop
 80064d4:	3714      	adds	r7, #20
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
 80064de:	bf00      	nop
 80064e0:	20004f8c 	.word	0x20004f8c
 80064e4:	20004f94 	.word	0x20004f94

080064e8 <memset>:
 80064e8:	4402      	add	r2, r0
 80064ea:	4603      	mov	r3, r0
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d100      	bne.n	80064f2 <memset+0xa>
 80064f0:	4770      	bx	lr
 80064f2:	f803 1b01 	strb.w	r1, [r3], #1
 80064f6:	e7f9      	b.n	80064ec <memset+0x4>

080064f8 <_reclaim_reent>:
 80064f8:	4b2d      	ldr	r3, [pc, #180]	@ (80065b0 <_reclaim_reent+0xb8>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4283      	cmp	r3, r0
 80064fe:	b570      	push	{r4, r5, r6, lr}
 8006500:	4604      	mov	r4, r0
 8006502:	d053      	beq.n	80065ac <_reclaim_reent+0xb4>
 8006504:	69c3      	ldr	r3, [r0, #28]
 8006506:	b31b      	cbz	r3, 8006550 <_reclaim_reent+0x58>
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	b163      	cbz	r3, 8006526 <_reclaim_reent+0x2e>
 800650c:	2500      	movs	r5, #0
 800650e:	69e3      	ldr	r3, [r4, #28]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	5959      	ldr	r1, [r3, r5]
 8006514:	b9b1      	cbnz	r1, 8006544 <_reclaim_reent+0x4c>
 8006516:	3504      	adds	r5, #4
 8006518:	2d80      	cmp	r5, #128	@ 0x80
 800651a:	d1f8      	bne.n	800650e <_reclaim_reent+0x16>
 800651c:	69e3      	ldr	r3, [r4, #28]
 800651e:	4620      	mov	r0, r4
 8006520:	68d9      	ldr	r1, [r3, #12]
 8006522:	f000 f87b 	bl	800661c <_free_r>
 8006526:	69e3      	ldr	r3, [r4, #28]
 8006528:	6819      	ldr	r1, [r3, #0]
 800652a:	b111      	cbz	r1, 8006532 <_reclaim_reent+0x3a>
 800652c:	4620      	mov	r0, r4
 800652e:	f000 f875 	bl	800661c <_free_r>
 8006532:	69e3      	ldr	r3, [r4, #28]
 8006534:	689d      	ldr	r5, [r3, #8]
 8006536:	b15d      	cbz	r5, 8006550 <_reclaim_reent+0x58>
 8006538:	4629      	mov	r1, r5
 800653a:	4620      	mov	r0, r4
 800653c:	682d      	ldr	r5, [r5, #0]
 800653e:	f000 f86d 	bl	800661c <_free_r>
 8006542:	e7f8      	b.n	8006536 <_reclaim_reent+0x3e>
 8006544:	680e      	ldr	r6, [r1, #0]
 8006546:	4620      	mov	r0, r4
 8006548:	f000 f868 	bl	800661c <_free_r>
 800654c:	4631      	mov	r1, r6
 800654e:	e7e1      	b.n	8006514 <_reclaim_reent+0x1c>
 8006550:	6961      	ldr	r1, [r4, #20]
 8006552:	b111      	cbz	r1, 800655a <_reclaim_reent+0x62>
 8006554:	4620      	mov	r0, r4
 8006556:	f000 f861 	bl	800661c <_free_r>
 800655a:	69e1      	ldr	r1, [r4, #28]
 800655c:	b111      	cbz	r1, 8006564 <_reclaim_reent+0x6c>
 800655e:	4620      	mov	r0, r4
 8006560:	f000 f85c 	bl	800661c <_free_r>
 8006564:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006566:	b111      	cbz	r1, 800656e <_reclaim_reent+0x76>
 8006568:	4620      	mov	r0, r4
 800656a:	f000 f857 	bl	800661c <_free_r>
 800656e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006570:	b111      	cbz	r1, 8006578 <_reclaim_reent+0x80>
 8006572:	4620      	mov	r0, r4
 8006574:	f000 f852 	bl	800661c <_free_r>
 8006578:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800657a:	b111      	cbz	r1, 8006582 <_reclaim_reent+0x8a>
 800657c:	4620      	mov	r0, r4
 800657e:	f000 f84d 	bl	800661c <_free_r>
 8006582:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006584:	b111      	cbz	r1, 800658c <_reclaim_reent+0x94>
 8006586:	4620      	mov	r0, r4
 8006588:	f000 f848 	bl	800661c <_free_r>
 800658c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800658e:	b111      	cbz	r1, 8006596 <_reclaim_reent+0x9e>
 8006590:	4620      	mov	r0, r4
 8006592:	f000 f843 	bl	800661c <_free_r>
 8006596:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006598:	b111      	cbz	r1, 80065a0 <_reclaim_reent+0xa8>
 800659a:	4620      	mov	r0, r4
 800659c:	f000 f83e 	bl	800661c <_free_r>
 80065a0:	6a23      	ldr	r3, [r4, #32]
 80065a2:	b11b      	cbz	r3, 80065ac <_reclaim_reent+0xb4>
 80065a4:	4620      	mov	r0, r4
 80065a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80065aa:	4718      	bx	r3
 80065ac:	bd70      	pop	{r4, r5, r6, pc}
 80065ae:	bf00      	nop
 80065b0:	20000040 	.word	0x20000040

080065b4 <__libc_init_array>:
 80065b4:	b570      	push	{r4, r5, r6, lr}
 80065b6:	4d0d      	ldr	r5, [pc, #52]	@ (80065ec <__libc_init_array+0x38>)
 80065b8:	4c0d      	ldr	r4, [pc, #52]	@ (80065f0 <__libc_init_array+0x3c>)
 80065ba:	1b64      	subs	r4, r4, r5
 80065bc:	10a4      	asrs	r4, r4, #2
 80065be:	2600      	movs	r6, #0
 80065c0:	42a6      	cmp	r6, r4
 80065c2:	d109      	bne.n	80065d8 <__libc_init_array+0x24>
 80065c4:	4d0b      	ldr	r5, [pc, #44]	@ (80065f4 <__libc_init_array+0x40>)
 80065c6:	4c0c      	ldr	r4, [pc, #48]	@ (80065f8 <__libc_init_array+0x44>)
 80065c8:	f000 f87e 	bl	80066c8 <_init>
 80065cc:	1b64      	subs	r4, r4, r5
 80065ce:	10a4      	asrs	r4, r4, #2
 80065d0:	2600      	movs	r6, #0
 80065d2:	42a6      	cmp	r6, r4
 80065d4:	d105      	bne.n	80065e2 <__libc_init_array+0x2e>
 80065d6:	bd70      	pop	{r4, r5, r6, pc}
 80065d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80065dc:	4798      	blx	r3
 80065de:	3601      	adds	r6, #1
 80065e0:	e7ee      	b.n	80065c0 <__libc_init_array+0xc>
 80065e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80065e6:	4798      	blx	r3
 80065e8:	3601      	adds	r6, #1
 80065ea:	e7f2      	b.n	80065d2 <__libc_init_array+0x1e>
 80065ec:	08006a14 	.word	0x08006a14
 80065f0:	08006a14 	.word	0x08006a14
 80065f4:	08006a14 	.word	0x08006a14
 80065f8:	08006a18 	.word	0x08006a18

080065fc <__retarget_lock_acquire_recursive>:
 80065fc:	4770      	bx	lr

080065fe <__retarget_lock_release_recursive>:
 80065fe:	4770      	bx	lr

08006600 <memcpy>:
 8006600:	440a      	add	r2, r1
 8006602:	4291      	cmp	r1, r2
 8006604:	f100 33ff 	add.w	r3, r0, #4294967295
 8006608:	d100      	bne.n	800660c <memcpy+0xc>
 800660a:	4770      	bx	lr
 800660c:	b510      	push	{r4, lr}
 800660e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006612:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006616:	4291      	cmp	r1, r2
 8006618:	d1f9      	bne.n	800660e <memcpy+0xe>
 800661a:	bd10      	pop	{r4, pc}

0800661c <_free_r>:
 800661c:	b538      	push	{r3, r4, r5, lr}
 800661e:	4605      	mov	r5, r0
 8006620:	2900      	cmp	r1, #0
 8006622:	d041      	beq.n	80066a8 <_free_r+0x8c>
 8006624:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006628:	1f0c      	subs	r4, r1, #4
 800662a:	2b00      	cmp	r3, #0
 800662c:	bfb8      	it	lt
 800662e:	18e4      	addlt	r4, r4, r3
 8006630:	f000 f83e 	bl	80066b0 <__malloc_lock>
 8006634:	4a1d      	ldr	r2, [pc, #116]	@ (80066ac <_free_r+0x90>)
 8006636:	6813      	ldr	r3, [r2, #0]
 8006638:	b933      	cbnz	r3, 8006648 <_free_r+0x2c>
 800663a:	6063      	str	r3, [r4, #4]
 800663c:	6014      	str	r4, [r2, #0]
 800663e:	4628      	mov	r0, r5
 8006640:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006644:	f000 b83a 	b.w	80066bc <__malloc_unlock>
 8006648:	42a3      	cmp	r3, r4
 800664a:	d908      	bls.n	800665e <_free_r+0x42>
 800664c:	6820      	ldr	r0, [r4, #0]
 800664e:	1821      	adds	r1, r4, r0
 8006650:	428b      	cmp	r3, r1
 8006652:	bf01      	itttt	eq
 8006654:	6819      	ldreq	r1, [r3, #0]
 8006656:	685b      	ldreq	r3, [r3, #4]
 8006658:	1809      	addeq	r1, r1, r0
 800665a:	6021      	streq	r1, [r4, #0]
 800665c:	e7ed      	b.n	800663a <_free_r+0x1e>
 800665e:	461a      	mov	r2, r3
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	b10b      	cbz	r3, 8006668 <_free_r+0x4c>
 8006664:	42a3      	cmp	r3, r4
 8006666:	d9fa      	bls.n	800665e <_free_r+0x42>
 8006668:	6811      	ldr	r1, [r2, #0]
 800666a:	1850      	adds	r0, r2, r1
 800666c:	42a0      	cmp	r0, r4
 800666e:	d10b      	bne.n	8006688 <_free_r+0x6c>
 8006670:	6820      	ldr	r0, [r4, #0]
 8006672:	4401      	add	r1, r0
 8006674:	1850      	adds	r0, r2, r1
 8006676:	4283      	cmp	r3, r0
 8006678:	6011      	str	r1, [r2, #0]
 800667a:	d1e0      	bne.n	800663e <_free_r+0x22>
 800667c:	6818      	ldr	r0, [r3, #0]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	6053      	str	r3, [r2, #4]
 8006682:	4408      	add	r0, r1
 8006684:	6010      	str	r0, [r2, #0]
 8006686:	e7da      	b.n	800663e <_free_r+0x22>
 8006688:	d902      	bls.n	8006690 <_free_r+0x74>
 800668a:	230c      	movs	r3, #12
 800668c:	602b      	str	r3, [r5, #0]
 800668e:	e7d6      	b.n	800663e <_free_r+0x22>
 8006690:	6820      	ldr	r0, [r4, #0]
 8006692:	1821      	adds	r1, r4, r0
 8006694:	428b      	cmp	r3, r1
 8006696:	bf04      	itt	eq
 8006698:	6819      	ldreq	r1, [r3, #0]
 800669a:	685b      	ldreq	r3, [r3, #4]
 800669c:	6063      	str	r3, [r4, #4]
 800669e:	bf04      	itt	eq
 80066a0:	1809      	addeq	r1, r1, r0
 80066a2:	6021      	streq	r1, [r4, #0]
 80066a4:	6054      	str	r4, [r2, #4]
 80066a6:	e7ca      	b.n	800663e <_free_r+0x22>
 80066a8:	bd38      	pop	{r3, r4, r5, pc}
 80066aa:	bf00      	nop
 80066ac:	200050e8 	.word	0x200050e8

080066b0 <__malloc_lock>:
 80066b0:	4801      	ldr	r0, [pc, #4]	@ (80066b8 <__malloc_lock+0x8>)
 80066b2:	f7ff bfa3 	b.w	80065fc <__retarget_lock_acquire_recursive>
 80066b6:	bf00      	nop
 80066b8:	200050e4 	.word	0x200050e4

080066bc <__malloc_unlock>:
 80066bc:	4801      	ldr	r0, [pc, #4]	@ (80066c4 <__malloc_unlock+0x8>)
 80066be:	f7ff bf9e 	b.w	80065fe <__retarget_lock_release_recursive>
 80066c2:	bf00      	nop
 80066c4:	200050e4 	.word	0x200050e4

080066c8 <_init>:
 80066c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ca:	bf00      	nop
 80066cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ce:	bc08      	pop	{r3}
 80066d0:	469e      	mov	lr, r3
 80066d2:	4770      	bx	lr

080066d4 <_fini>:
 80066d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066d6:	bf00      	nop
 80066d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066da:	bc08      	pop	{r3}
 80066dc:	469e      	mov	lr, r3
 80066de:	4770      	bx	lr
