ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.MX_TIM1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM1_Init:
  26              	.LFB65:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 2


  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  27              		.loc 1 34 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 8DB0     		sub	sp, sp, #52
  35              		.cfi_def_cfa_offset 56
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  36              		.loc 1 40 3 view .LVU1
  37              		.loc 1 40 27 is_stmt 0 view .LVU2
  38 0004 2422     		movs	r2, #36
  39 0006 0021     		movs	r1, #0
  40 0008 03A8     		add	r0, sp, #12
  41 000a FFF7FEFF 		bl	memset
  42              	.LVL0:
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 27 is_stmt 0 view .LVU4
  45 000e 0023     		movs	r3, #0
  46 0010 0193     		str	r3, [sp, #4]
  47 0012 0293     		str	r3, [sp, #8]
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48              		.loc 1 46 3 is_stmt 1 view .LVU5
  49              		.loc 1 46 18 is_stmt 0 view .LVU6
  50 0014 1348     		ldr	r0, .L7
  51 0016 144A     		ldr	r2, .L7+4
  52 0018 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  53              		.loc 1 47 3 is_stmt 1 view .LVU7
  54              		.loc 1 47 24 is_stmt 0 view .LVU8
  55 001a 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  56              		.loc 1 48 3 is_stmt 1 view .LVU9
  57              		.loc 1 48 26 is_stmt 0 view .LVU10
  58 001c 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  59              		.loc 1 49 3 is_stmt 1 view .LVU11
  60              		.loc 1 49 21 is_stmt 0 view .LVU12
  61 001e 4FF6FF72 		movw	r2, #65535
  62 0022 C260     		str	r2, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  63              		.loc 1 50 3 is_stmt 1 view .LVU13
  64              		.loc 1 50 28 is_stmt 0 view .LVU14
  65 0024 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 3


  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  66              		.loc 1 51 3 is_stmt 1 view .LVU15
  67              		.loc 1 51 32 is_stmt 0 view .LVU16
  68 0026 4361     		str	r3, [r0, #20]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  69              		.loc 1 52 3 is_stmt 1 view .LVU17
  70              		.loc 1 52 32 is_stmt 0 view .LVU18
  71 0028 8361     		str	r3, [r0, #24]
  53:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  72              		.loc 1 53 3 is_stmt 1 view .LVU19
  73              		.loc 1 53 23 is_stmt 0 view .LVU20
  74 002a 0323     		movs	r3, #3
  75 002c 0393     		str	r3, [sp, #12]
  54:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  76              		.loc 1 54 3 is_stmt 1 view .LVU21
  55:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  77              		.loc 1 55 3 view .LVU22
  78              		.loc 1 55 24 is_stmt 0 view .LVU23
  79 002e 0122     		movs	r2, #1
  80 0030 0592     		str	r2, [sp, #20]
  56:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  81              		.loc 1 56 3 is_stmt 1 view .LVU24
  57:Core/Src/tim.c ****   sConfig.IC1Filter = 10;
  82              		.loc 1 57 3 view .LVU25
  83              		.loc 1 57 21 is_stmt 0 view .LVU26
  84 0032 0A23     		movs	r3, #10
  85 0034 0793     		str	r3, [sp, #28]
  58:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  86              		.loc 1 58 3 is_stmt 1 view .LVU27
  59:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  87              		.loc 1 59 3 view .LVU28
  88              		.loc 1 59 24 is_stmt 0 view .LVU29
  89 0036 0992     		str	r2, [sp, #36]
  60:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  90              		.loc 1 60 3 is_stmt 1 view .LVU30
  61:Core/Src/tim.c ****   sConfig.IC2Filter = 10;
  91              		.loc 1 61 3 view .LVU31
  92              		.loc 1 61 21 is_stmt 0 view .LVU32
  93 0038 0B93     		str	r3, [sp, #44]
  62:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
  94              		.loc 1 62 3 is_stmt 1 view .LVU33
  95              		.loc 1 62 7 is_stmt 0 view .LVU34
  96 003a 03A9     		add	r1, sp, #12
  97 003c FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  98              	.LVL1:
  99              		.loc 1 62 6 discriminator 1 view .LVU35
 100 0040 50B9     		cbnz	r0, .L5
 101              	.L2:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 102              		.loc 1 66 3 is_stmt 1 view .LVU36
 103              		.loc 1 66 37 is_stmt 0 view .LVU37
 104 0042 0023     		movs	r3, #0
 105 0044 0193     		str	r3, [sp, #4]
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 4


 106              		.loc 1 67 3 is_stmt 1 view .LVU38
 107              		.loc 1 67 33 is_stmt 0 view .LVU39
 108 0046 0293     		str	r3, [sp, #8]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 109              		.loc 1 68 3 is_stmt 1 view .LVU40
 110              		.loc 1 68 7 is_stmt 0 view .LVU41
 111 0048 01A9     		add	r1, sp, #4
 112 004a 0648     		ldr	r0, .L7
 113 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 114              	.LVL2:
 115              		.loc 1 68 6 discriminator 1 view .LVU42
 116 0050 28B9     		cbnz	r0, .L6
 117              	.L1:
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c **** }
 118              		.loc 1 76 1 view .LVU43
 119 0052 0DB0     		add	sp, sp, #52
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 4
 122              		@ sp needed
 123 0054 5DF804FB 		ldr	pc, [sp], #4
 124              	.L5:
 125              		.cfi_restore_state
  64:Core/Src/tim.c ****   }
 126              		.loc 1 64 5 is_stmt 1 view .LVU44
 127 0058 FFF7FEFF 		bl	Error_Handler
 128              	.LVL3:
 129 005c F1E7     		b	.L2
 130              	.L6:
  70:Core/Src/tim.c ****   }
 131              		.loc 1 70 5 view .LVU45
 132 005e FFF7FEFF 		bl	Error_Handler
 133              	.LVL4:
 134              		.loc 1 76 1 is_stmt 0 view .LVU46
 135 0062 F6E7     		b	.L1
 136              	.L8:
 137              		.align	2
 138              	.L7:
 139 0064 00000000 		.word	htim1
 140 0068 002C0140 		.word	1073818624
 141              		.cfi_endproc
 142              	.LFE65:
 144              		.section	.text.MX_TIM2_Init,"ax",%progbits
 145              		.align	1
 146              		.global	MX_TIM2_Init
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	MX_TIM2_Init:
 152              	.LFB66:
  77:Core/Src/tim.c **** /* TIM2 init function */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 5


  78:Core/Src/tim.c **** void MX_TIM2_Init(void)
  79:Core/Src/tim.c **** {
 153              		.loc 1 79 1 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 48
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157 0000 00B5     		push	{lr}
 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
 160 0002 8DB0     		sub	sp, sp, #52
 161              		.cfi_def_cfa_offset 56
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 162              		.loc 1 85 3 view .LVU48
 163              		.loc 1 85 27 is_stmt 0 view .LVU49
 164 0004 2422     		movs	r2, #36
 165 0006 0021     		movs	r1, #0
 166 0008 03A8     		add	r0, sp, #12
 167 000a FFF7FEFF 		bl	memset
 168              	.LVL5:
  86:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 169              		.loc 1 86 3 is_stmt 1 view .LVU50
 170              		.loc 1 86 27 is_stmt 0 view .LVU51
 171 000e 0023     		movs	r3, #0
 172 0010 0193     		str	r3, [sp, #4]
 173 0012 0293     		str	r3, [sp, #8]
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  91:Core/Src/tim.c ****   htim2.Instance = TIM2;
 174              		.loc 1 91 3 is_stmt 1 view .LVU52
 175              		.loc 1 91 18 is_stmt 0 view .LVU53
 176 0014 1248     		ldr	r0, .L15
 177 0016 4FF08042 		mov	r2, #1073741824
 178 001a 0260     		str	r2, [r0]
  92:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 179              		.loc 1 92 3 is_stmt 1 view .LVU54
 180              		.loc 1 92 24 is_stmt 0 view .LVU55
 181 001c 4360     		str	r3, [r0, #4]
  93:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 182              		.loc 1 93 3 is_stmt 1 view .LVU56
 183              		.loc 1 93 26 is_stmt 0 view .LVU57
 184 001e 8360     		str	r3, [r0, #8]
  94:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 185              		.loc 1 94 3 is_stmt 1 view .LVU58
 186              		.loc 1 94 21 is_stmt 0 view .LVU59
 187 0020 4FF6FF72 		movw	r2, #65535
 188 0024 C260     		str	r2, [r0, #12]
  95:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 189              		.loc 1 95 3 is_stmt 1 view .LVU60
 190              		.loc 1 95 28 is_stmt 0 view .LVU61
 191 0026 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 6


  96:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 192              		.loc 1 96 3 is_stmt 1 view .LVU62
 193              		.loc 1 96 32 is_stmt 0 view .LVU63
 194 0028 8361     		str	r3, [r0, #24]
  97:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 195              		.loc 1 97 3 is_stmt 1 view .LVU64
 196              		.loc 1 97 23 is_stmt 0 view .LVU65
 197 002a 0323     		movs	r3, #3
 198 002c 0393     		str	r3, [sp, #12]
  98:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 199              		.loc 1 98 3 is_stmt 1 view .LVU66
  99:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 200              		.loc 1 99 3 view .LVU67
 201              		.loc 1 99 24 is_stmt 0 view .LVU68
 202 002e 0123     		movs	r3, #1
 203 0030 0593     		str	r3, [sp, #20]
 100:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 204              		.loc 1 100 3 is_stmt 1 view .LVU69
 101:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 205              		.loc 1 101 3 view .LVU70
 102:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 206              		.loc 1 102 3 view .LVU71
 103:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 207              		.loc 1 103 3 view .LVU72
 208              		.loc 1 103 24 is_stmt 0 view .LVU73
 209 0032 0993     		str	r3, [sp, #36]
 104:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 210              		.loc 1 104 3 is_stmt 1 view .LVU74
 105:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 211              		.loc 1 105 3 view .LVU75
 106:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 212              		.loc 1 106 3 view .LVU76
 213              		.loc 1 106 7 is_stmt 0 view .LVU77
 214 0034 03A9     		add	r1, sp, #12
 215 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 216              	.LVL6:
 217              		.loc 1 106 6 discriminator 1 view .LVU78
 218 003a 50B9     		cbnz	r0, .L13
 219              	.L10:
 107:Core/Src/tim.c ****   {
 108:Core/Src/tim.c ****     Error_Handler();
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 220              		.loc 1 110 3 is_stmt 1 view .LVU79
 221              		.loc 1 110 37 is_stmt 0 view .LVU80
 222 003c 0023     		movs	r3, #0
 223 003e 0193     		str	r3, [sp, #4]
 111:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 224              		.loc 1 111 3 is_stmt 1 view .LVU81
 225              		.loc 1 111 33 is_stmt 0 view .LVU82
 226 0040 0293     		str	r3, [sp, #8]
 112:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 227              		.loc 1 112 3 is_stmt 1 view .LVU83
 228              		.loc 1 112 7 is_stmt 0 view .LVU84
 229 0042 01A9     		add	r1, sp, #4
 230 0044 0648     		ldr	r0, .L15
 231 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 7


 232              	.LVL7:
 233              		.loc 1 112 6 discriminator 1 view .LVU85
 234 004a 28B9     		cbnz	r0, .L14
 235              	.L9:
 113:Core/Src/tim.c ****   {
 114:Core/Src/tim.c ****     Error_Handler();
 115:Core/Src/tim.c ****   }
 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c **** }
 236              		.loc 1 120 1 view .LVU86
 237 004c 0DB0     		add	sp, sp, #52
 238              		.cfi_remember_state
 239              		.cfi_def_cfa_offset 4
 240              		@ sp needed
 241 004e 5DF804FB 		ldr	pc, [sp], #4
 242              	.L13:
 243              		.cfi_restore_state
 108:Core/Src/tim.c ****   }
 244              		.loc 1 108 5 is_stmt 1 view .LVU87
 245 0052 FFF7FEFF 		bl	Error_Handler
 246              	.LVL8:
 247 0056 F1E7     		b	.L10
 248              	.L14:
 114:Core/Src/tim.c ****   }
 249              		.loc 1 114 5 view .LVU88
 250 0058 FFF7FEFF 		bl	Error_Handler
 251              	.LVL9:
 252              		.loc 1 120 1 is_stmt 0 view .LVU89
 253 005c F6E7     		b	.L9
 254              	.L16:
 255 005e 00BF     		.align	2
 256              	.L15:
 257 0060 00000000 		.word	htim2
 258              		.cfi_endproc
 259              	.LFE66:
 261              		.section	.text.MX_TIM4_Init,"ax",%progbits
 262              		.align	1
 263              		.global	MX_TIM4_Init
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	MX_TIM4_Init:
 269              	.LFB68:
 121:Core/Src/tim.c **** /* TIM3 init function */
 122:Core/Src/tim.c **** void MX_TIM3_Init(void)
 123:Core/Src/tim.c **** {
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 130:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 131:Core/Src/tim.c **** 
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 8


 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 135:Core/Src/tim.c ****   htim3.Instance = TIM3;
 136:Core/Src/tim.c ****   htim3.Init.Prescaler = 4-1;
 137:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 138:Core/Src/tim.c ****   htim3.Init.Period = 1000-1;
 139:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 140:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 141:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 142:Core/Src/tim.c ****   {
 143:Core/Src/tim.c ****     Error_Handler();
 144:Core/Src/tim.c ****   }
 145:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 146:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 147:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 148:Core/Src/tim.c ****   {
 149:Core/Src/tim.c ****     Error_Handler();
 150:Core/Src/tim.c ****   }
 151:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 152:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 153:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 154:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 155:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 156:Core/Src/tim.c ****   {
 157:Core/Src/tim.c ****     Error_Handler();
 158:Core/Src/tim.c ****   }
 159:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 160:Core/Src/tim.c ****   {
 161:Core/Src/tim.c ****     Error_Handler();
 162:Core/Src/tim.c ****   }
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 166:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c **** }
 169:Core/Src/tim.c **** /* TIM4 init function */
 170:Core/Src/tim.c **** void MX_TIM4_Init(void)
 171:Core/Src/tim.c **** {
 270              		.loc 1 171 1 is_stmt 1 view -0
 271              		.cfi_startproc
 272              		@ args = 0, pretend = 0, frame = 24
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 274 0000 00B5     		push	{lr}
 275              		.cfi_def_cfa_offset 4
 276              		.cfi_offset 14, -4
 277 0002 87B0     		sub	sp, sp, #28
 278              		.cfi_def_cfa_offset 32
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 279              		.loc 1 177 3 view .LVU91
 280              		.loc 1 177 27 is_stmt 0 view .LVU92
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 9


 281 0004 0023     		movs	r3, #0
 282 0006 0493     		str	r3, [sp, #16]
 283 0008 0593     		str	r3, [sp, #20]
 178:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 284              		.loc 1 178 3 is_stmt 1 view .LVU93
 285              		.loc 1 178 22 is_stmt 0 view .LVU94
 286 000a 0093     		str	r3, [sp]
 287 000c 0193     		str	r3, [sp, #4]
 288 000e 0293     		str	r3, [sp, #8]
 289 0010 0393     		str	r3, [sp, #12]
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 183:Core/Src/tim.c ****   htim4.Instance = TIM4;
 290              		.loc 1 183 3 is_stmt 1 view .LVU95
 291              		.loc 1 183 18 is_stmt 0 view .LVU96
 292 0012 1B48     		ldr	r0, .L27
 293 0014 1B4A     		ldr	r2, .L27+4
 294 0016 0260     		str	r2, [r0]
 184:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 295              		.loc 1 184 3 is_stmt 1 view .LVU97
 296              		.loc 1 184 24 is_stmt 0 view .LVU98
 297 0018 4360     		str	r3, [r0, #4]
 185:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 298              		.loc 1 185 3 is_stmt 1 view .LVU99
 299              		.loc 1 185 26 is_stmt 0 view .LVU100
 300 001a 8360     		str	r3, [r0, #8]
 186:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 301              		.loc 1 186 3 is_stmt 1 view .LVU101
 302              		.loc 1 186 21 is_stmt 0 view .LVU102
 303 001c 4FF6FF72 		movw	r2, #65535
 304 0020 C260     		str	r2, [r0, #12]
 187:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 305              		.loc 1 187 3 is_stmt 1 view .LVU103
 306              		.loc 1 187 28 is_stmt 0 view .LVU104
 307 0022 0361     		str	r3, [r0, #16]
 188:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 308              		.loc 1 188 3 is_stmt 1 view .LVU105
 309              		.loc 1 188 32 is_stmt 0 view .LVU106
 310 0024 8361     		str	r3, [r0, #24]
 189:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 311              		.loc 1 189 3 is_stmt 1 view .LVU107
 312              		.loc 1 189 7 is_stmt 0 view .LVU108
 313 0026 FFF7FEFF 		bl	HAL_TIM_IC_Init
 314              	.LVL10:
 315              		.loc 1 189 6 discriminator 1 view .LVU109
 316 002a E0B9     		cbnz	r0, .L23
 317              	.L18:
 190:Core/Src/tim.c ****   {
 191:Core/Src/tim.c ****     Error_Handler();
 192:Core/Src/tim.c ****   }
 193:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 318              		.loc 1 193 3 is_stmt 1 view .LVU110
 319              		.loc 1 193 37 is_stmt 0 view .LVU111
 320 002c 0023     		movs	r3, #0
 321 002e 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 10


 194:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 322              		.loc 1 194 3 is_stmt 1 view .LVU112
 323              		.loc 1 194 33 is_stmt 0 view .LVU113
 324 0030 0593     		str	r3, [sp, #20]
 195:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 325              		.loc 1 195 3 is_stmt 1 view .LVU114
 326              		.loc 1 195 7 is_stmt 0 view .LVU115
 327 0032 04A9     		add	r1, sp, #16
 328 0034 1248     		ldr	r0, .L27
 329 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 330              	.LVL11:
 331              		.loc 1 195 6 discriminator 1 view .LVU116
 332 003a B8B9     		cbnz	r0, .L24
 333              	.L19:
 196:Core/Src/tim.c ****   {
 197:Core/Src/tim.c ****     Error_Handler();
 198:Core/Src/tim.c ****   }
 199:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 334              		.loc 1 199 3 is_stmt 1 view .LVU117
 335              		.loc 1 199 24 is_stmt 0 view .LVU118
 336 003c 0023     		movs	r3, #0
 337 003e 0093     		str	r3, [sp]
 200:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 338              		.loc 1 200 3 is_stmt 1 view .LVU119
 339              		.loc 1 200 25 is_stmt 0 view .LVU120
 340 0040 0122     		movs	r2, #1
 341 0042 0192     		str	r2, [sp, #4]
 201:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 342              		.loc 1 201 3 is_stmt 1 view .LVU121
 343              		.loc 1 201 25 is_stmt 0 view .LVU122
 344 0044 0293     		str	r3, [sp, #8]
 202:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 345              		.loc 1 202 3 is_stmt 1 view .LVU123
 346              		.loc 1 202 22 is_stmt 0 view .LVU124
 347 0046 0393     		str	r3, [sp, #12]
 203:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 348              		.loc 1 203 3 is_stmt 1 view .LVU125
 349              		.loc 1 203 7 is_stmt 0 view .LVU126
 350 0048 0822     		movs	r2, #8
 351 004a 6946     		mov	r1, sp
 352 004c 0C48     		ldr	r0, .L27
 353 004e FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 354              	.LVL12:
 355              		.loc 1 203 6 discriminator 1 view .LVU127
 356 0052 70B9     		cbnz	r0, .L25
 357              	.L20:
 204:Core/Src/tim.c ****   {
 205:Core/Src/tim.c ****     Error_Handler();
 206:Core/Src/tim.c ****   }
 207:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 358              		.loc 1 207 3 is_stmt 1 view .LVU128
 359              		.loc 1 207 7 is_stmt 0 view .LVU129
 360 0054 0C22     		movs	r2, #12
 361 0056 6946     		mov	r1, sp
 362 0058 0948     		ldr	r0, .L27
 363 005a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 364              	.LVL13:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 11


 365              		.loc 1 207 6 discriminator 1 view .LVU130
 366 005e 58B9     		cbnz	r0, .L26
 367              	.L17:
 208:Core/Src/tim.c ****   {
 209:Core/Src/tim.c ****     Error_Handler();
 210:Core/Src/tim.c ****   }
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 214:Core/Src/tim.c **** 
 215:Core/Src/tim.c **** }
 368              		.loc 1 215 1 view .LVU131
 369 0060 07B0     		add	sp, sp, #28
 370              		.cfi_remember_state
 371              		.cfi_def_cfa_offset 4
 372              		@ sp needed
 373 0062 5DF804FB 		ldr	pc, [sp], #4
 374              	.L23:
 375              		.cfi_restore_state
 191:Core/Src/tim.c ****   }
 376              		.loc 1 191 5 is_stmt 1 view .LVU132
 377 0066 FFF7FEFF 		bl	Error_Handler
 378              	.LVL14:
 379 006a DFE7     		b	.L18
 380              	.L24:
 197:Core/Src/tim.c ****   }
 381              		.loc 1 197 5 view .LVU133
 382 006c FFF7FEFF 		bl	Error_Handler
 383              	.LVL15:
 384 0070 E4E7     		b	.L19
 385              	.L25:
 205:Core/Src/tim.c ****   }
 386              		.loc 1 205 5 view .LVU134
 387 0072 FFF7FEFF 		bl	Error_Handler
 388              	.LVL16:
 389 0076 EDE7     		b	.L20
 390              	.L26:
 209:Core/Src/tim.c ****   }
 391              		.loc 1 209 5 view .LVU135
 392 0078 FFF7FEFF 		bl	Error_Handler
 393              	.LVL17:
 394              		.loc 1 215 1 is_stmt 0 view .LVU136
 395 007c F0E7     		b	.L17
 396              	.L28:
 397 007e 00BF     		.align	2
 398              	.L27:
 399 0080 00000000 		.word	htim4
 400 0084 00080040 		.word	1073743872
 401              		.cfi_endproc
 402              	.LFE68:
 404              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 405              		.align	1
 406              		.global	HAL_TIM_Encoder_MspInit
 407              		.syntax unified
 408              		.thumb
 409              		.thumb_func
 411              	HAL_TIM_Encoder_MspInit:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 12


 412              	.LVL18:
 413              	.LFB69:
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 218:Core/Src/tim.c **** {
 414              		.loc 1 218 1 is_stmt 1 view -0
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 40
 417              		@ frame_needed = 0, uses_anonymous_args = 0
 418              		.loc 1 218 1 is_stmt 0 view .LVU138
 419 0000 00B5     		push	{lr}
 420              		.cfi_def_cfa_offset 4
 421              		.cfi_offset 14, -4
 422 0002 8BB0     		sub	sp, sp, #44
 423              		.cfi_def_cfa_offset 48
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 424              		.loc 1 220 3 is_stmt 1 view .LVU139
 425              		.loc 1 220 20 is_stmt 0 view .LVU140
 426 0004 0023     		movs	r3, #0
 427 0006 0693     		str	r3, [sp, #24]
 428 0008 0793     		str	r3, [sp, #28]
 429 000a 0893     		str	r3, [sp, #32]
 430 000c 0993     		str	r3, [sp, #36]
 221:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 431              		.loc 1 221 3 is_stmt 1 view .LVU141
 432              		.loc 1 221 23 is_stmt 0 view .LVU142
 433 000e 0368     		ldr	r3, [r0]
 434              		.loc 1 221 5 view .LVU143
 435 0010 2D4A     		ldr	r2, .L35
 436 0012 9342     		cmp	r3, r2
 437 0014 05D0     		beq	.L33
 222:Core/Src/tim.c ****   {
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 226:Core/Src/tim.c ****     /* TIM1 clock enable */
 227:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 230:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 231:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 232:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 233:Core/Src/tim.c ****     */
 234:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC1_CH1_Pin|ENC1_CH2_Pin;
 235:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 236:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 237:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 242:Core/Src/tim.c ****   }
 243:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 438              		.loc 1 243 8 is_stmt 1 view .LVU144
 439              		.loc 1 243 10 is_stmt 0 view .LVU145
 440 0016 B3F1804F 		cmp	r3, #1073741824
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 13


 441 001a 1DD0     		beq	.L34
 442              	.LVL19:
 443              	.L29:
 244:Core/Src/tim.c ****   {
 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 248:Core/Src/tim.c ****     /* TIM2 clock enable */
 249:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 252:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 253:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 254:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 255:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 256:Core/Src/tim.c ****     */
 257:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC2_CH1_Pin;
 258:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 259:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH1_GPIO_Port, &GPIO_InitStruct);
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC2_CH2_Pin;
 263:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 264:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 265:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH2_GPIO_Port, &GPIO_InitStruct);
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 272:Core/Src/tim.c ****   }
 273:Core/Src/tim.c **** }
 444              		.loc 1 273 1 view .LVU146
 445 001c 0BB0     		add	sp, sp, #44
 446              		.cfi_remember_state
 447              		.cfi_def_cfa_offset 4
 448              		@ sp needed
 449 001e 5DF804FB 		ldr	pc, [sp], #4
 450              	.LVL20:
 451              	.L33:
 452              		.cfi_restore_state
 227:Core/Src/tim.c **** 
 453              		.loc 1 227 5 is_stmt 1 view .LVU147
 454              	.LBB2:
 227:Core/Src/tim.c **** 
 455              		.loc 1 227 5 view .LVU148
 227:Core/Src/tim.c **** 
 456              		.loc 1 227 5 view .LVU149
 457 0022 2A4B     		ldr	r3, .L35+4
 458 0024 9A69     		ldr	r2, [r3, #24]
 459 0026 42F40062 		orr	r2, r2, #2048
 460 002a 9A61     		str	r2, [r3, #24]
 227:Core/Src/tim.c **** 
 461              		.loc 1 227 5 view .LVU150
 462 002c 9A69     		ldr	r2, [r3, #24]
 463 002e 02F40062 		and	r2, r2, #2048
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 14


 464 0032 0192     		str	r2, [sp, #4]
 227:Core/Src/tim.c **** 
 465              		.loc 1 227 5 view .LVU151
 466 0034 019A     		ldr	r2, [sp, #4]
 467              	.LBE2:
 227:Core/Src/tim.c **** 
 468              		.loc 1 227 5 view .LVU152
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 469              		.loc 1 229 5 view .LVU153
 470              	.LBB3:
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 471              		.loc 1 229 5 view .LVU154
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 472              		.loc 1 229 5 view .LVU155
 473 0036 9A69     		ldr	r2, [r3, #24]
 474 0038 42F00402 		orr	r2, r2, #4
 475 003c 9A61     		str	r2, [r3, #24]
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 476              		.loc 1 229 5 view .LVU156
 477 003e 9B69     		ldr	r3, [r3, #24]
 478 0040 03F00403 		and	r3, r3, #4
 479 0044 0293     		str	r3, [sp, #8]
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 480              		.loc 1 229 5 view .LVU157
 481 0046 029B     		ldr	r3, [sp, #8]
 482              	.LBE3:
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 483              		.loc 1 229 5 view .LVU158
 234:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 484              		.loc 1 234 5 view .LVU159
 234:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 485              		.loc 1 234 25 is_stmt 0 view .LVU160
 486 0048 4FF44073 		mov	r3, #768
 487 004c 0693     		str	r3, [sp, #24]
 235:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 488              		.loc 1 235 5 is_stmt 1 view .LVU161
 236:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 489              		.loc 1 236 5 view .LVU162
 237:Core/Src/tim.c **** 
 490              		.loc 1 237 5 view .LVU163
 491 004e 06A9     		add	r1, sp, #24
 492 0050 1F48     		ldr	r0, .L35+8
 493              	.LVL21:
 237:Core/Src/tim.c **** 
 494              		.loc 1 237 5 is_stmt 0 view .LVU164
 495 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 496              	.LVL22:
 497 0056 E1E7     		b	.L29
 498              	.LVL23:
 499              	.L34:
 249:Core/Src/tim.c **** 
 500              		.loc 1 249 5 is_stmt 1 view .LVU165
 501              	.LBB4:
 249:Core/Src/tim.c **** 
 502              		.loc 1 249 5 view .LVU166
 249:Core/Src/tim.c **** 
 503              		.loc 1 249 5 view .LVU167
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 15


 504 0058 03F50433 		add	r3, r3, #135168
 505 005c DA69     		ldr	r2, [r3, #28]
 506 005e 42F00102 		orr	r2, r2, #1
 507 0062 DA61     		str	r2, [r3, #28]
 249:Core/Src/tim.c **** 
 508              		.loc 1 249 5 view .LVU168
 509 0064 DA69     		ldr	r2, [r3, #28]
 510 0066 02F00102 		and	r2, r2, #1
 511 006a 0392     		str	r2, [sp, #12]
 249:Core/Src/tim.c **** 
 512              		.loc 1 249 5 view .LVU169
 513 006c 039A     		ldr	r2, [sp, #12]
 514              	.LBE4:
 249:Core/Src/tim.c **** 
 515              		.loc 1 249 5 view .LVU170
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 516              		.loc 1 251 5 view .LVU171
 517              	.LBB5:
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 518              		.loc 1 251 5 view .LVU172
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 519              		.loc 1 251 5 view .LVU173
 520 006e 9A69     		ldr	r2, [r3, #24]
 521 0070 42F00402 		orr	r2, r2, #4
 522 0074 9A61     		str	r2, [r3, #24]
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 523              		.loc 1 251 5 view .LVU174
 524 0076 9A69     		ldr	r2, [r3, #24]
 525 0078 02F00402 		and	r2, r2, #4
 526 007c 0492     		str	r2, [sp, #16]
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 527              		.loc 1 251 5 view .LVU175
 528 007e 049A     		ldr	r2, [sp, #16]
 529              	.LBE5:
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 530              		.loc 1 251 5 view .LVU176
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 531              		.loc 1 252 5 view .LVU177
 532              	.LBB6:
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 533              		.loc 1 252 5 view .LVU178
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 534              		.loc 1 252 5 view .LVU179
 535 0080 9A69     		ldr	r2, [r3, #24]
 536 0082 42F00802 		orr	r2, r2, #8
 537 0086 9A61     		str	r2, [r3, #24]
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 538              		.loc 1 252 5 view .LVU180
 539 0088 9B69     		ldr	r3, [r3, #24]
 540 008a 03F00803 		and	r3, r3, #8
 541 008e 0593     		str	r3, [sp, #20]
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 542              		.loc 1 252 5 view .LVU181
 543 0090 059B     		ldr	r3, [sp, #20]
 544              	.LBE6:
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 545              		.loc 1 252 5 view .LVU182
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 16


 257:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 546              		.loc 1 257 5 view .LVU183
 257:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 547              		.loc 1 257 25 is_stmt 0 view .LVU184
 548 0092 4FF40043 		mov	r3, #32768
 549 0096 0693     		str	r3, [sp, #24]
 258:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 550              		.loc 1 258 5 is_stmt 1 view .LVU185
 259:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH1_GPIO_Port, &GPIO_InitStruct);
 551              		.loc 1 259 5 view .LVU186
 260:Core/Src/tim.c **** 
 552              		.loc 1 260 5 view .LVU187
 553 0098 06A9     		add	r1, sp, #24
 554 009a 0D48     		ldr	r0, .L35+8
 555              	.LVL24:
 260:Core/Src/tim.c **** 
 556              		.loc 1 260 5 is_stmt 0 view .LVU188
 557 009c FFF7FEFF 		bl	HAL_GPIO_Init
 558              	.LVL25:
 262:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 559              		.loc 1 262 5 is_stmt 1 view .LVU189
 262:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 560              		.loc 1 262 25 is_stmt 0 view .LVU190
 561 00a0 0823     		movs	r3, #8
 562 00a2 0693     		str	r3, [sp, #24]
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 563              		.loc 1 263 5 is_stmt 1 view .LVU191
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 564              		.loc 1 263 26 is_stmt 0 view .LVU192
 565 00a4 0023     		movs	r3, #0
 566 00a6 0793     		str	r3, [sp, #28]
 264:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH2_GPIO_Port, &GPIO_InitStruct);
 567              		.loc 1 264 5 is_stmt 1 view .LVU193
 264:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH2_GPIO_Port, &GPIO_InitStruct);
 568              		.loc 1 264 26 is_stmt 0 view .LVU194
 569 00a8 0893     		str	r3, [sp, #32]
 265:Core/Src/tim.c **** 
 570              		.loc 1 265 5 is_stmt 1 view .LVU195
 571 00aa 06A9     		add	r1, sp, #24
 572 00ac 0948     		ldr	r0, .L35+12
 573 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 574              	.LVL26:
 267:Core/Src/tim.c **** 
 575              		.loc 1 267 5 view .LVU196
 576              	.LBB7:
 267:Core/Src/tim.c **** 
 577              		.loc 1 267 5 view .LVU197
 578 00b2 094A     		ldr	r2, .L35+16
 579 00b4 5368     		ldr	r3, [r2, #4]
 580              	.LVL27:
 267:Core/Src/tim.c **** 
 581              		.loc 1 267 5 view .LVU198
 582 00b6 23F44073 		bic	r3, r3, #768
 583              	.LVL28:
 267:Core/Src/tim.c **** 
 584              		.loc 1 267 5 view .LVU199
 267:Core/Src/tim.c **** 
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 17


 585              		.loc 1 267 5 view .LVU200
 586 00ba 43F0E063 		orr	r3, r3, #117440512
 587              	.LVL29:
 267:Core/Src/tim.c **** 
 588              		.loc 1 267 5 is_stmt 0 view .LVU201
 589 00be 43F48073 		orr	r3, r3, #256
 590              	.LVL30:
 267:Core/Src/tim.c **** 
 591              		.loc 1 267 5 is_stmt 1 view .LVU202
 592 00c2 5360     		str	r3, [r2, #4]
 593              	.LBE7:
 267:Core/Src/tim.c **** 
 594              		.loc 1 267 5 discriminator 1 view .LVU203
 595              		.loc 1 273 1 is_stmt 0 view .LVU204
 596 00c4 AAE7     		b	.L29
 597              	.L36:
 598 00c6 00BF     		.align	2
 599              	.L35:
 600 00c8 002C0140 		.word	1073818624
 601 00cc 00100240 		.word	1073876992
 602 00d0 00080140 		.word	1073809408
 603 00d4 000C0140 		.word	1073810432
 604 00d8 00000140 		.word	1073807360
 605              		.cfi_endproc
 606              	.LFE69:
 608              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 609              		.align	1
 610              		.global	HAL_TIM_PWM_MspInit
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 615              	HAL_TIM_PWM_MspInit:
 616              	.LVL31:
 617              	.LFB70:
 274:Core/Src/tim.c **** 
 275:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 276:Core/Src/tim.c **** {
 618              		.loc 1 276 1 is_stmt 1 view -0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 8
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 277:Core/Src/tim.c **** 
 278:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 622              		.loc 1 278 3 view .LVU206
 623              		.loc 1 278 19 is_stmt 0 view .LVU207
 624 0000 0268     		ldr	r2, [r0]
 625              		.loc 1 278 5 view .LVU208
 626 0002 0E4B     		ldr	r3, .L44
 627 0004 9A42     		cmp	r2, r3
 628 0006 00D0     		beq	.L43
 629 0008 7047     		bx	lr
 630              	.L43:
 276:Core/Src/tim.c **** 
 631              		.loc 1 276 1 view .LVU209
 632 000a 00B5     		push	{lr}
 633              		.cfi_def_cfa_offset 4
 634              		.cfi_offset 14, -4
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 18


 635 000c 83B0     		sub	sp, sp, #12
 636              		.cfi_def_cfa_offset 16
 279:Core/Src/tim.c ****   {
 280:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 281:Core/Src/tim.c **** 
 282:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 283:Core/Src/tim.c ****     /* TIM3 clock enable */
 284:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 637              		.loc 1 284 5 is_stmt 1 view .LVU210
 638              	.LBB8:
 639              		.loc 1 284 5 view .LVU211
 640              		.loc 1 284 5 view .LVU212
 641 000e 03F50333 		add	r3, r3, #134144
 642 0012 DA69     		ldr	r2, [r3, #28]
 643 0014 42F00202 		orr	r2, r2, #2
 644 0018 DA61     		str	r2, [r3, #28]
 645              		.loc 1 284 5 view .LVU213
 646 001a DB69     		ldr	r3, [r3, #28]
 647 001c 03F00203 		and	r3, r3, #2
 648 0020 0193     		str	r3, [sp, #4]
 649              		.loc 1 284 5 view .LVU214
 650 0022 019B     		ldr	r3, [sp, #4]
 651              	.LBE8:
 652              		.loc 1 284 5 view .LVU215
 285:Core/Src/tim.c **** 
 286:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 287:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 653              		.loc 1 287 5 view .LVU216
 654 0024 0022     		movs	r2, #0
 655 0026 1146     		mov	r1, r2
 656 0028 1D20     		movs	r0, #29
 657              	.LVL32:
 658              		.loc 1 287 5 is_stmt 0 view .LVU217
 659 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 660              	.LVL33:
 288:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 661              		.loc 1 288 5 is_stmt 1 view .LVU218
 662 002e 1D20     		movs	r0, #29
 663 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 664              	.LVL34:
 289:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 292:Core/Src/tim.c ****   }
 293:Core/Src/tim.c **** }
 665              		.loc 1 293 1 is_stmt 0 view .LVU219
 666 0034 03B0     		add	sp, sp, #12
 667              		.cfi_def_cfa_offset 4
 668              		@ sp needed
 669 0036 5DF804FB 		ldr	pc, [sp], #4
 670              	.L45:
 671 003a 00BF     		.align	2
 672              	.L44:
 673 003c 00040040 		.word	1073742848
 674              		.cfi_endproc
 675              	.LFE70:
 677              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 19


 678              		.align	1
 679              		.global	HAL_TIM_IC_MspInit
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	HAL_TIM_IC_MspInit:
 685              	.LVL35:
 686              	.LFB71:
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c **** void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
 296:Core/Src/tim.c **** {
 687              		.loc 1 296 1 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 24
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		.loc 1 296 1 is_stmt 0 view .LVU221
 692 0000 00B5     		push	{lr}
 693              		.cfi_def_cfa_offset 4
 694              		.cfi_offset 14, -4
 695 0002 87B0     		sub	sp, sp, #28
 696              		.cfi_def_cfa_offset 32
 297:Core/Src/tim.c **** 
 298:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 697              		.loc 1 298 3 is_stmt 1 view .LVU222
 698              		.loc 1 298 20 is_stmt 0 view .LVU223
 699 0004 0023     		movs	r3, #0
 700 0006 0293     		str	r3, [sp, #8]
 701 0008 0393     		str	r3, [sp, #12]
 702 000a 0493     		str	r3, [sp, #16]
 703 000c 0593     		str	r3, [sp, #20]
 299:Core/Src/tim.c ****   if(tim_icHandle->Instance==TIM4)
 704              		.loc 1 299 3 is_stmt 1 view .LVU224
 705              		.loc 1 299 18 is_stmt 0 view .LVU225
 706 000e 0268     		ldr	r2, [r0]
 707              		.loc 1 299 5 view .LVU226
 708 0010 104B     		ldr	r3, .L50
 709 0012 9A42     		cmp	r2, r3
 710 0014 02D0     		beq	.L49
 711              	.LVL36:
 712              	.L46:
 300:Core/Src/tim.c ****   {
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 304:Core/Src/tim.c ****     /* TIM4 clock enable */
 305:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 308:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 309:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 310:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 311:Core/Src/tim.c ****     */
 312:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC1_CH1_F_Pin|ENC2_CH1_F_Pin;
 313:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 314:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 315:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 316:Core/Src/tim.c **** 
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 20


 317:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 320:Core/Src/tim.c ****   }
 321:Core/Src/tim.c **** }
 713              		.loc 1 321 1 view .LVU227
 714 0016 07B0     		add	sp, sp, #28
 715              		.cfi_remember_state
 716              		.cfi_def_cfa_offset 4
 717              		@ sp needed
 718 0018 5DF804FB 		ldr	pc, [sp], #4
 719              	.LVL37:
 720              	.L49:
 721              		.cfi_restore_state
 305:Core/Src/tim.c **** 
 722              		.loc 1 305 5 is_stmt 1 view .LVU228
 723              	.LBB9:
 305:Core/Src/tim.c **** 
 724              		.loc 1 305 5 view .LVU229
 305:Core/Src/tim.c **** 
 725              		.loc 1 305 5 view .LVU230
 726 001c 03F50233 		add	r3, r3, #133120
 727 0020 DA69     		ldr	r2, [r3, #28]
 728 0022 42F00402 		orr	r2, r2, #4
 729 0026 DA61     		str	r2, [r3, #28]
 305:Core/Src/tim.c **** 
 730              		.loc 1 305 5 view .LVU231
 731 0028 DA69     		ldr	r2, [r3, #28]
 732 002a 02F00402 		and	r2, r2, #4
 733 002e 0092     		str	r2, [sp]
 305:Core/Src/tim.c **** 
 734              		.loc 1 305 5 view .LVU232
 735 0030 009A     		ldr	r2, [sp]
 736              	.LBE9:
 305:Core/Src/tim.c **** 
 737              		.loc 1 305 5 view .LVU233
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 738              		.loc 1 307 5 view .LVU234
 739              	.LBB10:
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 740              		.loc 1 307 5 view .LVU235
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 741              		.loc 1 307 5 view .LVU236
 742 0032 9A69     		ldr	r2, [r3, #24]
 743 0034 42F00802 		orr	r2, r2, #8
 744 0038 9A61     		str	r2, [r3, #24]
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 745              		.loc 1 307 5 view .LVU237
 746 003a 9B69     		ldr	r3, [r3, #24]
 747 003c 03F00803 		and	r3, r3, #8
 748 0040 0193     		str	r3, [sp, #4]
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 749              		.loc 1 307 5 view .LVU238
 750 0042 019B     		ldr	r3, [sp, #4]
 751              	.LBE10:
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 752              		.loc 1 307 5 view .LVU239
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 21


 312:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 753              		.loc 1 312 5 view .LVU240
 312:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 754              		.loc 1 312 25 is_stmt 0 view .LVU241
 755 0044 4FF44073 		mov	r3, #768
 756 0048 0293     		str	r3, [sp, #8]
 313:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 757              		.loc 1 313 5 is_stmt 1 view .LVU242
 314:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 758              		.loc 1 314 5 view .LVU243
 315:Core/Src/tim.c **** 
 759              		.loc 1 315 5 view .LVU244
 760 004a 02A9     		add	r1, sp, #8
 761 004c 0248     		ldr	r0, .L50+4
 762              	.LVL38:
 315:Core/Src/tim.c **** 
 763              		.loc 1 315 5 is_stmt 0 view .LVU245
 764 004e FFF7FEFF 		bl	HAL_GPIO_Init
 765              	.LVL39:
 766              		.loc 1 321 1 view .LVU246
 767 0052 E0E7     		b	.L46
 768              	.L51:
 769              		.align	2
 770              	.L50:
 771 0054 00080040 		.word	1073743872
 772 0058 000C0140 		.word	1073810432
 773              		.cfi_endproc
 774              	.LFE71:
 776              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 777              		.align	1
 778              		.global	HAL_TIM_MspPostInit
 779              		.syntax unified
 780              		.thumb
 781              		.thumb_func
 783              	HAL_TIM_MspPostInit:
 784              	.LVL40:
 785              	.LFB72:
 322:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 323:Core/Src/tim.c **** {
 786              		.loc 1 323 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 24
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790              		.loc 1 323 1 is_stmt 0 view .LVU248
 791 0000 00B5     		push	{lr}
 792              		.cfi_def_cfa_offset 4
 793              		.cfi_offset 14, -4
 794 0002 87B0     		sub	sp, sp, #28
 795              		.cfi_def_cfa_offset 32
 324:Core/Src/tim.c **** 
 325:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 796              		.loc 1 325 3 is_stmt 1 view .LVU249
 797              		.loc 1 325 20 is_stmt 0 view .LVU250
 798 0004 0023     		movs	r3, #0
 799 0006 0293     		str	r3, [sp, #8]
 800 0008 0393     		str	r3, [sp, #12]
 801 000a 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 22


 802 000c 0593     		str	r3, [sp, #20]
 326:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 803              		.loc 1 326 3 is_stmt 1 view .LVU251
 804              		.loc 1 326 15 is_stmt 0 view .LVU252
 805 000e 0268     		ldr	r2, [r0]
 806              		.loc 1 326 5 view .LVU253
 807 0010 104B     		ldr	r3, .L56
 808 0012 9A42     		cmp	r2, r3
 809 0014 02D0     		beq	.L55
 810              	.LVL41:
 811              	.L52:
 327:Core/Src/tim.c ****   {
 328:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 329:Core/Src/tim.c **** 
 330:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 331:Core/Src/tim.c **** 
 332:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 333:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 334:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 335:Core/Src/tim.c ****     PC7     ------> TIM3_CH2
 336:Core/Src/tim.c ****     */
 337:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 338:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 339:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 340:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 341:Core/Src/tim.c **** 
 342:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM3_ENABLE();
 343:Core/Src/tim.c **** 
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 347:Core/Src/tim.c ****   }
 348:Core/Src/tim.c **** 
 349:Core/Src/tim.c **** }
 812              		.loc 1 349 1 view .LVU254
 813 0016 07B0     		add	sp, sp, #28
 814              		.cfi_remember_state
 815              		.cfi_def_cfa_offset 4
 816              		@ sp needed
 817 0018 5DF804FB 		ldr	pc, [sp], #4
 818              	.LVL42:
 819              	.L55:
 820              		.cfi_restore_state
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 821              		.loc 1 332 5 is_stmt 1 view .LVU255
 822              	.LBB11:
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 823              		.loc 1 332 5 view .LVU256
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 824              		.loc 1 332 5 view .LVU257
 825 001c 03F50333 		add	r3, r3, #134144
 826 0020 9A69     		ldr	r2, [r3, #24]
 827 0022 42F01002 		orr	r2, r2, #16
 828 0026 9A61     		str	r2, [r3, #24]
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 829              		.loc 1 332 5 view .LVU258
 830 0028 9B69     		ldr	r3, [r3, #24]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 23


 831 002a 03F01003 		and	r3, r3, #16
 832 002e 0193     		str	r3, [sp, #4]
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 833              		.loc 1 332 5 view .LVU259
 834 0030 019B     		ldr	r3, [sp, #4]
 835              	.LBE11:
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 836              		.loc 1 332 5 view .LVU260
 337:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 837              		.loc 1 337 5 view .LVU261
 337:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 838              		.loc 1 337 25 is_stmt 0 view .LVU262
 839 0032 C023     		movs	r3, #192
 840 0034 0293     		str	r3, [sp, #8]
 338:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 841              		.loc 1 338 5 is_stmt 1 view .LVU263
 338:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 842              		.loc 1 338 26 is_stmt 0 view .LVU264
 843 0036 0223     		movs	r3, #2
 844 0038 0393     		str	r3, [sp, #12]
 339:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 845              		.loc 1 339 5 is_stmt 1 view .LVU265
 339:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 846              		.loc 1 339 27 is_stmt 0 view .LVU266
 847 003a 0593     		str	r3, [sp, #20]
 340:Core/Src/tim.c **** 
 848              		.loc 1 340 5 is_stmt 1 view .LVU267
 849 003c 02A9     		add	r1, sp, #8
 850 003e 0648     		ldr	r0, .L56+4
 851              	.LVL43:
 340:Core/Src/tim.c **** 
 852              		.loc 1 340 5 is_stmt 0 view .LVU268
 853 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 854              	.LVL44:
 342:Core/Src/tim.c **** 
 855              		.loc 1 342 5 is_stmt 1 view .LVU269
 856              	.LBB12:
 342:Core/Src/tim.c **** 
 857              		.loc 1 342 5 view .LVU270
 858 0044 054A     		ldr	r2, .L56+8
 859 0046 5368     		ldr	r3, [r2, #4]
 860              	.LVL45:
 342:Core/Src/tim.c **** 
 861              		.loc 1 342 5 view .LVU271
 342:Core/Src/tim.c **** 
 862              		.loc 1 342 5 view .LVU272
 342:Core/Src/tim.c **** 
 863              		.loc 1 342 5 view .LVU273
 864 0048 43F0E063 		orr	r3, r3, #117440512
 865              	.LVL46:
 342:Core/Src/tim.c **** 
 866              		.loc 1 342 5 is_stmt 0 view .LVU274
 867 004c 43F44063 		orr	r3, r3, #3072
 868              	.LVL47:
 342:Core/Src/tim.c **** 
 869              		.loc 1 342 5 is_stmt 1 view .LVU275
 870 0050 5360     		str	r3, [r2, #4]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 24


 871              	.LBE12:
 342:Core/Src/tim.c **** 
 872              		.loc 1 342 5 discriminator 1 view .LVU276
 873              		.loc 1 349 1 is_stmt 0 view .LVU277
 874 0052 E0E7     		b	.L52
 875              	.L57:
 876              		.align	2
 877              	.L56:
 878 0054 00040040 		.word	1073742848
 879 0058 00100140 		.word	1073811456
 880 005c 00000140 		.word	1073807360
 881              		.cfi_endproc
 882              	.LFE72:
 884              		.section	.text.MX_TIM3_Init,"ax",%progbits
 885              		.align	1
 886              		.global	MX_TIM3_Init
 887              		.syntax unified
 888              		.thumb
 889              		.thumb_func
 891              	MX_TIM3_Init:
 892              	.LFB67:
 123:Core/Src/tim.c **** 
 893              		.loc 1 123 1 is_stmt 1 view -0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 40
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897 0000 00B5     		push	{lr}
 898              		.cfi_def_cfa_offset 4
 899              		.cfi_offset 14, -4
 900 0002 8BB0     		sub	sp, sp, #44
 901              		.cfi_def_cfa_offset 48
 129:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 902              		.loc 1 129 3 view .LVU279
 129:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 903              		.loc 1 129 27 is_stmt 0 view .LVU280
 904 0004 0023     		movs	r3, #0
 905 0006 0893     		str	r3, [sp, #32]
 906 0008 0993     		str	r3, [sp, #36]
 130:Core/Src/tim.c **** 
 907              		.loc 1 130 3 is_stmt 1 view .LVU281
 130:Core/Src/tim.c **** 
 908              		.loc 1 130 22 is_stmt 0 view .LVU282
 909 000a 0193     		str	r3, [sp, #4]
 910 000c 0293     		str	r3, [sp, #8]
 911 000e 0393     		str	r3, [sp, #12]
 912 0010 0493     		str	r3, [sp, #16]
 913 0012 0593     		str	r3, [sp, #20]
 914 0014 0693     		str	r3, [sp, #24]
 915 0016 0793     		str	r3, [sp, #28]
 135:Core/Src/tim.c ****   htim3.Init.Prescaler = 4-1;
 916              		.loc 1 135 3 is_stmt 1 view .LVU283
 135:Core/Src/tim.c ****   htim3.Init.Prescaler = 4-1;
 917              		.loc 1 135 18 is_stmt 0 view .LVU284
 918 0018 1D48     		ldr	r0, .L68
 919 001a 1E4A     		ldr	r2, .L68+4
 920 001c 0260     		str	r2, [r0]
 136:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 25


 921              		.loc 1 136 3 is_stmt 1 view .LVU285
 136:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 922              		.loc 1 136 24 is_stmt 0 view .LVU286
 923 001e 0322     		movs	r2, #3
 924 0020 4260     		str	r2, [r0, #4]
 137:Core/Src/tim.c ****   htim3.Init.Period = 1000-1;
 925              		.loc 1 137 3 is_stmt 1 view .LVU287
 137:Core/Src/tim.c ****   htim3.Init.Period = 1000-1;
 926              		.loc 1 137 26 is_stmt 0 view .LVU288
 927 0022 8360     		str	r3, [r0, #8]
 138:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 928              		.loc 1 138 3 is_stmt 1 view .LVU289
 138:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 929              		.loc 1 138 21 is_stmt 0 view .LVU290
 930 0024 40F2E732 		movw	r2, #999
 931 0028 C260     		str	r2, [r0, #12]
 139:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 932              		.loc 1 139 3 is_stmt 1 view .LVU291
 139:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 933              		.loc 1 139 28 is_stmt 0 view .LVU292
 934 002a 0361     		str	r3, [r0, #16]
 140:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 935              		.loc 1 140 3 is_stmt 1 view .LVU293
 140:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 936              		.loc 1 140 32 is_stmt 0 view .LVU294
 937 002c 8361     		str	r3, [r0, #24]
 141:Core/Src/tim.c ****   {
 938              		.loc 1 141 3 is_stmt 1 view .LVU295
 141:Core/Src/tim.c ****   {
 939              		.loc 1 141 7 is_stmt 0 view .LVU296
 940 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 941              	.LVL48:
 141:Core/Src/tim.c ****   {
 942              		.loc 1 141 6 discriminator 1 view .LVU297
 943 0032 00BB     		cbnz	r0, .L64
 944              	.L59:
 145:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 945              		.loc 1 145 3 is_stmt 1 view .LVU298
 145:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 946              		.loc 1 145 37 is_stmt 0 view .LVU299
 947 0034 2023     		movs	r3, #32
 948 0036 0893     		str	r3, [sp, #32]
 146:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 949              		.loc 1 146 3 is_stmt 1 view .LVU300
 146:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 950              		.loc 1 146 33 is_stmt 0 view .LVU301
 951 0038 0023     		movs	r3, #0
 952 003a 0993     		str	r3, [sp, #36]
 147:Core/Src/tim.c ****   {
 953              		.loc 1 147 3 is_stmt 1 view .LVU302
 147:Core/Src/tim.c ****   {
 954              		.loc 1 147 7 is_stmt 0 view .LVU303
 955 003c 08A9     		add	r1, sp, #32
 956 003e 1448     		ldr	r0, .L68
 957 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 958              	.LVL49:
 147:Core/Src/tim.c ****   {
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 26


 959              		.loc 1 147 6 discriminator 1 view .LVU304
 960 0044 D0B9     		cbnz	r0, .L65
 961              	.L60:
 151:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 962              		.loc 1 151 3 is_stmt 1 view .LVU305
 151:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 963              		.loc 1 151 20 is_stmt 0 view .LVU306
 964 0046 6023     		movs	r3, #96
 965 0048 0193     		str	r3, [sp, #4]
 152:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 966              		.loc 1 152 3 is_stmt 1 view .LVU307
 152:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 967              		.loc 1 152 19 is_stmt 0 view .LVU308
 968 004a 0022     		movs	r2, #0
 969 004c 0292     		str	r2, [sp, #8]
 153:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 970              		.loc 1 153 3 is_stmt 1 view .LVU309
 153:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 971              		.loc 1 153 24 is_stmt 0 view .LVU310
 972 004e 0392     		str	r2, [sp, #12]
 154:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 973              		.loc 1 154 3 is_stmt 1 view .LVU311
 154:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 974              		.loc 1 154 24 is_stmt 0 view .LVU312
 975 0050 0592     		str	r2, [sp, #20]
 155:Core/Src/tim.c ****   {
 976              		.loc 1 155 3 is_stmt 1 view .LVU313
 155:Core/Src/tim.c ****   {
 977              		.loc 1 155 7 is_stmt 0 view .LVU314
 978 0052 01A9     		add	r1, sp, #4
 979 0054 0E48     		ldr	r0, .L68
 980 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 981              	.LVL50:
 155:Core/Src/tim.c ****   {
 982              		.loc 1 155 6 discriminator 1 view .LVU315
 983 005a 90B9     		cbnz	r0, .L66
 984              	.L61:
 159:Core/Src/tim.c ****   {
 985              		.loc 1 159 3 is_stmt 1 view .LVU316
 159:Core/Src/tim.c ****   {
 986              		.loc 1 159 7 is_stmt 0 view .LVU317
 987 005c 0422     		movs	r2, #4
 988 005e 0DEB0201 		add	r1, sp, r2
 989 0062 0B48     		ldr	r0, .L68
 990 0064 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 991              	.LVL51:
 159:Core/Src/tim.c ****   {
 992              		.loc 1 159 6 discriminator 1 view .LVU318
 993 0068 70B9     		cbnz	r0, .L67
 994              	.L62:
 166:Core/Src/tim.c **** 
 995              		.loc 1 166 3 is_stmt 1 view .LVU319
 996 006a 0948     		ldr	r0, .L68
 997 006c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 998              	.LVL52:
 168:Core/Src/tim.c **** /* TIM4 init function */
 999              		.loc 1 168 1 is_stmt 0 view .LVU320
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 27


 1000 0070 0BB0     		add	sp, sp, #44
 1001              		.cfi_remember_state
 1002              		.cfi_def_cfa_offset 4
 1003              		@ sp needed
 1004 0072 5DF804FB 		ldr	pc, [sp], #4
 1005              	.L64:
 1006              		.cfi_restore_state
 143:Core/Src/tim.c ****   }
 1007              		.loc 1 143 5 is_stmt 1 view .LVU321
 1008 0076 FFF7FEFF 		bl	Error_Handler
 1009              	.LVL53:
 1010 007a DBE7     		b	.L59
 1011              	.L65:
 149:Core/Src/tim.c ****   }
 1012              		.loc 1 149 5 view .LVU322
 1013 007c FFF7FEFF 		bl	Error_Handler
 1014              	.LVL54:
 1015 0080 E1E7     		b	.L60
 1016              	.L66:
 157:Core/Src/tim.c ****   }
 1017              		.loc 1 157 5 view .LVU323
 1018 0082 FFF7FEFF 		bl	Error_Handler
 1019              	.LVL55:
 1020 0086 E9E7     		b	.L61
 1021              	.L67:
 161:Core/Src/tim.c ****   }
 1022              		.loc 1 161 5 view .LVU324
 1023 0088 FFF7FEFF 		bl	Error_Handler
 1024              	.LVL56:
 1025 008c EDE7     		b	.L62
 1026              	.L69:
 1027 008e 00BF     		.align	2
 1028              	.L68:
 1029 0090 00000000 		.word	htim3
 1030 0094 00040040 		.word	1073742848
 1031              		.cfi_endproc
 1032              	.LFE67:
 1034              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1035              		.align	1
 1036              		.global	HAL_TIM_Encoder_MspDeInit
 1037              		.syntax unified
 1038              		.thumb
 1039              		.thumb_func
 1041              	HAL_TIM_Encoder_MspDeInit:
 1042              	.LVL57:
 1043              	.LFB73:
 350:Core/Src/tim.c **** 
 351:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 352:Core/Src/tim.c **** {
 1044              		.loc 1 352 1 view -0
 1045              		.cfi_startproc
 1046              		@ args = 0, pretend = 0, frame = 0
 1047              		@ frame_needed = 0, uses_anonymous_args = 0
 1048              		.loc 1 352 1 is_stmt 0 view .LVU326
 1049 0000 08B5     		push	{r3, lr}
 1050              		.cfi_def_cfa_offset 8
 1051              		.cfi_offset 3, -8
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 28


 1052              		.cfi_offset 14, -4
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 1053              		.loc 1 354 3 is_stmt 1 view .LVU327
 1054              		.loc 1 354 23 is_stmt 0 view .LVU328
 1055 0002 0368     		ldr	r3, [r0]
 1056              		.loc 1 354 5 view .LVU329
 1057 0004 104A     		ldr	r2, .L76
 1058 0006 9342     		cmp	r3, r2
 1059 0008 03D0     		beq	.L74
 355:Core/Src/tim.c ****   {
 356:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 359:Core/Src/tim.c ****     /* Peripheral clock disable */
 360:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 363:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 364:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 365:Core/Src/tim.c ****     */
 366:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, ENC1_CH1_Pin|ENC1_CH2_Pin);
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 371:Core/Src/tim.c ****   }
 372:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 1060              		.loc 1 372 8 is_stmt 1 view .LVU330
 1061              		.loc 1 372 10 is_stmt 0 view .LVU331
 1062 000a B3F1804F 		cmp	r3, #1073741824
 1063 000e 0CD0     		beq	.L75
 1064              	.LVL58:
 1065              	.L70:
 373:Core/Src/tim.c ****   {
 374:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 377:Core/Src/tim.c ****     /* Peripheral clock disable */
 378:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 379:Core/Src/tim.c **** 
 380:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 381:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 382:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 383:Core/Src/tim.c ****     */
 384:Core/Src/tim.c ****     HAL_GPIO_DeInit(ENC2_CH1_GPIO_Port, ENC2_CH1_Pin);
 385:Core/Src/tim.c **** 
 386:Core/Src/tim.c ****     HAL_GPIO_DeInit(ENC2_CH2_GPIO_Port, ENC2_CH2_Pin);
 387:Core/Src/tim.c **** 
 388:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 389:Core/Src/tim.c **** 
 390:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 391:Core/Src/tim.c ****   }
 392:Core/Src/tim.c **** }
 1066              		.loc 1 392 1 view .LVU332
 1067 0010 08BD     		pop	{r3, pc}
 1068              	.LVL59:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 29


 1069              	.L74:
 360:Core/Src/tim.c **** 
 1070              		.loc 1 360 5 is_stmt 1 view .LVU333
 1071 0012 02F56442 		add	r2, r2, #58368
 1072 0016 9369     		ldr	r3, [r2, #24]
 1073 0018 23F40063 		bic	r3, r3, #2048
 1074 001c 9361     		str	r3, [r2, #24]
 366:Core/Src/tim.c **** 
 1075              		.loc 1 366 5 view .LVU334
 1076 001e 4FF44071 		mov	r1, #768
 1077 0022 0A48     		ldr	r0, .L76+4
 1078              	.LVL60:
 366:Core/Src/tim.c **** 
 1079              		.loc 1 366 5 is_stmt 0 view .LVU335
 1080 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1081              	.LVL61:
 1082 0028 F2E7     		b	.L70
 1083              	.LVL62:
 1084              	.L75:
 378:Core/Src/tim.c **** 
 1085              		.loc 1 378 5 is_stmt 1 view .LVU336
 1086 002a 094A     		ldr	r2, .L76+8
 1087 002c D369     		ldr	r3, [r2, #28]
 1088 002e 23F00103 		bic	r3, r3, #1
 1089 0032 D361     		str	r3, [r2, #28]
 384:Core/Src/tim.c **** 
 1090              		.loc 1 384 5 view .LVU337
 1091 0034 4FF40041 		mov	r1, #32768
 1092 0038 0448     		ldr	r0, .L76+4
 1093              	.LVL63:
 384:Core/Src/tim.c **** 
 1094              		.loc 1 384 5 is_stmt 0 view .LVU338
 1095 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1096              	.LVL64:
 386:Core/Src/tim.c **** 
 1097              		.loc 1 386 5 is_stmt 1 view .LVU339
 1098 003e 0821     		movs	r1, #8
 1099 0040 0448     		ldr	r0, .L76+12
 1100 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1101              	.LVL65:
 1102              		.loc 1 392 1 is_stmt 0 view .LVU340
 1103 0046 E3E7     		b	.L70
 1104              	.L77:
 1105              		.align	2
 1106              	.L76:
 1107 0048 002C0140 		.word	1073818624
 1108 004c 00080140 		.word	1073809408
 1109 0050 00100240 		.word	1073876992
 1110 0054 000C0140 		.word	1073810432
 1111              		.cfi_endproc
 1112              	.LFE73:
 1114              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1115              		.align	1
 1116              		.global	HAL_TIM_PWM_MspDeInit
 1117              		.syntax unified
 1118              		.thumb
 1119              		.thumb_func
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 30


 1121              	HAL_TIM_PWM_MspDeInit:
 1122              	.LVL66:
 1123              	.LFB74:
 393:Core/Src/tim.c **** 
 394:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 395:Core/Src/tim.c **** {
 1124              		.loc 1 395 1 is_stmt 1 view -0
 1125              		.cfi_startproc
 1126              		@ args = 0, pretend = 0, frame = 0
 1127              		@ frame_needed = 0, uses_anonymous_args = 0
 1128              		.loc 1 395 1 is_stmt 0 view .LVU342
 1129 0000 08B5     		push	{r3, lr}
 1130              		.cfi_def_cfa_offset 8
 1131              		.cfi_offset 3, -8
 1132              		.cfi_offset 14, -4
 396:Core/Src/tim.c **** 
 397:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 1133              		.loc 1 397 3 is_stmt 1 view .LVU343
 1134              		.loc 1 397 19 is_stmt 0 view .LVU344
 1135 0002 0268     		ldr	r2, [r0]
 1136              		.loc 1 397 5 view .LVU345
 1137 0004 064B     		ldr	r3, .L82
 1138 0006 9A42     		cmp	r2, r3
 1139 0008 00D0     		beq	.L81
 1140              	.LVL67:
 1141              	.L78:
 398:Core/Src/tim.c ****   {
 399:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 400:Core/Src/tim.c **** 
 401:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 402:Core/Src/tim.c ****     /* Peripheral clock disable */
 403:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 404:Core/Src/tim.c **** 
 405:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 406:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 407:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 408:Core/Src/tim.c **** 
 409:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 410:Core/Src/tim.c ****   }
 411:Core/Src/tim.c **** }
 1142              		.loc 1 411 1 view .LVU346
 1143 000a 08BD     		pop	{r3, pc}
 1144              	.LVL68:
 1145              	.L81:
 403:Core/Src/tim.c **** 
 1146              		.loc 1 403 5 is_stmt 1 view .LVU347
 1147 000c 054A     		ldr	r2, .L82+4
 1148 000e D369     		ldr	r3, [r2, #28]
 1149 0010 23F00203 		bic	r3, r3, #2
 1150 0014 D361     		str	r3, [r2, #28]
 406:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1151              		.loc 1 406 5 view .LVU348
 1152 0016 1D20     		movs	r0, #29
 1153              	.LVL69:
 406:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1154              		.loc 1 406 5 is_stmt 0 view .LVU349
 1155 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 31


 1156              	.LVL70:
 1157              		.loc 1 411 1 view .LVU350
 1158 001c F5E7     		b	.L78
 1159              	.L83:
 1160 001e 00BF     		.align	2
 1161              	.L82:
 1162 0020 00040040 		.word	1073742848
 1163 0024 00100240 		.word	1073876992
 1164              		.cfi_endproc
 1165              	.LFE74:
 1167              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 1168              		.align	1
 1169              		.global	HAL_TIM_IC_MspDeInit
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1174              	HAL_TIM_IC_MspDeInit:
 1175              	.LVL71:
 1176              	.LFB75:
 412:Core/Src/tim.c **** 
 413:Core/Src/tim.c **** void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* tim_icHandle)
 414:Core/Src/tim.c **** {
 1177              		.loc 1 414 1 is_stmt 1 view -0
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 0
 1180              		@ frame_needed = 0, uses_anonymous_args = 0
 1181              		.loc 1 414 1 is_stmt 0 view .LVU352
 1182 0000 08B5     		push	{r3, lr}
 1183              		.cfi_def_cfa_offset 8
 1184              		.cfi_offset 3, -8
 1185              		.cfi_offset 14, -4
 415:Core/Src/tim.c **** 
 416:Core/Src/tim.c ****   if(tim_icHandle->Instance==TIM4)
 1186              		.loc 1 416 3 is_stmt 1 view .LVU353
 1187              		.loc 1 416 18 is_stmt 0 view .LVU354
 1188 0002 0268     		ldr	r2, [r0]
 1189              		.loc 1 416 5 view .LVU355
 1190 0004 074B     		ldr	r3, .L88
 1191 0006 9A42     		cmp	r2, r3
 1192 0008 00D0     		beq	.L87
 1193              	.LVL72:
 1194              	.L84:
 417:Core/Src/tim.c ****   {
 418:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 419:Core/Src/tim.c **** 
 420:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 421:Core/Src/tim.c ****     /* Peripheral clock disable */
 422:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 423:Core/Src/tim.c **** 
 424:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 425:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 426:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 427:Core/Src/tim.c ****     */
 428:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, ENC1_CH1_F_Pin|ENC2_CH1_F_Pin);
 429:Core/Src/tim.c **** 
 430:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 431:Core/Src/tim.c **** 
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 32


 432:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 433:Core/Src/tim.c ****   }
 434:Core/Src/tim.c **** }
 1195              		.loc 1 434 1 view .LVU356
 1196 000a 08BD     		pop	{r3, pc}
 1197              	.LVL73:
 1198              	.L87:
 422:Core/Src/tim.c **** 
 1199              		.loc 1 422 5 is_stmt 1 view .LVU357
 1200 000c 064A     		ldr	r2, .L88+4
 1201 000e D369     		ldr	r3, [r2, #28]
 1202 0010 23F00403 		bic	r3, r3, #4
 1203 0014 D361     		str	r3, [r2, #28]
 428:Core/Src/tim.c **** 
 1204              		.loc 1 428 5 view .LVU358
 1205 0016 4FF44071 		mov	r1, #768
 1206 001a 0448     		ldr	r0, .L88+8
 1207              	.LVL74:
 428:Core/Src/tim.c **** 
 1208              		.loc 1 428 5 is_stmt 0 view .LVU359
 1209 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1210              	.LVL75:
 1211              		.loc 1 434 1 view .LVU360
 1212 0020 F3E7     		b	.L84
 1213              	.L89:
 1214 0022 00BF     		.align	2
 1215              	.L88:
 1216 0024 00080040 		.word	1073743872
 1217 0028 00100240 		.word	1073876992
 1218 002c 000C0140 		.word	1073810432
 1219              		.cfi_endproc
 1220              	.LFE75:
 1222              		.global	htim4
 1223              		.section	.bss.htim4,"aw",%nobits
 1224              		.align	2
 1227              	htim4:
 1228 0000 00000000 		.space	72
 1228      00000000 
 1228      00000000 
 1228      00000000 
 1228      00000000 
 1229              		.global	htim3
 1230              		.section	.bss.htim3,"aw",%nobits
 1231              		.align	2
 1234              	htim3:
 1235 0000 00000000 		.space	72
 1235      00000000 
 1235      00000000 
 1235      00000000 
 1235      00000000 
 1236              		.global	htim2
 1237              		.section	.bss.htim2,"aw",%nobits
 1238              		.align	2
 1241              	htim2:
 1242 0000 00000000 		.space	72
 1242      00000000 
 1242      00000000 
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 33


 1242      00000000 
 1242      00000000 
 1243              		.global	htim1
 1244              		.section	.bss.htim1,"aw",%nobits
 1245              		.align	2
 1248              	htim1:
 1249 0000 00000000 		.space	72
 1249      00000000 
 1249      00000000 
 1249      00000000 
 1249      00000000 
 1250              		.text
 1251              	.Letext0:
 1252              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1253              		.file 3 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1254              		.file 4 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1255              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1256              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1257              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1258              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1259              		.file 9 "Core/Inc/tim.h"
 1260              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1261              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1262              		.file 12 "Core/Inc/main.h"
 1263              		.file 13 "<built-in>"
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 34


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:19     .text.MX_TIM1_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:25     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:139    .text.MX_TIM1_Init:00000064 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1248   .bss.htim1:00000000 htim1
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:145    .text.MX_TIM2_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:151    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:257    .text.MX_TIM2_Init:00000060 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1241   .bss.htim2:00000000 htim2
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:262    .text.MX_TIM4_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:268    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:399    .text.MX_TIM4_Init:00000080 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1227   .bss.htim4:00000000 htim4
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:405    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:411    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:600    .text.HAL_TIM_Encoder_MspInit:000000c8 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:609    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:615    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:673    .text.HAL_TIM_PWM_MspInit:0000003c $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:678    .text.HAL_TIM_IC_MspInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:684    .text.HAL_TIM_IC_MspInit:00000000 HAL_TIM_IC_MspInit
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:771    .text.HAL_TIM_IC_MspInit:00000054 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:777    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:783    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:878    .text.HAL_TIM_MspPostInit:00000054 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:885    .text.MX_TIM3_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:891    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1029   .text.MX_TIM3_Init:00000090 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1234   .bss.htim3:00000000 htim3
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1035   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1041   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1107   .text.HAL_TIM_Encoder_MspDeInit:00000048 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1115   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1121   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1162   .text.HAL_TIM_PWM_MspDeInit:00000020 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1168   .text.HAL_TIM_IC_MspDeInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1174   .text.HAL_TIM_IC_MspDeInit:00000000 HAL_TIM_IC_MspDeInit
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1216   .text.HAL_TIM_IC_MspDeInit:00000024 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1224   .bss.htim4:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1231   .bss.htim3:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1238   .bss.htim2:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s:1245   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_IC_Init
HAL_TIM_IC_ConfigChannel
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_GPIO_DeInit
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccPbHPOu.s 			page 35


HAL_NVIC_DisableIRQ
