[{"DBLP title": "Foreword to the 16th IEEE DDECS Symposium.", "DBLP authors": [], "year": 2013, "MAG papers": [{"PaperId": 2915683329, "PaperTitle": "foreword to the 16th ieee ddecs symposium", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"german aerospace center": 1.0, "tallinn university of technology": 1.0, "norwegian university of science and technology": 1.0, "brno university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware-Software Co-Visualization: Developing systems in the holodeck.", "DBLP authors": ["Rolf Drechsler", "Mathias Soeken"], "year": 2013, "MAG papers": [{"PaperId": 2035520042, "PaperTitle": "hardware software co visualization developing systems in the holodeck", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Fault-based attacks on cryptographic hardware.", "DBLP authors": ["Ilia Polian", "Martin Kreuzer"], "year": 2013, "MAG papers": [{"PaperId": 2131287675, "PaperTitle": "fault based attacks on cryptographic hardware", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of passau": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring processor parallelism: Estimation methods and optimization strategies.", "DBLP authors": ["Roel Jordans", "Rosilde Corvino", "Lech J\u00f3zwiak", "Henk Corporaal"], "year": 2013, "MAG papers": [{"PaperId": 1978100243, "PaperTitle": "exploring processor parallelism estimation methods and optimization strategies", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"eindhoven university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "On design of priority-driven load-adaptive monitoring-based hardware for managing interrupts in embedded event-triggered real-time systems.", "DBLP authors": ["Josef Strnadel"], "year": 2013, "MAG papers": [{"PaperId": 2090705246, "PaperTitle": "on design of priority driven load adaptive monitoring based hardware for managing interrupts in embedded event triggered real time systems", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"brno university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Area-speed efficient modular architecture for GF(2m) multipliers dedicated for cryptographic applications.", "DBLP authors": ["Danuta Pamula", "Edward Hrynkiewicz"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "On the on-line functional test of the Reorder Buffer memory in superscalar processors.", "DBLP authors": ["Stefano Di Carlo", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2013, "MAG papers": [{"PaperId": 1971364472, "PaperTitle": "on the on line functional test of the reorder buffer memory in superscalar processors", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fault collapsing of multi-conditional faults.", "DBLP authors": ["Rene Krenz-Baath", "Andreas Glowatz", "Friedrich Hapke"], "year": 2013, "MAG papers": [{"PaperId": 2059808735, "PaperTitle": "fault collapsing of multi conditional faults", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"mentor graphics": 2.0, "hamm ag": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient automated speedpath debugging.", "DBLP authors": ["Mehdi Dehbashi", "G\u00f6rschwin Fey"], "year": 2013, "MAG papers": [{"PaperId": 2106127393, "PaperTitle": "efficient automated speedpath debugging", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of bremen": 1.0}}], "source": "ES"}, {"DBLP title": "A static analysis approach to data race detection in SystemC designs.", "DBLP authors": ["Mikhail J. Moiseev", "Mikhail Glukhikh", "Alexey V. Zakharov", "Harald Richter"], "year": 2013, "MAG papers": [{"PaperId": 2086451166, "PaperTitle": "a static analysis approach to data race detection in systemc designs", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"clausthal university of technology": 2.0, "yandex": 1.0}}], "source": "ES"}, {"DBLP title": "Debugging HDL designs based on functional equivalences with high-level specifications.", "DBLP authors": ["Alexander Finder", "Jan-Philipp Witte", "G\u00f6rschwin Fey"], "year": 2013, "MAG papers": [{"PaperId": 2090309466, "PaperTitle": "debugging hdl designs based on functional equivalences with high level specifications", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Design of stochastic Viterbi decoders for convolutional codes.", "DBLP authors": ["Te-Hsuan Chen", "John P. Hayes"], "year": 2013, "MAG papers": [{"PaperId": 2024050764, "PaperTitle": "design of stochastic viterbi decoders for convolutional codes", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "10Gb/s inverter based cascode transimpedance amplifier in 40nm CMOS technology.", "DBLP authors": ["Mohamed Atef", "Hong Chen", "Horst Zimmermann"], "year": 2013, "MAG papers": [{"PaperId": 2155735390, "PaperTitle": "10gb s inverter based cascode transimpedance amplifier in 40nm cmos technology", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"vienna university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Ultra-high bandwidth fully-differential three-stage operational amplifiers in 40nm digital CMOS.", "DBLP authors": ["Hong Chen", "Vladimir Milovanovic", "Dario Giotta", "Horst Zimmermann"], "year": 2013, "MAG papers": [{"PaperId": 2059906013, "PaperTitle": "ultra high bandwidth fully differential three stage operational amplifiers in 40nm digital cmos", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"vienna university of technology": 3.0, "lantiq": 1.0}}], "source": "ES"}, {"DBLP title": "A GHz full-division-range programmable divider with output duty-cycle improved.", "DBLP authors": ["Yu-Lung Lo", "Jhih-Wei Tsai", "Han-Ying Liu", "Wei-Bin Yang"], "year": 2013, "MAG papers": [{"PaperId": 2067969049, "PaperTitle": "a ghz full division range programmable divider with output duty cycle improved", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national kaohsiung normal university": 3.0, "tamkang university": 1.0}}], "source": "ES"}, {"DBLP title": "An area efficient hardware architecture design for H.264/AVC intra prediction reconstruction path based on partial reconfiguration.", "DBLP authors": ["Milica Orlandic", "Kjetil Svarstad"], "year": 2013, "MAG papers": [{"PaperId": 1965463089, "PaperTitle": "an area efficient hardware architecture design for h 264 avc intra prediction reconstruction path based on partial reconfiguration", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"norwegian university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic synthesis of small AdaBoost classifier in FPGA.", "DBLP authors": ["Filip Kadlcek", "Otto Fuc\u00edk"], "year": 2013, "MAG papers": [{"PaperId": 2042172783, "PaperTitle": "automatic synthesis of small adaboost classifier in fpga", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brno university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A low jitter delay-locked-loop applied for DDR4.", "DBLP authors": ["Yo-Hao Tu", "Kuo-Hsing Cheng", "Hsiang-Yun Wei", "Hong-Yi Huang"], "year": 2013, "MAG papers": [{"PaperId": 2162025540, "PaperTitle": "a low jitter delay locked loop applied for ddr4", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national central university": 3.0, "national taipei university": 1.0}}], "source": "ES"}, {"DBLP title": "Power analysis methodology for secure circuits.", "DBLP authors": ["Kamil Gomina", "Jean-Baptiste Rigaud", "Philippe Gendrier", "Philippe Candelier", "Assia Tria"], "year": 2013, "MAG papers": [{"PaperId": 1991172856, "PaperTitle": "power analysis methodology for secure circuits", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole normale superieure": 2.0}}], "source": "ES"}, {"DBLP title": "Towards hardware architecture for memory efficient IPv4/IPv6 Lookup in 100 Gbps networks.", "DBLP authors": ["Jir\u00ed Matousek", "Martin Skacan", "Jan Korenek"], "year": 2013, "MAG papers": [{"PaperId": 2013867131, "PaperTitle": "towards hardware architecture for memory efficient ipv4 ipv6 lookup in 100 gbps networks", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brno university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Extensible open-source framework for translating RTL VHDL IP cores to SystemC.", "DBLP authors": ["Syed Saif Abrar", "Maksim Jenihhin", "Jaan Raik"], "year": 2013, "MAG papers": [{"PaperId": 2060589138, "PaperTitle": "extensible open source framework for translating rtl vhdl ip cores to systemc", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 1.0, "tallinn university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Multiobjective evolution of approximate multiple constant multipliers.", "DBLP authors": ["Jiri Petrlik", "Luk\u00e1s Sekanina"], "year": 2013, "MAG papers": [{"PaperId": 2057536877, "PaperTitle": "multiobjective evolution of approximate multiple constant multipliers", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"brno university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware architecture for the fast pattern matching.", "DBLP authors": ["Jan Kastil", "Vlastimil Kosar", "Jan Korenek"], "year": 2013, "MAG papers": [{"PaperId": 2081906240, "PaperTitle": "hardware architecture for the fast pattern matching", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"brno university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Digital methods of offset compensation in 90nm CMOS operational amplifiers.", "DBLP authors": ["Gabriel Nagy", "Daniel Arbet", "Viera Stopjakov\u00e1"], "year": 2013, "MAG papers": [{"PaperId": 2057777710, "PaperTitle": "digital methods of offset compensation in 90nm cmos operational amplifiers", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Embedded microcontroller system for PilsenCUBE picosatellite.", "DBLP authors": ["Pavel Fiala", "Ales Vobornik"], "year": 2013, "MAG papers": [{"PaperId": 1974590410, "PaperTitle": "embedded microcontroller system for pilsencube picosatellite", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of west bohemia": 2.0}}], "source": "ES"}, {"DBLP title": "Proton beam characterization at Oslo Cyclotron Laboratory for radiation testing of electronic devices.", "DBLP authors": ["Amir Hasanbegovic", "Snorre Aunet"], "year": 2013, "MAG papers": [{"PaperId": 2089407631, "PaperTitle": "proton beam characterization at oslo cyclotron laboratory for radiation testing of electronic devices", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"norwegian university of science and technology": 1.0, "university of oslo": 1.0}}], "source": "ES"}, {"DBLP title": "Enhanced fault-tolerant Network-on-Chip architecture using hierarchical agents.", "DBLP authors": ["Mojtaba Valinataj", "Pasi Liljeberg", "Juha Plosila"], "year": 2013, "MAG papers": [{"PaperId": 1995246339, "PaperTitle": "enhanced fault tolerant network on chip architecture using hierarchical agents", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"information technology university": 2.0}}], "source": "ES"}, {"DBLP title": "A system-level overview and comparison of three High-Speed Serial Links: USB 3.0, PCI Express 2.0 and LLI 1.0.", "DBLP authors": ["Julien Saade", "Fr\u00e9d\u00e9ric P\u00e9trot", "Andre Picco", "Joel Huloux", "Abdelaziz Goulahsen"], "year": 2013, "MAG papers": [{"PaperId": 2057832336, "PaperTitle": "a system level overview and comparison of three high speed serial links usb 3 0 pci express 2 0 and lli 1 0", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ericsson": 1.0, "joseph fourier university": 1.0}}], "source": "ES"}, {"DBLP title": "A Multi-Credit Flow Control scheme for asynchronous NoCs.", "DBLP authors": ["Syed Rameez Naqvi", "Robert Najvirt", "Andreas Steininger"], "year": 2013, "MAG papers": [{"PaperId": 2134694712, "PaperTitle": "a multi credit flow control scheme for asynchronous nocs", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"vienna university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "An indirect technique for estimating reliability of analog and mixed-signal systems during operational life.", "DBLP authors": ["Muhammad Aamir Khan", "Hans G. Kerkhoff"], "year": 2013, "MAG papers": [{"PaperId": 1965248262, "PaperTitle": "an indirect technique for estimating reliability of analog and mixed signal systems during operational life", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of twente": 2.0}}], "source": "ES"}, {"DBLP title": "Intermediate frequency filter calibration method for radio frequency receivers in modern CMOS technologies.", "DBLP authors": ["Krzysztof Siwiec", "Aleksander Koter", "Witold A. Pleskacz"], "year": 2013, "MAG papers": [{"PaperId": 2022391254, "PaperTitle": "intermediate frequency filter calibration method for radio frequency receivers in modern cmos technologies", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"warsaw university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Numerical method for DC fault analysis simplification and simulation time reduction.", "DBLP authors": ["Juraj Brenkus", "Viera Stopjakov\u00e1", "G\u00e1bor Gyepes"], "year": 2013, "MAG papers": [{"PaperId": 2075120365, "PaperTitle": "numerical method for dc fault analysis simplification and simulation time reduction", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Relocation of reconfigurable modules on Xilinx FPGA.", "DBLP authors": ["Tomas Drahonovsky", "Martin Rozkovec", "Ondrej Nov\u00e1k"], "year": 2013, "MAG papers": [{"PaperId": 2075397577, "PaperTitle": "relocation of reconfigurable modules on xilinx fpga", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On performance estimation of a scalable VLIW soft-core in XILINX FPGAs.", "DBLP authors": ["Petr Pfeifer", "Zdenek Pl\u00edva", "Mario Sch\u00f6lzel", "Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2013, "MAG papers": [{"PaperId": 2065624213, "PaperTitle": "on performance estimation of a scalable vliw soft core in xilinx fpgas", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"brandenburg university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "On the feasibility of combining on-line-test and self repair for logic circuits.", "DBLP authors": ["Tobias Koal", "Markus Ulbricht", "Piet Engelke", "Heinrich Theodor Vierhaus"], "year": 2013, "MAG papers": [{"PaperId": 2156743784, "PaperTitle": "on the feasibility of combining on line test and self repair for logic circuits", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"brandenburg university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Yield-oriented energy and performance model for subthreshold circuits with Vth variations.", "DBLP authors": ["Hans Kristian Otnes Berge", "Snorre Aunet"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "VeSFET as an analog-circuit component.", "DBLP authors": ["Dominik Kasprowicz", "Bartosz Swacha"], "year": 2013, "MAG papers": [{"PaperId": 2070771184, "PaperTitle": "vesfet as an analog circuit component", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"warsaw university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient mixture preparation on digital microfluidic biochips.", "DBLP authors": ["Srijan Kumar", "Sudip Roy", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "year": 2013, "MAG papers": [{"PaperId": 2008548447, "PaperTitle": "efficient mixture preparation on digital microfluidic biochips", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"indian institute of technology kharagpur": 3.0, "duke university": 1.0, "indian statistical institute": 1.0}}], "source": "ES"}, {"DBLP title": "Composing data-driven circuits using handshake in the clock-synchronous domain.", "DBLP authors": ["Jaroslav Sykora"], "year": 2013, "MAG papers": [{"PaperId": 2045549979, "PaperTitle": "composing data driven circuits using handshake in the clock synchronous domain", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A don't care identification method for test compaction.", "DBLP authors": ["Hiroshi Yamazaki", "Motohiro Wakazono", "Toshinori Hosokawa", "Masayoshi Yoshimura"], "year": 2013, "MAG papers": [{"PaperId": 2039534230, "PaperTitle": "a don t care identification method for test compaction", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kyushu university": 1.0, "nihon university": 3.0}}], "source": "ES"}, {"DBLP title": "Test pattern decompression in parallel scan chain architecture.", "DBLP authors": ["Martin Chloupek", "Jiri Jen\u00edcek", "Ondrej Nov\u00e1k", "Martin Rozkovec"], "year": 2013, "MAG papers": [{"PaperId": 1967644220, "PaperTitle": "test pattern decompression in parallel scan chain architecture", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Indoor energy harvesting using photovoltaic cell for battery recharging.", "DBLP authors": ["Hong-Yi Huang", "Chinet Otic Mocorro", "Julyver Pinaso", "Kuo-Hsing Cheng"], "year": 2013, "MAG papers": [{"PaperId": 2087905672, "PaperTitle": "indoor energy harvesting using photovoltaic cell for battery recharging", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national taipei university": 3.0, "national central university": 1.0}}], "source": "ES"}, {"DBLP title": "Noise and linearity analysis of a frequency to voltage converter.", "DBLP authors": ["J\u00f8rgen Andreas Michaelsen", "Dag T. Wisland"], "year": 2013, "MAG papers": [{"PaperId": 2068193115, "PaperTitle": "noise and linearity analysis of a frequency to voltage converter", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of oslo": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-aware software development for embedded systems in HW/SW co-design.", "DBLP authors": ["Paul Ehrlich", "Stephan Radke"], "year": 2013, "MAG papers": [{"PaperId": 2030868658, "PaperTitle": "energy aware software development for embedded systems in hw sw co design", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "External capacitorless low dropout linear regulator using cascode structure.", "DBLP authors": ["Hong-Yi Huang", "Cheng-Yu Chen", "Kuo-Hsing Cheng"], "year": 2013, "MAG papers": [{"PaperId": 2019813744, "PaperTitle": "external capacitorless low dropout linear regulator using cascode structure", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taipei university": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA based time-of-flight 3D camera characterization system.", "DBLP authors": ["Johannes Seiter", "Michael Hofbauer", "Milos Davidovic", "Horst Zimmermann"], "year": 2013, "MAG papers": [{"PaperId": 2024627387, "PaperTitle": "fpga based time of flight 3d camera characterization system", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"vienna university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Error resilient OBDDs.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani", "Lorenzo Lago"], "year": 2013, "MAG papers": [{"PaperId": 2161939275, "PaperTitle": "error resilient obdds", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design of an S-band 0.35 \u00b5m AlGaN/GaN LNA using cascode topology.", "DBLP authors": ["H. L. Kao", "C. S. Yeh", "Cheng-Lin Cho", "B. W. Wang", "P. C. Lee", "B. H. Wei", "Hsien-Chin Chiu"], "year": 2013, "MAG papers": [{"PaperId": 1982665718, "PaperTitle": "design of an s band 0 35 \u00b5m algan gan lna using cascode topology", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chang gung university": 7.0}}], "source": "ES"}, {"DBLP title": "Assertion based verification using PSL-like properties in Haskell.", "DBLP authors": ["Bahram N. Uchevler", "Kjetil Svarstad"], "year": 2013, "MAG papers": [{"PaperId": 1979477023, "PaperTitle": "assertion based verification using psl like properties in haskell", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"norwegian university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Reliability-aware cross-layer custom instruction screening.", "DBLP authors": ["Bahareh J. Farahani", "Ali Azarpeyvand", "Saeed Safari", "Seid Mehdi Fakhraie"], "year": 2013, "MAG papers": [{"PaperId": 2026349776, "PaperTitle": "reliability aware cross layer custom instruction screening", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of tehran": 4.0}}], "source": "ES"}, {"DBLP title": "Efficiency of oscillation-based BIST in 90nm CMOS active analog filters.", "DBLP authors": ["Daniel Arbet", "Gabriel Nagy", "Viera Stopjakov\u00e1", "G\u00e1bor Gyepes"], "year": 2013, "MAG papers": [{"PaperId": 2095243264, "PaperTitle": "efficiency of oscillation based bist in 90nm cmos active analog filters", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "FPGA architecture for fast floating point matrix inversion using uni-dimensional systolic array based structure.", "DBLP authors": ["Ondrej Hnilicka"], "year": 2013, "MAG papers": [{"PaperId": 1976840487, "PaperTitle": "fpga architecture for fast floating point matrix inversion using uni dimensional systolic array based structure", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technical university of liberec": 1.0}}], "source": "ES"}, {"DBLP title": "Redundancy algorithm for embedded memories with block-based architecture.", "DBLP authors": ["Stefan Kristof\u00edk", "Elena Gramatov\u00e1"], "year": 2013, "MAG papers": [{"PaperId": 2066134189, "PaperTitle": "redundancy algorithm for embedded memories with block based architecture", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analysis and comparison of functional verification and ATPG for testing design reliability.", "DBLP authors": ["Marcela Simkov\u00e1", "Zdenek Kot\u00e1sek", "Cristiana Bolchini"], "year": 2013, "MAG papers": [{"PaperId": 1978533075, "PaperTitle": "analysis and comparison of functional verification and atpg for testing design reliability", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brno university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Fault-Tolerant Reconfigurable Low-Power pseudoRandom number Generator.", "DBLP authors": ["Vladimir Petrovic", "Zoran Stamenkovic", "Mile K. Stojcev", "Tatjana R. Nikolic", "Goran S. Jovanovic"], "year": 2013, "MAG papers": [{"PaperId": 2171050365, "PaperTitle": "fault tolerant reconfigurable low power pseudorandom number generator", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of nis": 3.0}}], "source": "ES"}, {"DBLP title": "A new method for correcting time and soft errors in combinational circuits.", "DBLP authors": ["Egor S. Sogomonyan", "Stefan Weidling", "Michael G\u00f6ssel"], "year": 2013, "MAG papers": [{"PaperId": 1993868950, "PaperTitle": "a new method for correcting time and soft errors in combinational circuits", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of potsdam": 3.0}}], "source": "ES"}, {"DBLP title": "Fault tolerant CAN bus control system implemented into FPGA.", "DBLP authors": ["Karel Szurman", "Jan Kastil", "Martin Straka", "Zdenek Kot\u00e1sek"], "year": 2013, "MAG papers": [{"PaperId": 2088426205, "PaperTitle": "fault tolerant can bus control system implemented into fpga", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"brno university of technology": 3.0}}], "source": "ES"}]