read_verilog /home/pascal/Documents/ensta/work/fpga_101/lab001/solutions_alhambra/build/top.v
attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0
synth_ice40  -json top.json -top top -dsp