|deliverable2
CLOCK_50 => CLOCK_50.IN1
PHYS_SW[0] => SW.DATAA
PHYS_SW[1] => SW.DATAA
PHYS_SW[2] => SW.DATAA
PHYS_SW[3] => SW.DATAA
PHYS_SW[4] => SW.DATAA
PHYS_SW[5] => SW.DATAA
PHYS_SW[6] => SW.DATAA
PHYS_SW[7] => SW.DATAA
PHYS_SW[8] => SW.DATAA
PHYS_SW[9] => SW.DATAA
PHYS_SW[10] => SW.DATAA
PHYS_SW[11] => SW.DATAA
PHYS_SW[12] => SW.DATAA
PHYS_SW[13] => SW.DATAA
PHYS_SW[14] => SW.DATAA
PHYS_SW[15] => SW.DATAA
PHYS_SW[16] => SW.DATAA
PHYS_SW[17] => SW.DATAA
PHYS_KEY[0] => KEY.DATAA
PHYS_KEY[1] => KEY.DATAA
PHYS_KEY[2] => KEY.DATAA
PHYS_KEY[3] => ~NO_FANOUT~
ADC_DA[0] => registered_ADC_A[0].DATAIN
ADC_DA[1] => registered_ADC_A[1].DATAIN
ADC_DA[2] => registered_ADC_A[2].DATAIN
ADC_DA[3] => registered_ADC_A[3].DATAIN
ADC_DA[4] => registered_ADC_A[4].DATAIN
ADC_DA[5] => registered_ADC_A[5].DATAIN
ADC_DA[6] => registered_ADC_A[6].DATAIN
ADC_DA[7] => registered_ADC_A[7].DATAIN
ADC_DA[8] => registered_ADC_A[8].DATAIN
ADC_DA[9] => registered_ADC_A[9].DATAIN
ADC_DA[10] => registered_ADC_A[10].DATAIN
ADC_DA[11] => registered_ADC_A[11].DATAIN
ADC_DA[12] => registered_ADC_A[12].DATAIN
ADC_DA[13] => registered_ADC_A[13].DATAIN
ADC_DB[0] => registered_ADC_B[0].DATAIN
ADC_DB[1] => registered_ADC_B[1].DATAIN
ADC_DB[2] => registered_ADC_B[2].DATAIN
ADC_DB[3] => registered_ADC_B[3].DATAIN
ADC_DB[4] => registered_ADC_B[4].DATAIN
ADC_DB[5] => registered_ADC_B[5].DATAIN
ADC_DB[6] => registered_ADC_B[6].DATAIN
ADC_DB[7] => registered_ADC_B[7].DATAIN
ADC_DB[8] => registered_ADC_B[8].DATAIN
ADC_DB[9] => registered_ADC_B[9].DATAIN
ADC_DB[10] => registered_ADC_B[10].DATAIN
ADC_DB[11] => registered_ADC_B[11].DATAIN
ADC_DB[12] => registered_ADC_B[12].DATAIN
ADC_DB[13] => registered_ADC_B[13].DATAIN
LEDG[0] <= issp_probes[18].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= issp_probes[19].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= issp_probes[20].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= <GND>
LEDR[0] <= issp_probes[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= issp_probes[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= issp_probes[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= issp_probes[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= issp_probes[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= issp_probes[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= issp_probes[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= issp_probes[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= issp_probes[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= issp_probes[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= issp_probes[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= issp_probes[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= issp_probes[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= issp_probes[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= issp_probes[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= issp_probes[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= issp_probes[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= issp_probes[17].DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[0] <= DAC_DA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[1] <= DAC_DA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[2] <= DAC_DA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[3] <= DAC_DA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[4] <= DAC_DA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[5] <= DAC_DA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[6] <= DAC_DA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[7] <= DAC_DA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[8] <= DAC_DA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[9] <= DAC_DA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[10] <= DAC_DA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[11] <= DAC_DA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[12] <= DAC_DA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[13] <= DAC_DA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[0] <= DAC_DB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[1] <= DAC_DB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[2] <= DAC_DB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[3] <= DAC_DB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[4] <= DAC_DB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[5] <= DAC_DB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[6] <= DAC_DB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[7] <= DAC_DB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[8] <= DAC_DB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[9] <= DAC_DB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[10] <= DAC_DB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[11] <= DAC_DB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[12] <= DAC_DB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[13] <= DAC_DB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_CLK_A <= clk.DB_MAX_OUTPUT_PORT_TYPE
ADC_CLK_B <= clk.DB_MAX_OUTPUT_PORT_TYPE
ADC_OEB_A <= <VCC>
ADC_OEB_B <= <VCC>
DAC_CLK_A <= clk.DB_MAX_OUTPUT_PORT_TYPE
DAC_CLK_B <= clk.DB_MAX_OUTPUT_PORT_TYPE
DAC_MODE <= <VCC>
DAC_WRT_A <= clk.DB_MAX_OUTPUT_PORT_TYPE
DAC_WRT_B <= clk.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|clk_en:EN_CLK
clk => sys_clk~reg0.CLK
reset => sys_clk.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
sys_clk <= sys_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
sam_clk_en <= sam_clk_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sym_clk_en <= sym_clk_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|LFSR_22:LFSR_GEN
sys_clk => x[0].CLK
sys_clk => x[1].CLK
sys_clk => x[2].CLK
sys_clk => x[3].CLK
sys_clk => x[4].CLK
sys_clk => x[5].CLK
sys_clk => x[6].CLK
sys_clk => x[7].CLK
sys_clk => x[8].CLK
sys_clk => x[9].CLK
sys_clk => x[10].CLK
sys_clk => x[11].CLK
sys_clk => x[12].CLK
sys_clk => x[13].CLK
sys_clk => x[14].CLK
sys_clk => x[15].CLK
sys_clk => x[16].CLK
sys_clk => x[17].CLK
sys_clk => x[18].CLK
sys_clk => x[19].CLK
sys_clk => x[20].CLK
sys_clk => x[21].CLK
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => cnt[5].CLK
sys_clk => cnt[6].CLK
sys_clk => cnt[7].CLK
sys_clk => cnt[8].CLK
sys_clk => cnt[9].CLK
sys_clk => cnt[10].CLK
sys_clk => cnt[11].CLK
sys_clk => cnt[12].CLK
sys_clk => cnt[13].CLK
sys_clk => cnt[14].CLK
sys_clk => cnt[15].CLK
sys_clk => cnt[16].CLK
sys_clk => cnt[17].CLK
sys_clk => cnt[18].CLK
sys_clk => cnt[19].CLK
sys_clk => cnt[20].CLK
sys_clk => cnt[21].CLK
sys_clk => cycle~reg0.CLK
reset => cycle.OUTPUTSELECT
reset => always1.IN1
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
sam_clk_en => always0.IN1
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => cnt.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
sam_clk_en => x.OUTPUTSELECT
cycle <= cycle~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|mapper_in:SUT_input
LFSR[0] => Decoder0.IN1
LFSR[1] => Decoder0.IN0
LFSR[1] => map_out[17].DATAIN
map_out[0] <= <GND>
map_out[1] <= <GND>
map_out[2] <= <GND>
map_out[3] <= <GND>
map_out[4] <= <GND>
map_out[5] <= <GND>
map_out[6] <= <GND>
map_out[7] <= <GND>
map_out[8] <= <GND>
map_out[9] <= <GND>
map_out[10] <= <GND>
map_out[11] <= <GND>
map_out[12] <= <GND>
map_out[13] <= <GND>
map_out[14] <= <GND>
map_out[15] <= <VCC>
map_out[16] <= map_out.DB_MAX_OUTPUT_PORT_TYPE
map_out[17] <= LFSR[1].DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|DUT_for_MER_measurement:DUT
clk => errorless_decision_variable[0]~reg0.CLK
clk => errorless_decision_variable[1]~reg0.CLK
clk => errorless_decision_variable[2]~reg0.CLK
clk => errorless_decision_variable[3]~reg0.CLK
clk => errorless_decision_variable[4]~reg0.CLK
clk => errorless_decision_variable[5]~reg0.CLK
clk => errorless_decision_variable[6]~reg0.CLK
clk => errorless_decision_variable[7]~reg0.CLK
clk => errorless_decision_variable[8]~reg0.CLK
clk => errorless_decision_variable[9]~reg0.CLK
clk => errorless_decision_variable[10]~reg0.CLK
clk => errorless_decision_variable[11]~reg0.CLK
clk => errorless_decision_variable[12]~reg0.CLK
clk => errorless_decision_variable[13]~reg0.CLK
clk => errorless_decision_variable[14]~reg0.CLK
clk => errorless_decision_variable[15]~reg0.CLK
clk => errorless_decision_variable[16]~reg0.CLK
clk => errorless_decision_variable[17]~reg0.CLK
clk => decision_variable[0]~reg0.CLK
clk => decision_variable[1]~reg0.CLK
clk => decision_variable[2]~reg0.CLK
clk => decision_variable[3]~reg0.CLK
clk => decision_variable[4]~reg0.CLK
clk => decision_variable[5]~reg0.CLK
clk => decision_variable[6]~reg0.CLK
clk => decision_variable[7]~reg0.CLK
clk => decision_variable[8]~reg0.CLK
clk => decision_variable[9]~reg0.CLK
clk => decision_variable[10]~reg0.CLK
clk => decision_variable[11]~reg0.CLK
clk => decision_variable[12]~reg0.CLK
clk => decision_variable[13]~reg0.CLK
clk => decision_variable[14]~reg0.CLK
clk => decision_variable[15]~reg0.CLK
clk => decision_variable[16]~reg0.CLK
clk => decision_variable[17]~reg0.CLK
clk => error[0]~reg0.CLK
clk => error[1]~reg0.CLK
clk => error[2]~reg0.CLK
clk => error[3]~reg0.CLK
clk => error[4]~reg0.CLK
clk => error[5]~reg0.CLK
clk => error[6]~reg0.CLK
clk => error[7]~reg0.CLK
clk => error[8]~reg0.CLK
clk => error[9]~reg0.CLK
clk => error[10]~reg0.CLK
clk => error[11]~reg0.CLK
clk => error[12]~reg0.CLK
clk => error[13]~reg0.CLK
clk => error[14]~reg0.CLK
clk => error[15]~reg0.CLK
clk => error[16]~reg0.CLK
clk => error[17]~reg0.CLK
clk => delay_reg[0][0].CLK
clk => delay_reg[0][1].CLK
clk => delay_reg[0][2].CLK
clk => delay_reg[0][3].CLK
clk => delay_reg[0][4].CLK
clk => delay_reg[0][5].CLK
clk => delay_reg[0][6].CLK
clk => delay_reg[0][7].CLK
clk => delay_reg[0][8].CLK
clk => delay_reg[0][9].CLK
clk => delay_reg[0][10].CLK
clk => delay_reg[0][11].CLK
clk => delay_reg[0][12].CLK
clk => delay_reg[0][13].CLK
clk => delay_reg[0][14].CLK
clk => delay_reg[0][15].CLK
clk => delay_reg[0][16].CLK
clk => delay_reg[0][17].CLK
clk => delay_reg[1][0].CLK
clk => delay_reg[1][1].CLK
clk => delay_reg[1][2].CLK
clk => delay_reg[1][3].CLK
clk => delay_reg[1][4].CLK
clk => delay_reg[1][5].CLK
clk => delay_reg[1][6].CLK
clk => delay_reg[1][7].CLK
clk => delay_reg[1][8].CLK
clk => delay_reg[1][9].CLK
clk => delay_reg[1][10].CLK
clk => delay_reg[1][11].CLK
clk => delay_reg[1][12].CLK
clk => delay_reg[1][13].CLK
clk => delay_reg[1][14].CLK
clk => delay_reg[1][15].CLK
clk => delay_reg[1][16].CLK
clk => delay_reg[1][17].CLK
clk => delay_reg[2][0].CLK
clk => delay_reg[2][1].CLK
clk => delay_reg[2][2].CLK
clk => delay_reg[2][3].CLK
clk => delay_reg[2][4].CLK
clk => delay_reg[2][5].CLK
clk => delay_reg[2][6].CLK
clk => delay_reg[2][7].CLK
clk => delay_reg[2][8].CLK
clk => delay_reg[2][9].CLK
clk => delay_reg[2][10].CLK
clk => delay_reg[2][11].CLK
clk => delay_reg[2][12].CLK
clk => delay_reg[2][13].CLK
clk => delay_reg[2][14].CLK
clk => delay_reg[2][15].CLK
clk => delay_reg[2][16].CLK
clk => delay_reg[2][17].CLK
clk_en => errorless_decision_variable[0]~reg0.ENA
clk_en => delay_reg[2][17].ENA
clk_en => delay_reg[2][16].ENA
clk_en => delay_reg[2][15].ENA
clk_en => delay_reg[2][14].ENA
clk_en => delay_reg[2][13].ENA
clk_en => delay_reg[2][12].ENA
clk_en => delay_reg[2][11].ENA
clk_en => delay_reg[2][10].ENA
clk_en => delay_reg[2][9].ENA
clk_en => delay_reg[2][8].ENA
clk_en => delay_reg[2][7].ENA
clk_en => delay_reg[2][6].ENA
clk_en => delay_reg[2][5].ENA
clk_en => delay_reg[2][4].ENA
clk_en => delay_reg[2][3].ENA
clk_en => delay_reg[2][2].ENA
clk_en => delay_reg[2][1].ENA
clk_en => delay_reg[2][0].ENA
clk_en => delay_reg[1][17].ENA
clk_en => delay_reg[1][16].ENA
clk_en => delay_reg[1][15].ENA
clk_en => delay_reg[1][14].ENA
clk_en => delay_reg[1][13].ENA
clk_en => delay_reg[1][12].ENA
clk_en => delay_reg[1][11].ENA
clk_en => delay_reg[1][10].ENA
clk_en => delay_reg[1][9].ENA
clk_en => delay_reg[1][8].ENA
clk_en => delay_reg[1][7].ENA
clk_en => delay_reg[1][6].ENA
clk_en => delay_reg[1][5].ENA
clk_en => delay_reg[1][4].ENA
clk_en => delay_reg[1][3].ENA
clk_en => delay_reg[1][2].ENA
clk_en => delay_reg[1][1].ENA
clk_en => delay_reg[1][0].ENA
clk_en => delay_reg[0][17].ENA
clk_en => delay_reg[0][16].ENA
clk_en => delay_reg[0][15].ENA
clk_en => delay_reg[0][14].ENA
clk_en => delay_reg[0][13].ENA
clk_en => delay_reg[0][12].ENA
clk_en => delay_reg[0][11].ENA
clk_en => delay_reg[0][10].ENA
clk_en => delay_reg[0][9].ENA
clk_en => delay_reg[0][8].ENA
clk_en => delay_reg[0][7].ENA
clk_en => delay_reg[0][6].ENA
clk_en => delay_reg[0][5].ENA
clk_en => delay_reg[0][4].ENA
clk_en => delay_reg[0][3].ENA
clk_en => delay_reg[0][2].ENA
clk_en => delay_reg[0][1].ENA
clk_en => delay_reg[0][0].ENA
clk_en => error[17]~reg0.ENA
clk_en => error[16]~reg0.ENA
clk_en => error[15]~reg0.ENA
clk_en => error[14]~reg0.ENA
clk_en => error[13]~reg0.ENA
clk_en => error[12]~reg0.ENA
clk_en => error[11]~reg0.ENA
clk_en => error[10]~reg0.ENA
clk_en => error[9]~reg0.ENA
clk_en => error[8]~reg0.ENA
clk_en => error[7]~reg0.ENA
clk_en => error[6]~reg0.ENA
clk_en => error[5]~reg0.ENA
clk_en => error[4]~reg0.ENA
clk_en => error[3]~reg0.ENA
clk_en => error[2]~reg0.ENA
clk_en => error[1]~reg0.ENA
clk_en => error[0]~reg0.ENA
clk_en => decision_variable[17]~reg0.ENA
clk_en => decision_variable[16]~reg0.ENA
clk_en => decision_variable[15]~reg0.ENA
clk_en => decision_variable[14]~reg0.ENA
clk_en => decision_variable[13]~reg0.ENA
clk_en => decision_variable[12]~reg0.ENA
clk_en => decision_variable[11]~reg0.ENA
clk_en => decision_variable[10]~reg0.ENA
clk_en => decision_variable[9]~reg0.ENA
clk_en => decision_variable[8]~reg0.ENA
clk_en => decision_variable[7]~reg0.ENA
clk_en => decision_variable[6]~reg0.ENA
clk_en => decision_variable[5]~reg0.ENA
clk_en => decision_variable[4]~reg0.ENA
clk_en => decision_variable[3]~reg0.ENA
clk_en => decision_variable[2]~reg0.ENA
clk_en => decision_variable[1]~reg0.ENA
clk_en => decision_variable[0]~reg0.ENA
clk_en => errorless_decision_variable[17]~reg0.ENA
clk_en => errorless_decision_variable[16]~reg0.ENA
clk_en => errorless_decision_variable[15]~reg0.ENA
clk_en => errorless_decision_variable[14]~reg0.ENA
clk_en => errorless_decision_variable[13]~reg0.ENA
clk_en => errorless_decision_variable[12]~reg0.ENA
clk_en => errorless_decision_variable[11]~reg0.ENA
clk_en => errorless_decision_variable[10]~reg0.ENA
clk_en => errorless_decision_variable[9]~reg0.ENA
clk_en => errorless_decision_variable[8]~reg0.ENA
clk_en => errorless_decision_variable[7]~reg0.ENA
clk_en => errorless_decision_variable[6]~reg0.ENA
clk_en => errorless_decision_variable[5]~reg0.ENA
clk_en => errorless_decision_variable[4]~reg0.ENA
clk_en => errorless_decision_variable[3]~reg0.ENA
clk_en => errorless_decision_variable[2]~reg0.ENA
clk_en => errorless_decision_variable[1]~reg0.ENA
reset => isi_term_hp[34].OUTPUTSELECT
reset => isi_term_hp[33].OUTPUTSELECT
reset => isi_term_hp[32].OUTPUTSELECT
reset => isi_term_hp[31].OUTPUTSELECT
reset => isi_term_hp[30].OUTPUTSELECT
reset => isi_term_hp[29].OUTPUTSELECT
reset => isi_term_hp[28].OUTPUTSELECT
reset => isi_term_hp[27].OUTPUTSELECT
reset => isi_term_hp[26].OUTPUTSELECT
reset => isi_term_hp[25].OUTPUTSELECT
reset => isi_term_hp[24].OUTPUTSELECT
reset => isi_term_hp[23].OUTPUTSELECT
reset => isi_term_hp[22].OUTPUTSELECT
reset => isi_term_hp[21].OUTPUTSELECT
reset => isi_term_hp[20].OUTPUTSELECT
reset => isi_term_hp[19].OUTPUTSELECT
reset => isi_term_hp[18].OUTPUTSELECT
reset => isi_term_lp[17].OUTPUTSELECT
reset => isi_term_lp[16].OUTPUTSELECT
reset => isi_term_lp[15].OUTPUTSELECT
reset => isi_term_lp[14].OUTPUTSELECT
reset => isi_term_lp[13].OUTPUTSELECT
reset => isi_term_lp[12].OUTPUTSELECT
reset => isi_term_lp[11].OUTPUTSELECT
reset => isi_term_lp[10].OUTPUTSELECT
reset => isi_term_lp[9].OUTPUTSELECT
reset => isi_term_lp[8].OUTPUTSELECT
reset => isi_term_lp[7].OUTPUTSELECT
reset => isi_term_lp[6].OUTPUTSELECT
reset => isi_term_lp[5].OUTPUTSELECT
reset => isi_term_lp[4].OUTPUTSELECT
reset => isi_term_lp[3].OUTPUTSELECT
reset => isi_term_lp[2].OUTPUTSELECT
reset => isi_term_lp[1].OUTPUTSELECT
reset => sum_level_one[18].OUTPUTSELECT
reset => sum_level_one[17].OUTPUTSELECT
reset => sum_level_one[16].OUTPUTSELECT
reset => sum_level_one[15].OUTPUTSELECT
reset => sum_level_one[14].OUTPUTSELECT
reset => sum_level_one[13].OUTPUTSELECT
reset => sum_level_one[12].OUTPUTSELECT
reset => sum_level_one[11].OUTPUTSELECT
reset => sum_level_one[10].OUTPUTSELECT
reset => sum_level_one[9].OUTPUTSELECT
reset => sum_level_one[8].OUTPUTSELECT
reset => sum_level_one[7].OUTPUTSELECT
reset => sum_level_one[6].OUTPUTSELECT
reset => sum_level_one[5].OUTPUTSELECT
reset => sum_level_one[4].OUTPUTSELECT
reset => sum_level_one[3].OUTPUTSELECT
reset => sum_level_one[2].OUTPUTSELECT
reset => sum_level_one[1].OUTPUTSELECT
reset => sum_level_one[0].OUTPUTSELECT
reset => error_temp[17].OUTPUTSELECT
reset => error_temp[16].OUTPUTSELECT
reset => error_temp[15].OUTPUTSELECT
reset => error_temp[14].OUTPUTSELECT
reset => error_temp[13].OUTPUTSELECT
reset => error_temp[12].OUTPUTSELECT
reset => error_temp[11].OUTPUTSELECT
reset => error_temp[10].OUTPUTSELECT
reset => error_temp[9].OUTPUTSELECT
reset => error_temp[8].OUTPUTSELECT
reset => error_temp[7].OUTPUTSELECT
reset => error_temp[6].OUTPUTSELECT
reset => error_temp[5].OUTPUTSELECT
reset => error_temp[4].OUTPUTSELECT
reset => error_temp[3].OUTPUTSELECT
reset => error_temp[2].OUTPUTSELECT
reset => error_temp[1].OUTPUTSELECT
reset => error_temp[0].OUTPUTSELECT
reset => decision_variable_temp[17].OUTPUTSELECT
reset => decision_variable_temp[16].OUTPUTSELECT
reset => decision_variable_temp[15].OUTPUTSELECT
reset => decision_variable_temp[14].OUTPUTSELECT
reset => decision_variable_temp[13].OUTPUTSELECT
reset => decision_variable_temp[12].OUTPUTSELECT
reset => decision_variable_temp[11].OUTPUTSELECT
reset => decision_variable_temp[10].OUTPUTSELECT
reset => decision_variable_temp[9].OUTPUTSELECT
reset => decision_variable_temp[8].OUTPUTSELECT
reset => decision_variable_temp[7].OUTPUTSELECT
reset => decision_variable_temp[6].OUTPUTSELECT
reset => decision_variable_temp[5].OUTPUTSELECT
reset => decision_variable_temp[4].OUTPUTSELECT
reset => decision_variable_temp[3].OUTPUTSELECT
reset => decision_variable_temp[2].OUTPUTSELECT
reset => decision_variable_temp[1].OUTPUTSELECT
reset => decision_variable_temp[0].OUTPUTSELECT
reset => errorless_decision_variable_temp[17].OUTPUTSELECT
reset => errorless_decision_variable_temp[16].OUTPUTSELECT
reset => errorless_decision_variable_temp[15].OUTPUTSELECT
reset => errorless_decision_variable_temp[14].OUTPUTSELECT
reset => errorless_decision_variable_temp[13].OUTPUTSELECT
reset => errorless_decision_variable_temp[12].OUTPUTSELECT
reset => errorless_decision_variable_temp[11].OUTPUTSELECT
reset => errorless_decision_variable_temp[10].OUTPUTSELECT
reset => errorless_decision_variable_temp[9].OUTPUTSELECT
reset => errorless_decision_variable_temp[8].OUTPUTSELECT
reset => errorless_decision_variable_temp[7].OUTPUTSELECT
reset => errorless_decision_variable_temp[6].OUTPUTSELECT
reset => errorless_decision_variable_temp[5].OUTPUTSELECT
reset => errorless_decision_variable_temp[4].OUTPUTSELECT
reset => errorless_decision_variable_temp[3].OUTPUTSELECT
reset => errorless_decision_variable_temp[2].OUTPUTSELECT
reset => errorless_decision_variable_temp[1].OUTPUTSELECT
reset => errorless_decision_variable_temp[0].OUTPUTSELECT
reset => errorless_decision_variable[0]~reg0.ACLR
reset => errorless_decision_variable[1]~reg0.ACLR
reset => errorless_decision_variable[2]~reg0.ACLR
reset => errorless_decision_variable[3]~reg0.ACLR
reset => errorless_decision_variable[4]~reg0.ACLR
reset => errorless_decision_variable[5]~reg0.ACLR
reset => errorless_decision_variable[6]~reg0.ACLR
reset => errorless_decision_variable[7]~reg0.ACLR
reset => errorless_decision_variable[8]~reg0.ACLR
reset => errorless_decision_variable[9]~reg0.ACLR
reset => errorless_decision_variable[10]~reg0.ACLR
reset => errorless_decision_variable[11]~reg0.ACLR
reset => errorless_decision_variable[12]~reg0.ACLR
reset => errorless_decision_variable[13]~reg0.ACLR
reset => errorless_decision_variable[14]~reg0.ACLR
reset => errorless_decision_variable[15]~reg0.ACLR
reset => errorless_decision_variable[16]~reg0.ACLR
reset => errorless_decision_variable[17]~reg0.ACLR
reset => decision_variable[0]~reg0.ACLR
reset => decision_variable[1]~reg0.ACLR
reset => decision_variable[2]~reg0.ACLR
reset => decision_variable[3]~reg0.ACLR
reset => decision_variable[4]~reg0.ACLR
reset => decision_variable[5]~reg0.ACLR
reset => decision_variable[6]~reg0.ACLR
reset => decision_variable[7]~reg0.ACLR
reset => decision_variable[8]~reg0.ACLR
reset => decision_variable[9]~reg0.ACLR
reset => decision_variable[10]~reg0.ACLR
reset => decision_variable[11]~reg0.ACLR
reset => decision_variable[12]~reg0.ACLR
reset => decision_variable[13]~reg0.ACLR
reset => decision_variable[14]~reg0.ACLR
reset => decision_variable[15]~reg0.ACLR
reset => decision_variable[16]~reg0.ACLR
reset => decision_variable[17]~reg0.ACLR
reset => error[0]~reg0.ACLR
reset => error[1]~reg0.ACLR
reset => error[2]~reg0.ACLR
reset => error[3]~reg0.ACLR
reset => error[4]~reg0.ACLR
reset => error[5]~reg0.ACLR
reset => error[6]~reg0.ACLR
reset => error[7]~reg0.ACLR
reset => error[8]~reg0.ACLR
reset => error[9]~reg0.ACLR
reset => error[10]~reg0.ACLR
reset => error[11]~reg0.ACLR
reset => error[12]~reg0.ACLR
reset => error[13]~reg0.ACLR
reset => error[14]~reg0.ACLR
reset => error[15]~reg0.ACLR
reset => error[16]~reg0.ACLR
reset => error[17]~reg0.ACLR
reset => delay_reg[0][0].ACLR
reset => delay_reg[0][1].ACLR
reset => delay_reg[0][2].ACLR
reset => delay_reg[0][3].ACLR
reset => delay_reg[0][4].ACLR
reset => delay_reg[0][5].ACLR
reset => delay_reg[0][6].ACLR
reset => delay_reg[0][7].ACLR
reset => delay_reg[0][8].ACLR
reset => delay_reg[0][9].ACLR
reset => delay_reg[0][10].ACLR
reset => delay_reg[0][11].ACLR
reset => delay_reg[0][12].ACLR
reset => delay_reg[0][13].ACLR
reset => delay_reg[0][14].ACLR
reset => delay_reg[0][15].ACLR
reset => delay_reg[0][16].ACLR
reset => delay_reg[0][17].ACLR
reset => delay_reg[1][0].ACLR
reset => delay_reg[1][1].ACLR
reset => delay_reg[1][2].ACLR
reset => delay_reg[1][3].ACLR
reset => delay_reg[1][4].ACLR
reset => delay_reg[1][5].ACLR
reset => delay_reg[1][6].ACLR
reset => delay_reg[1][7].ACLR
reset => delay_reg[1][8].ACLR
reset => delay_reg[1][9].ACLR
reset => delay_reg[1][10].ACLR
reset => delay_reg[1][11].ACLR
reset => delay_reg[1][12].ACLR
reset => delay_reg[1][13].ACLR
reset => delay_reg[1][14].ACLR
reset => delay_reg[1][15].ACLR
reset => delay_reg[1][16].ACLR
reset => delay_reg[1][17].ACLR
reset => delay_reg[2][0].ACLR
reset => delay_reg[2][1].ACLR
reset => delay_reg[2][2].ACLR
reset => delay_reg[2][3].ACLR
reset => delay_reg[2][4].ACLR
reset => delay_reg[2][5].ACLR
reset => delay_reg[2][6].ACLR
reset => delay_reg[2][7].ACLR
reset => delay_reg[2][8].ACLR
reset => delay_reg[2][9].ACLR
reset => delay_reg[2][10].ACLR
reset => delay_reg[2][11].ACLR
reset => delay_reg[2][12].ACLR
reset => delay_reg[2][13].ACLR
reset => delay_reg[2][14].ACLR
reset => delay_reg[2][15].ACLR
reset => delay_reg[2][16].ACLR
reset => delay_reg[2][17].ACLR
isi_power[0] => Mult0.IN17
isi_power[1] => Mult0.IN16
isi_power[2] => Mult0.IN15
isi_power[3] => Mult0.IN14
isi_power[4] => Mult0.IN13
isi_power[5] => Mult0.IN12
isi_power[6] => Mult0.IN11
isi_power[7] => Mult0.IN10
isi_power[8] => Mult0.IN9
isi_power[9] => Mult0.IN8
isi_power[10] => Mult0.IN7
isi_power[11] => Mult0.IN6
isi_power[12] => Mult0.IN5
isi_power[13] => Mult0.IN4
isi_power[14] => Mult0.IN3
isi_power[15] => Mult0.IN2
isi_power[16] => Mult0.IN1
isi_power[17] => Mult0.IN0
in_data[0] => delay_reg[0][0].DATAIN
in_data[1] => delay_reg[0][1].DATAIN
in_data[2] => delay_reg[0][2].DATAIN
in_data[3] => delay_reg[0][3].DATAIN
in_data[4] => delay_reg[0][4].DATAIN
in_data[5] => delay_reg[0][5].DATAIN
in_data[6] => delay_reg[0][6].DATAIN
in_data[7] => delay_reg[0][7].DATAIN
in_data[8] => delay_reg[0][8].DATAIN
in_data[9] => delay_reg[0][9].DATAIN
in_data[10] => delay_reg[0][10].DATAIN
in_data[11] => delay_reg[0][11].DATAIN
in_data[12] => delay_reg[0][12].DATAIN
in_data[13] => delay_reg[0][13].DATAIN
in_data[14] => delay_reg[0][14].DATAIN
in_data[15] => delay_reg[0][15].DATAIN
in_data[16] => delay_reg[0][16].DATAIN
in_data[17] => delay_reg[0][17].DATAIN
decision_variable[0] <= decision_variable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[1] <= decision_variable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[2] <= decision_variable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[3] <= decision_variable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[4] <= decision_variable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[5] <= decision_variable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[6] <= decision_variable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[7] <= decision_variable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[8] <= decision_variable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[9] <= decision_variable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[10] <= decision_variable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[11] <= decision_variable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[12] <= decision_variable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[13] <= decision_variable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[14] <= decision_variable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[15] <= decision_variable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[16] <= decision_variable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decision_variable[17] <= decision_variable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[0] <= errorless_decision_variable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[1] <= errorless_decision_variable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[2] <= errorless_decision_variable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[3] <= errorless_decision_variable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[4] <= errorless_decision_variable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[5] <= errorless_decision_variable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[6] <= errorless_decision_variable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[7] <= errorless_decision_variable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[8] <= errorless_decision_variable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[9] <= errorless_decision_variable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[10] <= errorless_decision_variable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[11] <= errorless_decision_variable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[12] <= errorless_decision_variable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[13] <= errorless_decision_variable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[14] <= errorless_decision_variable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[15] <= errorless_decision_variable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[16] <= errorless_decision_variable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
errorless_decision_variable[17] <= errorless_decision_variable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[0] <= error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[1] <= error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[2] <= error[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[3] <= error[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[4] <= error[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[5] <= error[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[6] <= error[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[7] <= error[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[8] <= error[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[9] <= error[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[10] <= error[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[11] <= error[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[12] <= error[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[13] <= error[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[14] <= error[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[15] <= error[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[16] <= error[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[17] <= error[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|slicer:DECIDER
dec_var[0] => LessThan0.IN36
dec_var[0] => LessThan1.IN18
dec_var[1] => LessThan0.IN35
dec_var[1] => LessThan1.IN17
dec_var[2] => LessThan0.IN34
dec_var[2] => LessThan1.IN16
dec_var[3] => LessThan0.IN33
dec_var[3] => LessThan1.IN15
dec_var[4] => LessThan0.IN32
dec_var[4] => LessThan1.IN14
dec_var[5] => LessThan0.IN31
dec_var[5] => LessThan1.IN13
dec_var[6] => LessThan0.IN30
dec_var[6] => LessThan1.IN12
dec_var[7] => LessThan0.IN29
dec_var[7] => LessThan1.IN11
dec_var[8] => LessThan0.IN28
dec_var[8] => LessThan1.IN10
dec_var[9] => LessThan0.IN27
dec_var[9] => LessThan1.IN9
dec_var[10] => LessThan0.IN26
dec_var[10] => LessThan1.IN8
dec_var[11] => LessThan0.IN25
dec_var[11] => LessThan1.IN7
dec_var[12] => LessThan0.IN24
dec_var[12] => LessThan1.IN6
dec_var[13] => LessThan0.IN23
dec_var[13] => LessThan1.IN5
dec_var[14] => LessThan0.IN22
dec_var[14] => LessThan1.IN4
dec_var[15] => LessThan0.IN21
dec_var[15] => LessThan1.IN3
dec_var[16] => LessThan0.IN20
dec_var[16] => LessThan1.IN2
dec_var[17] => LessThan0.IN19
dec_var[17] => LessThan1.IN1
dec_var[17] => slice.OUTPUTSELECT
dec_var[17] => slice.DATAA
ref_lvl[0] => LessThan1.IN36
ref_lvl[0] => Add0.IN19
ref_lvl[1] => LessThan1.IN35
ref_lvl[1] => Add0.IN18
ref_lvl[2] => LessThan1.IN34
ref_lvl[2] => Add0.IN17
ref_lvl[3] => LessThan1.IN33
ref_lvl[3] => Add0.IN16
ref_lvl[4] => LessThan1.IN32
ref_lvl[4] => Add0.IN15
ref_lvl[5] => LessThan1.IN31
ref_lvl[5] => Add0.IN14
ref_lvl[6] => LessThan1.IN30
ref_lvl[6] => Add0.IN13
ref_lvl[7] => LessThan1.IN29
ref_lvl[7] => Add0.IN12
ref_lvl[8] => LessThan1.IN28
ref_lvl[8] => Add0.IN11
ref_lvl[9] => LessThan1.IN27
ref_lvl[9] => Add0.IN10
ref_lvl[10] => LessThan1.IN26
ref_lvl[10] => Add0.IN9
ref_lvl[11] => LessThan1.IN25
ref_lvl[11] => Add0.IN8
ref_lvl[12] => LessThan1.IN24
ref_lvl[12] => Add0.IN7
ref_lvl[13] => LessThan1.IN23
ref_lvl[13] => Add0.IN6
ref_lvl[14] => LessThan1.IN22
ref_lvl[14] => Add0.IN5
ref_lvl[15] => LessThan1.IN21
ref_lvl[15] => Add0.IN4
ref_lvl[16] => LessThan1.IN20
ref_lvl[16] => Add0.IN3
ref_lvl[17] => LessThan1.IN19
ref_lvl[17] => Add0.IN2
slice[0] <= slice.DB_MAX_OUTPUT_PORT_TYPE
slice[1] <= slice.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|mapper_ref:MAP_CMP
slice[0] => Mux0.IN3
slice[0] => Mux1.IN3
slice[0] => Mux2.IN3
slice[0] => Mux3.IN3
slice[0] => Mux4.IN3
slice[0] => Mux5.IN3
slice[0] => Mux6.IN3
slice[0] => Mux7.IN3
slice[0] => Mux8.IN3
slice[0] => Mux9.IN3
slice[0] => Mux10.IN3
slice[0] => Mux11.IN3
slice[0] => Mux12.IN3
slice[0] => Mux13.IN3
slice[0] => Mux14.IN3
slice[0] => Mux15.IN3
slice[0] => Mux16.IN3
slice[0] => Mux17.IN3
slice[1] => Mux0.IN2
slice[1] => Mux1.IN2
slice[1] => Mux2.IN2
slice[1] => Mux3.IN2
slice[1] => Mux4.IN2
slice[1] => Mux5.IN2
slice[1] => Mux6.IN2
slice[1] => Mux7.IN2
slice[1] => Mux8.IN2
slice[1] => Mux9.IN2
slice[1] => Mux10.IN2
slice[1] => Mux11.IN2
slice[1] => Mux12.IN2
slice[1] => Mux13.IN2
slice[1] => Mux14.IN2
slice[1] => Mux15.IN2
slice[1] => Mux16.IN2
slice[1] => Mux17.IN2
ref_lvl[0] => ~NO_FANOUT~
ref_lvl[1] => b[0].DATAIN
ref_lvl[2] => b[1].DATAIN
ref_lvl[3] => b[2].DATAIN
ref_lvl[4] => b[3].DATAIN
ref_lvl[5] => b[4].DATAIN
ref_lvl[6] => b[5].DATAIN
ref_lvl[7] => b[6].DATAIN
ref_lvl[8] => b[7].DATAIN
ref_lvl[9] => b[8].DATAIN
ref_lvl[10] => b[9].DATAIN
ref_lvl[11] => b[10].DATAIN
ref_lvl[12] => b[11].DATAIN
ref_lvl[13] => b[12].DATAIN
ref_lvl[14] => b[13].DATAIN
ref_lvl[15] => b[14].DATAIN
ref_lvl[16] => b[15].DATAIN
ref_lvl[17] => b[17].DATAIN
ref_lvl[17] => b[16].DATAIN
map_out[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
map_out[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
map_out[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
map_out[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
map_out[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
map_out[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
map_out[6] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
map_out[7] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
map_out[8] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
map_out[9] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
map_out[10] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
map_out[11] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
map_out[12] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
map_out[13] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
map_out[14] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
map_out[15] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
map_out[16] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
map_out[17] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|avg_mag:AVG_MAG_DV
dec_var[0] => LessThan0.IN36
dec_var[0] => abs.DATAA
dec_var[0] => Equal1.IN1
dec_var[0] => Add0.IN19
dec_var[0] => abs.DATAB
dec_var[1] => LessThan0.IN35
dec_var[1] => abs.DATAA
dec_var[1] => Equal1.IN17
dec_var[1] => Add0.IN18
dec_var[1] => abs.DATAB
dec_var[2] => LessThan0.IN34
dec_var[2] => abs.DATAA
dec_var[2] => Equal1.IN16
dec_var[2] => Add0.IN17
dec_var[2] => abs.DATAB
dec_var[3] => LessThan0.IN33
dec_var[3] => abs.DATAA
dec_var[3] => Equal1.IN15
dec_var[3] => Add0.IN16
dec_var[3] => abs.DATAB
dec_var[4] => LessThan0.IN32
dec_var[4] => abs.DATAA
dec_var[4] => Equal1.IN14
dec_var[4] => Add0.IN15
dec_var[4] => abs.DATAB
dec_var[5] => LessThan0.IN31
dec_var[5] => abs.DATAA
dec_var[5] => Equal1.IN13
dec_var[5] => Add0.IN14
dec_var[5] => abs.DATAB
dec_var[6] => LessThan0.IN30
dec_var[6] => abs.DATAA
dec_var[6] => Equal1.IN12
dec_var[6] => Add0.IN13
dec_var[6] => abs.DATAB
dec_var[7] => LessThan0.IN29
dec_var[7] => abs.DATAA
dec_var[7] => Equal1.IN11
dec_var[7] => Add0.IN12
dec_var[7] => abs.DATAB
dec_var[8] => LessThan0.IN28
dec_var[8] => abs.DATAA
dec_var[8] => Equal1.IN10
dec_var[8] => Add0.IN11
dec_var[8] => abs.DATAB
dec_var[9] => LessThan0.IN27
dec_var[9] => abs.DATAA
dec_var[9] => Equal1.IN9
dec_var[9] => Add0.IN10
dec_var[9] => abs.DATAB
dec_var[10] => LessThan0.IN26
dec_var[10] => abs.DATAA
dec_var[10] => Equal1.IN8
dec_var[10] => Add0.IN9
dec_var[10] => abs.DATAB
dec_var[11] => LessThan0.IN25
dec_var[11] => abs.DATAA
dec_var[11] => Equal1.IN7
dec_var[11] => Add0.IN8
dec_var[11] => abs.DATAB
dec_var[12] => LessThan0.IN24
dec_var[12] => abs.DATAA
dec_var[12] => Equal1.IN6
dec_var[12] => Add0.IN7
dec_var[12] => abs.DATAB
dec_var[13] => LessThan0.IN23
dec_var[13] => abs.DATAA
dec_var[13] => Equal1.IN5
dec_var[13] => Add0.IN6
dec_var[13] => abs.DATAB
dec_var[14] => LessThan0.IN22
dec_var[14] => abs.DATAA
dec_var[14] => Equal1.IN4
dec_var[14] => Add0.IN5
dec_var[14] => abs.DATAB
dec_var[15] => LessThan0.IN21
dec_var[15] => abs.DATAA
dec_var[15] => Equal1.IN3
dec_var[15] => Add0.IN4
dec_var[15] => abs.DATAB
dec_var[16] => LessThan0.IN20
dec_var[16] => abs.DATAA
dec_var[16] => Equal1.IN2
dec_var[16] => Add0.IN3
dec_var[16] => abs.DATAB
dec_var[17] => LessThan0.IN19
dec_var[17] => abs.DATAA
dec_var[17] => Equal1.IN0
dec_var[17] => Add0.IN2
dec_var[17] => abs.DATAB
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
clr_acc => det_edge.DATAA
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clr_acc => reg_out.OUTPUTSELECT
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => acc_out[0].CLK
clk => acc_out[1].CLK
clk => acc_out[2].CLK
clk => acc_out[3].CLK
clk => acc_out[4].CLK
clk => acc_out[5].CLK
clk => acc_out[6].CLK
clk => acc_out[7].CLK
clk => acc_out[8].CLK
clk => acc_out[9].CLK
clk => acc_out[10].CLK
clk => acc_out[11].CLK
clk => acc_out[12].CLK
clk => acc_out[13].CLK
clk => acc_out[14].CLK
clk => acc_out[15].CLK
clk => acc_out[16].CLK
clk => acc_out[17].CLK
clk => acc_out[18].CLK
clk => acc_out[19].CLK
clk => acc_out[20].CLK
clk => acc_out[21].CLK
clk => acc_out[22].CLK
clk => acc_out[23].CLK
clk => acc_out[24].CLK
clk => acc_out[25].CLK
clk => acc_out[26].CLK
clk => acc_out[27].CLK
clk => acc_out[28].CLK
clk => acc_out[29].CLK
clk => acc_out[30].CLK
clk => acc_out[31].CLK
clk => acc_out[32].CLK
clk => acc_out[33].CLK
clk => acc_out[34].CLK
clk => acc_out[35].CLK
clk => acc_out[36].CLK
clk => acc_out[37].CLK
clk => acc_out[38].CLK
clk => acc_out[39].CLK
clk => det_edge[0].CLK
clk => det_edge[1].CLK
reset => det_edge.OUTPUTSELECT
reset => det_edge.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => abs.OUTPUTSELECT
reset => always2.IN1
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => reg_out.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => ref_lvl.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => mult_out.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
reset => map_out_pwr.OUTPUTSELECT
ref_lvl[0] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[1] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[2] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[3] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[4] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[5] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[6] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[7] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[8] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[9] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[10] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[11] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[12] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[13] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[14] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[15] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[16] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
ref_lvl[17] <= ref_lvl.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[0] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[1] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[2] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[3] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[4] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[5] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[6] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[7] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[8] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[9] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[10] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[11] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[12] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[13] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[14] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[15] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[16] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE
map_out_pwr[17] <= map_out_pwr.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|avg_err_squared:AVG_ER_SQR
error[0] => Mult0.IN34
error[0] => Mult0.IN35
error[1] => Mult0.IN32
error[1] => Mult0.IN33
error[2] => Mult0.IN30
error[2] => Mult0.IN31
error[3] => Mult0.IN28
error[3] => Mult0.IN29
error[4] => Mult0.IN26
error[4] => Mult0.IN27
error[5] => Mult0.IN24
error[5] => Mult0.IN25
error[6] => Mult0.IN22
error[6] => Mult0.IN23
error[7] => Mult0.IN20
error[7] => Mult0.IN21
error[8] => Mult0.IN18
error[8] => Mult0.IN19
error[9] => Mult0.IN16
error[9] => Mult0.IN17
error[10] => Mult0.IN14
error[10] => Mult0.IN15
error[11] => Mult0.IN12
error[11] => Mult0.IN13
error[12] => Mult0.IN10
error[12] => Mult0.IN11
error[13] => Mult0.IN8
error[13] => Mult0.IN9
error[14] => Mult0.IN6
error[14] => Mult0.IN7
error[15] => Mult0.IN4
error[15] => Mult0.IN5
error[16] => Mult0.IN2
error[16] => Mult0.IN3
error[17] => Mult0.IN0
error[17] => Mult0.IN1
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => err_square.OUTPUTSELECT
clr_acc => det_edge[0].DATAIN
sys_clk => err_square[0]~reg0.CLK
sys_clk => err_square[1]~reg0.CLK
sys_clk => err_square[2]~reg0.CLK
sys_clk => err_square[3]~reg0.CLK
sys_clk => err_square[4]~reg0.CLK
sys_clk => err_square[5]~reg0.CLK
sys_clk => err_square[6]~reg0.CLK
sys_clk => err_square[7]~reg0.CLK
sys_clk => err_square[8]~reg0.CLK
sys_clk => err_square[9]~reg0.CLK
sys_clk => err_square[10]~reg0.CLK
sys_clk => err_square[11]~reg0.CLK
sys_clk => err_square[12]~reg0.CLK
sys_clk => err_square[13]~reg0.CLK
sys_clk => err_square[14]~reg0.CLK
sys_clk => err_square[15]~reg0.CLK
sys_clk => err_square[16]~reg0.CLK
sys_clk => err_square[17]~reg0.CLK
sys_clk => acc_out[0].CLK
sys_clk => acc_out[1].CLK
sys_clk => acc_out[2].CLK
sys_clk => acc_out[3].CLK
sys_clk => acc_out[4].CLK
sys_clk => acc_out[5].CLK
sys_clk => acc_out[6].CLK
sys_clk => acc_out[7].CLK
sys_clk => acc_out[8].CLK
sys_clk => acc_out[9].CLK
sys_clk => acc_out[10].CLK
sys_clk => acc_out[11].CLK
sys_clk => acc_out[12].CLK
sys_clk => acc_out[13].CLK
sys_clk => acc_out[14].CLK
sys_clk => acc_out[15].CLK
sys_clk => acc_out[16].CLK
sys_clk => acc_out[17].CLK
sys_clk => acc_out[18].CLK
sys_clk => acc_out[19].CLK
sys_clk => acc_out[20].CLK
sys_clk => acc_out[21].CLK
sys_clk => acc_out[22].CLK
sys_clk => acc_out[23].CLK
sys_clk => acc_out[24].CLK
sys_clk => acc_out[25].CLK
sys_clk => acc_out[26].CLK
sys_clk => acc_out[27].CLK
sys_clk => acc_out[28].CLK
sys_clk => acc_out[29].CLK
sys_clk => acc_out[30].CLK
sys_clk => acc_out[31].CLK
sys_clk => acc_out[32].CLK
sys_clk => acc_out[33].CLK
sys_clk => acc_out[34].CLK
sys_clk => acc_out[35].CLK
sys_clk => acc_out[36].CLK
sys_clk => acc_out[37].CLK
sys_clk => acc_out[38].CLK
sys_clk => acc_out[39].CLK
reset => always2.IN1
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
reset => err_square.OUTPUTSELECT
err_square[0] <= err_square[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[1] <= err_square[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[2] <= err_square[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[3] <= err_square[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[4] <= err_square[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[5] <= err_square[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[6] <= err_square[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[7] <= err_square[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[8] <= err_square[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[9] <= err_square[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[10] <= err_square[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[11] <= err_square[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[12] <= err_square[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[13] <= err_square[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[14] <= err_square[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[15] <= err_square[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[16] <= err_square[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_square[17] <= err_square[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|avg_err:AVG_ER
error[0] => Add0.IN40
error[1] => Add0.IN39
error[2] => Add0.IN38
error[3] => Add0.IN37
error[4] => Add0.IN36
error[5] => Add0.IN35
error[6] => Add0.IN34
error[7] => Add0.IN33
error[8] => Add0.IN32
error[9] => Add0.IN31
error[10] => Add0.IN30
error[11] => Add0.IN29
error[12] => Add0.IN28
error[13] => Add0.IN27
error[14] => Add0.IN26
error[15] => Add0.IN25
error[16] => Add0.IN24
error[17] => Add0.IN1
error[17] => Add0.IN2
error[17] => Add0.IN3
error[17] => Add0.IN4
error[17] => Add0.IN5
error[17] => Add0.IN6
error[17] => Add0.IN7
error[17] => Add0.IN8
error[17] => Add0.IN9
error[17] => Add0.IN10
error[17] => Add0.IN11
error[17] => Add0.IN12
error[17] => Add0.IN13
error[17] => Add0.IN14
error[17] => Add0.IN15
error[17] => Add0.IN16
error[17] => Add0.IN17
error[17] => Add0.IN18
error[17] => Add0.IN19
error[17] => Add0.IN20
error[17] => Add0.IN21
error[17] => Add0.IN22
error[17] => Add0.IN23
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
sym_clk_en => acc_out.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => err_acc.OUTPUTSELECT
clr_acc => det_edge[0].DATAIN
sys_clk => err_acc[0]~reg0.CLK
sys_clk => err_acc[1]~reg0.CLK
sys_clk => err_acc[2]~reg0.CLK
sys_clk => err_acc[3]~reg0.CLK
sys_clk => err_acc[4]~reg0.CLK
sys_clk => err_acc[5]~reg0.CLK
sys_clk => err_acc[6]~reg0.CLK
sys_clk => err_acc[7]~reg0.CLK
sys_clk => err_acc[8]~reg0.CLK
sys_clk => err_acc[9]~reg0.CLK
sys_clk => err_acc[10]~reg0.CLK
sys_clk => err_acc[11]~reg0.CLK
sys_clk => err_acc[12]~reg0.CLK
sys_clk => err_acc[13]~reg0.CLK
sys_clk => err_acc[14]~reg0.CLK
sys_clk => err_acc[15]~reg0.CLK
sys_clk => err_acc[16]~reg0.CLK
sys_clk => err_acc[17]~reg0.CLK
sys_clk => acc_out[0].CLK
sys_clk => acc_out[1].CLK
sys_clk => acc_out[2].CLK
sys_clk => acc_out[3].CLK
sys_clk => acc_out[4].CLK
sys_clk => acc_out[5].CLK
sys_clk => acc_out[6].CLK
sys_clk => acc_out[7].CLK
sys_clk => acc_out[8].CLK
sys_clk => acc_out[9].CLK
sys_clk => acc_out[10].CLK
sys_clk => acc_out[11].CLK
sys_clk => acc_out[12].CLK
sys_clk => acc_out[13].CLK
sys_clk => acc_out[14].CLK
sys_clk => acc_out[15].CLK
sys_clk => acc_out[16].CLK
sys_clk => acc_out[17].CLK
sys_clk => acc_out[18].CLK
sys_clk => acc_out[19].CLK
sys_clk => acc_out[20].CLK
sys_clk => acc_out[21].CLK
sys_clk => acc_out[22].CLK
sys_clk => acc_out[23].CLK
sys_clk => acc_out[24].CLK
sys_clk => acc_out[25].CLK
sys_clk => acc_out[26].CLK
sys_clk => acc_out[27].CLK
sys_clk => acc_out[28].CLK
sys_clk => acc_out[29].CLK
sys_clk => acc_out[30].CLK
sys_clk => acc_out[31].CLK
sys_clk => acc_out[32].CLK
sys_clk => acc_out[33].CLK
sys_clk => acc_out[34].CLK
sys_clk => acc_out[35].CLK
sys_clk => acc_out[36].CLK
sys_clk => acc_out[37].CLK
sys_clk => acc_out[38].CLK
sys_clk => acc_out[39].CLK
reset => always1.IN1
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
reset => err_acc.OUTPUTSELECT
err_acc[0] <= err_acc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[1] <= err_acc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[2] <= err_acc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[3] <= err_acc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[4] <= err_acc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[5] <= err_acc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[6] <= err_acc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[7] <= err_acc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[8] <= err_acc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[9] <= err_acc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[10] <= err_acc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[11] <= err_acc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[12] <= err_acc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[13] <= err_acc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[14] <= err_acc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[15] <= err_acc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[16] <= err_acc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_acc[17] <= err_acc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|switch_led_emulator:switch_led_emulator_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
probe[14] => probe[14].IN1
probe[15] => probe[15].IN1
probe[16] => probe[16].IN1
probe[17] => probe[17].IN1
probe[18] => probe[18].IN1
probe[19] => probe[19].IN1
probe[20] => probe[20].IN1
probe[21] => probe[21].IN1
probe[22] => probe[22].IN1
probe[23] => probe[23].IN1
probe[24] => probe[24].IN1
probe[25] => probe[25].IN1
probe[26] => probe[26].IN1
probe[27] => probe[27].IN1
probe[28] => probe[28].IN1
probe[29] => probe[29].IN1
probe[30] => probe[30].IN1
probe[31] => probe[31].IN1
probe[32] => probe[32].IN1
probe[33] => probe[33].IN1
probe[34] => probe[34].IN1
probe[35] => probe[35].IN1
probe[36] => probe[36].IN1
probe[37] => probe[37].IN1
probe[38] => probe[38].IN1
probe[39] => probe[39].IN1
probe[40] => probe[40].IN1
probe[41] => probe[41].IN1
probe[42] => probe[42].IN1
probe[43] => probe[43].IN1
probe[44] => probe[44].IN1
probe[45] => probe[45].IN1
probe[46] => probe[46].IN1
probe[47] => probe[47].IN1
probe[48] => probe[48].IN1
probe[49] => probe[49].IN1
source[0] <= altsource_probe_top:in_system_sources_probes_0.source
source[1] <= altsource_probe_top:in_system_sources_probes_0.source
source[2] <= altsource_probe_top:in_system_sources_probes_0.source
source[3] <= altsource_probe_top:in_system_sources_probes_0.source
source[4] <= altsource_probe_top:in_system_sources_probes_0.source
source[5] <= altsource_probe_top:in_system_sources_probes_0.source
source[6] <= altsource_probe_top:in_system_sources_probes_0.source
source[7] <= altsource_probe_top:in_system_sources_probes_0.source
source[8] <= altsource_probe_top:in_system_sources_probes_0.source
source[9] <= altsource_probe_top:in_system_sources_probes_0.source
source[10] <= altsource_probe_top:in_system_sources_probes_0.source
source[11] <= altsource_probe_top:in_system_sources_probes_0.source
source[12] <= altsource_probe_top:in_system_sources_probes_0.source
source[13] <= altsource_probe_top:in_system_sources_probes_0.source
source[14] <= altsource_probe_top:in_system_sources_probes_0.source
source[15] <= altsource_probe_top:in_system_sources_probes_0.source
source[16] <= altsource_probe_top:in_system_sources_probes_0.source
source[17] <= altsource_probe_top:in_system_sources_probes_0.source
source[18] <= altsource_probe_top:in_system_sources_probes_0.source
source[19] <= altsource_probe_top:in_system_sources_probes_0.source
source[20] <= altsource_probe_top:in_system_sources_probes_0.source
source[21] <= altsource_probe_top:in_system_sources_probes_0.source
source[22] <= altsource_probe_top:in_system_sources_probes_0.source
source[23] <= altsource_probe_top:in_system_sources_probes_0.source
source[24] <= altsource_probe_top:in_system_sources_probes_0.source
source[25] <= altsource_probe_top:in_system_sources_probes_0.source
source[26] <= altsource_probe_top:in_system_sources_probes_0.source
source[27] <= altsource_probe_top:in_system_sources_probes_0.source
source[28] <= altsource_probe_top:in_system_sources_probes_0.source
source[29] <= altsource_probe_top:in_system_sources_probes_0.source
source[30] <= altsource_probe_top:in_system_sources_probes_0.source
source[31] <= altsource_probe_top:in_system_sources_probes_0.source
source[32] <= altsource_probe_top:in_system_sources_probes_0.source
source[33] <= altsource_probe_top:in_system_sources_probes_0.source
source[34] <= altsource_probe_top:in_system_sources_probes_0.source
source[35] <= altsource_probe_top:in_system_sources_probes_0.source
source[36] <= altsource_probe_top:in_system_sources_probes_0.source
source[37] <= altsource_probe_top:in_system_sources_probes_0.source
source[38] <= altsource_probe_top:in_system_sources_probes_0.source
source[39] <= altsource_probe_top:in_system_sources_probes_0.source
source[40] <= altsource_probe_top:in_system_sources_probes_0.source
source[41] <= altsource_probe_top:in_system_sources_probes_0.source
source[42] <= altsource_probe_top:in_system_sources_probes_0.source
source[43] <= altsource_probe_top:in_system_sources_probes_0.source
source[44] <= altsource_probe_top:in_system_sources_probes_0.source
source[45] <= altsource_probe_top:in_system_sources_probes_0.source
source[46] <= altsource_probe_top:in_system_sources_probes_0.source
source[47] <= altsource_probe_top:in_system_sources_probes_0.source
source[48] <= altsource_probe_top:in_system_sources_probes_0.source
source[49] <= altsource_probe_top:in_system_sources_probes_0.source


|deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
probe[14] => probe[14].IN1
probe[15] => probe[15].IN1
probe[16] => probe[16].IN1
probe[17] => probe[17].IN1
probe[18] => probe[18].IN1
probe[19] => probe[19].IN1
probe[20] => probe[20].IN1
probe[21] => probe[21].IN1
probe[22] => probe[22].IN1
probe[23] => probe[23].IN1
probe[24] => probe[24].IN1
probe[25] => probe[25].IN1
probe[26] => probe[26].IN1
probe[27] => probe[27].IN1
probe[28] => probe[28].IN1
probe[29] => probe[29].IN1
probe[30] => probe[30].IN1
probe[31] => probe[31].IN1
probe[32] => probe[32].IN1
probe[33] => probe[33].IN1
probe[34] => probe[34].IN1
probe[35] => probe[35].IN1
probe[36] => probe[36].IN1
probe[37] => probe[37].IN1
probe[38] => probe[38].IN1
probe[39] => probe[39].IN1
probe[40] => probe[40].IN1
probe[41] => probe[41].IN1
probe[42] => probe[42].IN1
probe[43] => probe[43].IN1
probe[44] => probe[44].IN1
probe[45] => probe[45].IN1
probe[46] => probe[46].IN1
probe[47] => probe[47].IN1
probe[48] => probe[48].IN1
probe[49] => probe[49].IN1
source[0] <= altsource_probe:issp_impl.source
source[1] <= altsource_probe:issp_impl.source
source[2] <= altsource_probe:issp_impl.source
source[3] <= altsource_probe:issp_impl.source
source[4] <= altsource_probe:issp_impl.source
source[5] <= altsource_probe:issp_impl.source
source[6] <= altsource_probe:issp_impl.source
source[7] <= altsource_probe:issp_impl.source
source[8] <= altsource_probe:issp_impl.source
source[9] <= altsource_probe:issp_impl.source
source[10] <= altsource_probe:issp_impl.source
source[11] <= altsource_probe:issp_impl.source
source[12] <= altsource_probe:issp_impl.source
source[13] <= altsource_probe:issp_impl.source
source[14] <= altsource_probe:issp_impl.source
source[15] <= altsource_probe:issp_impl.source
source[16] <= altsource_probe:issp_impl.source
source[17] <= altsource_probe:issp_impl.source
source[18] <= altsource_probe:issp_impl.source
source[19] <= altsource_probe:issp_impl.source
source[20] <= altsource_probe:issp_impl.source
source[21] <= altsource_probe:issp_impl.source
source[22] <= altsource_probe:issp_impl.source
source[23] <= altsource_probe:issp_impl.source
source[24] <= altsource_probe:issp_impl.source
source[25] <= altsource_probe:issp_impl.source
source[26] <= altsource_probe:issp_impl.source
source[27] <= altsource_probe:issp_impl.source
source[28] <= altsource_probe:issp_impl.source
source[29] <= altsource_probe:issp_impl.source
source[30] <= altsource_probe:issp_impl.source
source[31] <= altsource_probe:issp_impl.source
source[32] <= altsource_probe:issp_impl.source
source[33] <= altsource_probe:issp_impl.source
source[34] <= altsource_probe:issp_impl.source
source[35] <= altsource_probe:issp_impl.source
source[36] <= altsource_probe:issp_impl.source
source[37] <= altsource_probe:issp_impl.source
source[38] <= altsource_probe:issp_impl.source
source[39] <= altsource_probe:issp_impl.source
source[40] <= altsource_probe:issp_impl.source
source[41] <= altsource_probe:issp_impl.source
source[42] <= altsource_probe:issp_impl.source
source[43] <= altsource_probe:issp_impl.source
source[44] <= altsource_probe:issp_impl.source
source[45] <= altsource_probe:issp_impl.source
source[46] <= altsource_probe:issp_impl.source
source[47] <= altsource_probe:issp_impl.source
source[48] <= altsource_probe:issp_impl.source
source[49] <= altsource_probe:issp_impl.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1


|deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
probe[14] => probe[14].IN1
probe[15] => probe[15].IN1
probe[16] => probe[16].IN1
probe[17] => probe[17].IN1
probe[18] => probe[18].IN1
probe[19] => probe[19].IN1
probe[20] => probe[20].IN1
probe[21] => probe[21].IN1
probe[22] => probe[22].IN1
probe[23] => probe[23].IN1
probe[24] => probe[24].IN1
probe[25] => probe[25].IN1
probe[26] => probe[26].IN1
probe[27] => probe[27].IN1
probe[28] => probe[28].IN1
probe[29] => probe[29].IN1
probe[30] => probe[30].IN1
probe[31] => probe[31].IN1
probe[32] => probe[32].IN1
probe[33] => probe[33].IN1
probe[34] => probe[34].IN1
probe[35] => probe[35].IN1
probe[36] => probe[36].IN1
probe[37] => probe[37].IN1
probe[38] => probe[38].IN1
probe[39] => probe[39].IN1
probe[40] => probe[40].IN1
probe[41] => probe[41].IN1
probe[42] => probe[42].IN1
probe[43] => probe[43].IN1
probe[44] => probe[44].IN1
probe[45] => probe[45].IN1
probe[46] => probe[46].IN1
probe[47] => probe[47].IN1
probe[48] => probe[48].IN1
probe[49] => probe[49].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source[1] <= altsource_probe_body:altsource_probe_body_inst.source
source[2] <= altsource_probe_body:altsource_probe_body_inst.source
source[3] <= altsource_probe_body:altsource_probe_body_inst.source
source[4] <= altsource_probe_body:altsource_probe_body_inst.source
source[5] <= altsource_probe_body:altsource_probe_body_inst.source
source[6] <= altsource_probe_body:altsource_probe_body_inst.source
source[7] <= altsource_probe_body:altsource_probe_body_inst.source
source[8] <= altsource_probe_body:altsource_probe_body_inst.source
source[9] <= altsource_probe_body:altsource_probe_body_inst.source
source[10] <= altsource_probe_body:altsource_probe_body_inst.source
source[11] <= altsource_probe_body:altsource_probe_body_inst.source
source[12] <= altsource_probe_body:altsource_probe_body_inst.source
source[13] <= altsource_probe_body:altsource_probe_body_inst.source
source[14] <= altsource_probe_body:altsource_probe_body_inst.source
source[15] <= altsource_probe_body:altsource_probe_body_inst.source
source[16] <= altsource_probe_body:altsource_probe_body_inst.source
source[17] <= altsource_probe_body:altsource_probe_body_inst.source
source[18] <= altsource_probe_body:altsource_probe_body_inst.source
source[19] <= altsource_probe_body:altsource_probe_body_inst.source
source[20] <= altsource_probe_body:altsource_probe_body_inst.source
source[21] <= altsource_probe_body:altsource_probe_body_inst.source
source[22] <= altsource_probe_body:altsource_probe_body_inst.source
source[23] <= altsource_probe_body:altsource_probe_body_inst.source
source[24] <= altsource_probe_body:altsource_probe_body_inst.source
source[25] <= altsource_probe_body:altsource_probe_body_inst.source
source[26] <= altsource_probe_body:altsource_probe_body_inst.source
source[27] <= altsource_probe_body:altsource_probe_body_inst.source
source[28] <= altsource_probe_body:altsource_probe_body_inst.source
source[29] <= altsource_probe_body:altsource_probe_body_inst.source
source[30] <= altsource_probe_body:altsource_probe_body_inst.source
source[31] <= altsource_probe_body:altsource_probe_body_inst.source
source[32] <= altsource_probe_body:altsource_probe_body_inst.source
source[33] <= altsource_probe_body:altsource_probe_body_inst.source
source[34] <= altsource_probe_body:altsource_probe_body_inst.source
source[35] <= altsource_probe_body:altsource_probe_body_inst.source
source[36] <= altsource_probe_body:altsource_probe_body_inst.source
source[37] <= altsource_probe_body:altsource_probe_body_inst.source
source[38] <= altsource_probe_body:altsource_probe_body_inst.source
source[39] <= altsource_probe_body:altsource_probe_body_inst.source
source[40] <= altsource_probe_body:altsource_probe_body_inst.source
source[41] <= altsource_probe_body:altsource_probe_body_inst.source
source[42] <= altsource_probe_body:altsource_probe_body_inst.source
source[43] <= altsource_probe_body:altsource_probe_body_inst.source
source[44] <= altsource_probe_body:altsource_probe_body_inst.source
source[45] <= altsource_probe_body:altsource_probe_body_inst.source
source[46] <= altsource_probe_body:altsource_probe_body_inst.source
source[47] <= altsource_probe_body:altsource_probe_body_inst.source
source[48] <= altsource_probe_body:altsource_probe_body_inst.source
source[49] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[0]
probe[1] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[1]
probe[2] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[2]
probe[3] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[3]
probe[4] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[4]
probe[5] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[5]
probe[6] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[6]
probe[7] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[7]
probe[8] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[8]
probe[9] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[9]
probe[10] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[10]
probe[11] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[11]
probe[12] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[12]
probe[13] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[13]
probe[14] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[14]
probe[15] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[15]
probe[16] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[16]
probe[17] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[17]
probe[18] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[18]
probe[19] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[19]
probe[20] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[20]
probe[21] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[21]
probe[22] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[22]
probe[23] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[23]
probe[24] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[24]
probe[25] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[25]
probe[26] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[26]
probe[27] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[27]
probe[28] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[28]
probe[29] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[29]
probe[30] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[30]
probe[31] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[31]
probe[32] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[32]
probe[33] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[33]
probe[34] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[34]
probe[35] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[35]
probe[36] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[36]
probe[37] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[37]
probe[38] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[38]
probe[39] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[39]
probe[40] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[40]
probe[41] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[41]
probe[42] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[42]
probe[43] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[43]
probe[44] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[44]
probe[45] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[45]
probe[46] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[46]
probe[47] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[47]
probe[48] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[48]
probe[49] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[49]
source[0] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[0]
source[1] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[1]
source[2] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[2]
source[3] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[3]
source[4] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[4]
source[5] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[5]
source[6] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[6]
source[7] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[7]
source[8] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[8]
source[9] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[9]
source[10] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[10]
source[11] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[11]
source[12] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[12]
source[13] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[13]
source[14] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[14]
source[15] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[15]
source[16] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[16]
source[17] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[17]
source[18] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[18]
source[19] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[19]
source[20] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[20]
source[21] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[21]
source[22] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[22]
source[23] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[23]
source[24] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[24]
source[25] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[25]
source[26] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[26]
source[27] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[27]
source[28] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[28]
source[29] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[29]
source[30] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[30]
source[31] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[31]
source[32] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[32]
source[33] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[33]
source[34] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[34]
source[35] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[35]
source[36] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[36]
source[37] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[37]
source[38] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[38]
source[39] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[39]
source[40] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[40]
source[41] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[41]
source[42] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[42]
source[43] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[43]
source[44] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[44]
source[45] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[45]
source[46] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[46]
source[47] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[47]
source[48] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[48]
source[49] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[49]
source_clk => altsource_probe_impl:equal_width_gen:equal_width_inst.source_clk
source_ena => altsource_probe_impl:equal_width_gen:equal_width_inst.source_ena
raw_tck => altsource_probe_impl:equal_width_gen:equal_width_inst.tck
tdi => altsource_probe_impl:equal_width_gen:equal_width_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:equal_width_gen:equal_width_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:equal_width_gen:equal_width_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:equal_width_gen:equal_width_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:equal_width_gen:equal_width_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:equal_width_gen:equal_width_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:equal_width_gen:equal_width_inst.tdo


|deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
probe[14] => shift_reg.DATAB
probe[15] => shift_reg.DATAB
probe[16] => shift_reg.DATAB
probe[17] => shift_reg.DATAB
probe[18] => shift_reg.DATAB
probe[19] => shift_reg.DATAB
probe[20] => shift_reg.DATAB
probe[21] => shift_reg.DATAB
probe[22] => shift_reg.DATAB
probe[23] => shift_reg.DATAB
probe[24] => shift_reg.DATAB
probe[25] => shift_reg.DATAB
probe[26] => shift_reg.DATAB
probe[27] => shift_reg.DATAB
probe[28] => shift_reg.DATAB
probe[29] => shift_reg.DATAB
probe[30] => shift_reg.DATAB
probe[31] => shift_reg.DATAB
probe[32] => shift_reg.DATAB
probe[33] => shift_reg.DATAB
probe[34] => shift_reg.DATAB
probe[35] => shift_reg.DATAB
probe[36] => shift_reg.DATAB
probe[37] => shift_reg.DATAB
probe[38] => shift_reg.DATAB
probe[39] => shift_reg.DATAB
probe[40] => shift_reg.DATAB
probe[41] => shift_reg.DATAB
probe[42] => shift_reg.DATAB
probe[43] => shift_reg.DATAB
probe[44] => shift_reg.DATAB
probe[45] => shift_reg.DATAB
probe[46] => shift_reg.DATAB
probe[47] => shift_reg.DATAB
probe[48] => shift_reg.DATAB
probe[49] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source[1] <= hold_m_out[1].DB_MAX_OUTPUT_PORT_TYPE
source[2] <= hold_m_out[2].DB_MAX_OUTPUT_PORT_TYPE
source[3] <= hold_m_out[3].DB_MAX_OUTPUT_PORT_TYPE
source[4] <= hold_m_out[4].DB_MAX_OUTPUT_PORT_TYPE
source[5] <= hold_m_out[5].DB_MAX_OUTPUT_PORT_TYPE
source[6] <= hold_m_out[6].DB_MAX_OUTPUT_PORT_TYPE
source[7] <= hold_m_out[7].DB_MAX_OUTPUT_PORT_TYPE
source[8] <= hold_m_out[8].DB_MAX_OUTPUT_PORT_TYPE
source[9] <= hold_m_out[9].DB_MAX_OUTPUT_PORT_TYPE
source[10] <= hold_m_out[10].DB_MAX_OUTPUT_PORT_TYPE
source[11] <= hold_m_out[11].DB_MAX_OUTPUT_PORT_TYPE
source[12] <= hold_m_out[12].DB_MAX_OUTPUT_PORT_TYPE
source[13] <= hold_m_out[13].DB_MAX_OUTPUT_PORT_TYPE
source[14] <= hold_m_out[14].DB_MAX_OUTPUT_PORT_TYPE
source[15] <= hold_m_out[15].DB_MAX_OUTPUT_PORT_TYPE
source[16] <= hold_m_out[16].DB_MAX_OUTPUT_PORT_TYPE
source[17] <= hold_m_out[17].DB_MAX_OUTPUT_PORT_TYPE
source[18] <= hold_m_out[18].DB_MAX_OUTPUT_PORT_TYPE
source[19] <= hold_m_out[19].DB_MAX_OUTPUT_PORT_TYPE
source[20] <= hold_m_out[20].DB_MAX_OUTPUT_PORT_TYPE
source[21] <= hold_m_out[21].DB_MAX_OUTPUT_PORT_TYPE
source[22] <= hold_m_out[22].DB_MAX_OUTPUT_PORT_TYPE
source[23] <= hold_m_out[23].DB_MAX_OUTPUT_PORT_TYPE
source[24] <= hold_m_out[24].DB_MAX_OUTPUT_PORT_TYPE
source[25] <= hold_m_out[25].DB_MAX_OUTPUT_PORT_TYPE
source[26] <= hold_m_out[26].DB_MAX_OUTPUT_PORT_TYPE
source[27] <= hold_m_out[27].DB_MAX_OUTPUT_PORT_TYPE
source[28] <= hold_m_out[28].DB_MAX_OUTPUT_PORT_TYPE
source[29] <= hold_m_out[29].DB_MAX_OUTPUT_PORT_TYPE
source[30] <= hold_m_out[30].DB_MAX_OUTPUT_PORT_TYPE
source[31] <= hold_m_out[31].DB_MAX_OUTPUT_PORT_TYPE
source[32] <= hold_m_out[32].DB_MAX_OUTPUT_PORT_TYPE
source[33] <= hold_m_out[33].DB_MAX_OUTPUT_PORT_TYPE
source[34] <= hold_m_out[34].DB_MAX_OUTPUT_PORT_TYPE
source[35] <= hold_m_out[35].DB_MAX_OUTPUT_PORT_TYPE
source[36] <= hold_m_out[36].DB_MAX_OUTPUT_PORT_TYPE
source[37] <= hold_m_out[37].DB_MAX_OUTPUT_PORT_TYPE
source[38] <= hold_m_out[38].DB_MAX_OUTPUT_PORT_TYPE
source[39] <= hold_m_out[39].DB_MAX_OUTPUT_PORT_TYPE
source[40] <= hold_m_out[40].DB_MAX_OUTPUT_PORT_TYPE
source[41] <= hold_m_out[41].DB_MAX_OUTPUT_PORT_TYPE
source[42] <= hold_m_out[42].DB_MAX_OUTPUT_PORT_TYPE
source[43] <= hold_m_out[43].DB_MAX_OUTPUT_PORT_TYPE
source[44] <= hold_m_out[44].DB_MAX_OUTPUT_PORT_TYPE
source[45] <= hold_m_out[45].DB_MAX_OUTPUT_PORT_TYPE
source[46] <= hold_m_out[46].DB_MAX_OUTPUT_PORT_TYPE
source[47] <= hold_m_out[47].DB_MAX_OUTPUT_PORT_TYPE
source[48] <= hold_m_out[48].DB_MAX_OUTPUT_PORT_TYPE
source[49] <= hold_m_out[49].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => shift_reg[14].ACLR
reset => shift_reg[15].ACLR
reset => shift_reg[16].ACLR
reset => shift_reg[17].ACLR
reset => shift_reg[18].ACLR
reset => shift_reg[19].ACLR
reset => shift_reg[20].ACLR
reset => shift_reg[21].ACLR
reset => shift_reg[22].ACLR
reset => shift_reg[23].ACLR
reset => shift_reg[24].ACLR
reset => shift_reg[25].ACLR
reset => shift_reg[26].ACLR
reset => shift_reg[27].ACLR
reset => shift_reg[28].ACLR
reset => shift_reg[29].ACLR
reset => shift_reg[30].ACLR
reset => shift_reg[31].ACLR
reset => shift_reg[32].ACLR
reset => shift_reg[33].ACLR
reset => shift_reg[34].ACLR
reset => shift_reg[35].ACLR
reset => shift_reg[36].ACLR
reset => shift_reg[37].ACLR
reset => shift_reg[38].ACLR
reset => shift_reg[39].ACLR
reset => shift_reg[40].ACLR
reset => shift_reg[41].ACLR
reset => shift_reg[42].ACLR
reset => shift_reg[43].ACLR
reset => shift_reg[44].ACLR
reset => shift_reg[45].ACLR
reset => shift_reg[46].ACLR
reset => shift_reg[47].ACLR
reset => shift_reg[48].ACLR
reset => shift_reg[49].ACLR
reset => hold_reg[0].ENA
reset => hold_reg[49].ENA
reset => hold_reg[48].ENA
reset => hold_reg[47].ENA
reset => hold_reg[46].ENA
reset => hold_reg[45].ENA
reset => hold_reg[44].ENA
reset => hold_reg[43].ENA
reset => hold_reg[42].ENA
reset => hold_reg[41].ENA
reset => hold_reg[40].ENA
reset => hold_reg[39].ENA
reset => hold_reg[38].ENA
reset => hold_reg[37].ENA
reset => hold_reg[36].ENA
reset => hold_reg[35].ENA
reset => hold_reg[34].ENA
reset => hold_reg[33].ENA
reset => hold_reg[32].ENA
reset => hold_reg[31].ENA
reset => hold_reg[30].ENA
reset => hold_reg[29].ENA
reset => hold_reg[28].ENA
reset => hold_reg[27].ENA
reset => hold_reg[26].ENA
reset => hold_reg[25].ENA
reset => hold_reg[24].ENA
reset => hold_reg[23].ENA
reset => hold_reg[22].ENA
reset => hold_reg[21].ENA
reset => hold_reg[20].ENA
reset => hold_reg[19].ENA
reset => hold_reg[18].ENA
reset => hold_reg[17].ENA
reset => hold_reg[16].ENA
reset => hold_reg[15].ENA
reset => hold_reg[14].ENA
reset => hold_reg[13].ENA
reset => hold_reg[12].ENA
reset => hold_reg[11].ENA
reset => hold_reg[10].ENA
reset => hold_reg[9].ENA
reset => hold_reg[8].ENA
reset => hold_reg[7].ENA
reset => hold_reg[6].ENA
reset => hold_reg[5].ENA
reset => hold_reg[4].ENA
reset => hold_reg[3].ENA
reset => hold_reg[2].ENA
reset => hold_reg[1].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => hold_reg[1].CLK
tck => hold_reg[2].CLK
tck => hold_reg[3].CLK
tck => hold_reg[4].CLK
tck => hold_reg[5].CLK
tck => hold_reg[6].CLK
tck => hold_reg[7].CLK
tck => hold_reg[8].CLK
tck => hold_reg[9].CLK
tck => hold_reg[10].CLK
tck => hold_reg[11].CLK
tck => hold_reg[12].CLK
tck => hold_reg[13].CLK
tck => hold_reg[14].CLK
tck => hold_reg[15].CLK
tck => hold_reg[16].CLK
tck => hold_reg[17].CLK
tck => hold_reg[18].CLK
tck => hold_reg[19].CLK
tck => hold_reg[20].CLK
tck => hold_reg[21].CLK
tck => hold_reg[22].CLK
tck => hold_reg[23].CLK
tck => hold_reg[24].CLK
tck => hold_reg[25].CLK
tck => hold_reg[26].CLK
tck => hold_reg[27].CLK
tck => hold_reg[28].CLK
tck => hold_reg[29].CLK
tck => hold_reg[30].CLK
tck => hold_reg[31].CLK
tck => hold_reg[32].CLK
tck => hold_reg[33].CLK
tck => hold_reg[34].CLK
tck => hold_reg[35].CLK
tck => hold_reg[36].CLK
tck => hold_reg[37].CLK
tck => hold_reg[38].CLK
tck => hold_reg[39].CLK
tck => hold_reg[40].CLK
tck => hold_reg[41].CLK
tck => hold_reg[42].CLK
tck => hold_reg[43].CLK
tck => hold_reg[44].CLK
tck => hold_reg[45].CLK
tck => hold_reg[46].CLK
tck => hold_reg[47].CLK
tck => hold_reg[48].CLK
tck => hold_reg[49].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tck => shift_reg[14].CLK
tck => shift_reg[15].CLK
tck => shift_reg[16].CLK
tck => shift_reg[17].CLK
tck => shift_reg[18].CLK
tck => shift_reg[19].CLK
tck => shift_reg[20].CLK
tck => shift_reg[21].CLK
tck => shift_reg[22].CLK
tck => shift_reg[23].CLK
tck => shift_reg[24].CLK
tck => shift_reg[25].CLK
tck => shift_reg[26].CLK
tck => shift_reg[27].CLK
tck => shift_reg[28].CLK
tck => shift_reg[29].CLK
tck => shift_reg[30].CLK
tck => shift_reg[31].CLK
tck => shift_reg[32].CLK
tck => shift_reg[33].CLK
tck => shift_reg[34].CLK
tck => shift_reg[35].CLK
tck => shift_reg[36].CLK
tck => shift_reg[37].CLK
tck => shift_reg[38].CLK
tck => shift_reg[39].CLK
tck => shift_reg[40].CLK
tck => shift_reg[41].CLK
tck => shift_reg[42].CLK
tck => shift_reg[43].CLK
tck => shift_reg[44].CLK
tck => shift_reg[45].CLK
tck => shift_reg[46].CLK
tck => shift_reg[47].CLK
tck => shift_reg[48].CLK
tck => shift_reg[49].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|key_emulator:key_emulator_inst
source[0] <= altsource_probe_top:in_system_sources_probes_0.source
source[1] <= altsource_probe_top:in_system_sources_probes_0.source
source[2] <= altsource_probe_top:in_system_sources_probes_0.source
source[3] <= altsource_probe_top:in_system_sources_probes_0.source


|deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0
probe[0] => probe[0].IN1
probe[-1] => probe[-1].IN1
source[0] <= altsource_probe:issp_impl.source
source[1] <= altsource_probe:issp_impl.source
source[2] <= altsource_probe:issp_impl.source
source[3] <= altsource_probe:issp_impl.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1


|deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
probe[0] => probe[0].IN1
probe[-1] => ~NO_FANOUT~
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source[1] <= altsource_probe_body:altsource_probe_body_inst.source
source[2] <= altsource_probe_body:altsource_probe_body_inst.source
source[3] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_source_gen:wider_source_inst.probe[0]
source[0] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[0]
source[1] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[1]
source[2] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[2]
source[3] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[3]
source_clk => altsource_probe_impl:wider_source_gen:wider_source_inst.source_clk
source_ena => altsource_probe_impl:wider_source_gen:wider_source_inst.source_ena
raw_tck => altsource_probe_impl:wider_source_gen:wider_source_inst.tck
tdi => altsource_probe_impl:wider_source_gen:wider_source_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_source_gen:wider_source_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_source_gen:wider_source_inst.tdo


|deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
probe[0] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source[1] <= hold_m_out[1].DB_MAX_OUTPUT_PORT_TYPE
source[2] <= hold_m_out[2].DB_MAX_OUTPUT_PORT_TYPE
source[3] <= hold_m_out[3].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => hold_reg[0].ENA
reset => hold_reg[3].ENA
reset => hold_reg[2].ENA
reset => hold_reg[1].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => hold_reg[1].CLK
tck => hold_reg[2].CLK
tck => hold_reg[3].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|KeyCCT:k0
clk => delay[0].CLK
clk => z1.CLK
key => z1.DATAIN
key => sig_and.IN1
key_out <= key_out.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|KeyCCT:k1
clk => delay[0].CLK
clk => z1.CLK
key => z1.DATAIN
key => sig_and.IN1
key_out <= key_out.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|KeyCCT:k2
clk => delay[0].CLK
clk => z1.CLK
key => z1.DATAIN
key => sig_and.IN1
key_out <= key_out.DB_MAX_OUTPUT_PORT_TYPE


|deliverable2|KeyCCT:k3
clk => delay[0].CLK
clk => z1.CLK
key => z1.DATAIN
key => sig_and.IN1
key_out <= key_out.DB_MAX_OUTPUT_PORT_TYPE


