Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Aug 24 08:39:16 2021
| Host         : camilo-Aspire-E5-575G running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file nexys4ddr_control_sets.rpt
| Design       : nexys4ddr
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    86 |
|    Minimum number of control sets                        |    86 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   225 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    86 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             195 |           98 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             422 |          147 |
| Yes          | No                    | No                     |             524 |          185 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             682 |          235 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                     Enable Signal                    |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|  BloquePWM/DivisorF/clkout                                  | BloquePWM/MaquinaEstadosPWM1/ENABLE                  |                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | serial_tx_i_2_n_0                                    | serial_tx_i_1_n_0                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | picorv32/instr_lui0                                  | picorv32/instr_jalr_i_1_n_0                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              |                                                      | mp3_storage                                                         |                1 |              1 |         1.00 |
|  bloqueultrasonido/maquinadeestados0/divisorfrecme0/CLKOUT2 |                                                      |                                                                     |                1 |              2 |         2.00 |
|  bloqueultrasonido/ultrasonido0/divisorfrec0/CLK            |                                                      |                                                                     |                2 |              2 |         1.00 |
|  bloqueultrasonido/ultrasonido0/divisorfrecgen0/CLKOUT1     |                                                      |                                                                     |                1 |              2 |         2.00 |
|  test_cam/clk25_24/CLK_OUT1                                 |                                                      |                                                                     |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                              | uart_rx_fifo_rdport_re                               | int_rst                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | uart_tx_fifo_syncfifo_re                             | int_rst                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                      | picorv32/mem_addr_reg[2]_1[0]                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_timeout_counter[3]_i_2_n_0             | picorv32/pcpi_mul/SS[0]                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | uart_rx_fifo_wrport_we__0                            | int_rst                                                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                              | rx_tick                                              | p_6_in                                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                      | picorv32/pcpi_mul/instr_mulhu_i_1_n_0                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | tx_tick                                              | serial_tx0_out                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/uart_tx_fifo_wrport_we__0                   | int_rst                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_wstrb_reg[2]_0[0]                       | int_rst                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                      | picorv32/pcpi_div/instr_rem_i_1_n_0                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0         | picorv32/instr_timer_i_1_n_0                                        |                2 |              4 |         2.00 |
|  BloquePWM/DivisorF/clkout                                  |                                                      |                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_mul/instr_jal_reg                      | picorv32/pcpi_mul/mem_do_prefetch_reg                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0         | picorv32/instr_lhu_i_1_n_0                                          |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | picorv32/instr_lui0                                  | picorv32/decoded_rs1__0[4]                                          |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | uart_rx_fifo_level0[4]_i_1_n_0                       | int_rst                                                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | picorv32/uart_tx_fifo_readable_reg[0]                | int_rst                                                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | picorv32/latched_rd[5]_i_1_n_0                       |                                                                     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                              |                                                      | picorv32/mem_addr_reg[13]_0[0]                                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                              | tx_data1_in0                                         |                                                                     |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                              |                                                      | picorv32/mem_addr_reg[11]_1                                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                              | uart_tx_fifo_syncfifo_re                             |                                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                      | picorv32/mem_addr_reg[13]_1                                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | modulo_ir/reg_distancia[7]_i_1_n_0                   |                                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | rx_data_rs232phyrx_next_value_ce1                    |                                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | uart_rx_fifo_rdport_re                               |                                                                     |                2 |              8 |         4.00 |
|  test_cam/clk25_24/CLK_OUT1                                 |                                                      | test_cam/VGA640x480/countX[8]_i_1_n_0                               |                3 |              8 |         2.67 |
|  bloqueultrasonido/ultrasonido0/divisorfrecd0/CLKOUTD       | bloqueultrasonido/ultrasonido0/divisor0/DONE_i_1_n_0 | bloqueultrasonido/maquinadeestados0/meultrasonido0/reset            |                2 |              8 |         4.00 |
|  bloqueultrasonido/ultrasonido0/divisorfrecd0/CLKOUTD       | bloqueultrasonido/ultrasonido0/contador0/calculate   | bloqueultrasonido/maquinadeestados0/meultrasonido0/reset            |                2 |              8 |         4.00 |
|  bloqueultrasonido/ultrasonido0/divisorfrec0/CLK            | us_echo_IBUF                                         | bloqueultrasonido/maquinadeestados0/meultrasonido0/reset            |                2 |              8 |         4.00 |
|  test_cam/clk25_24/CLK_OUT1                                 | test_cam/VGA640x480/sel                              | int_rst                                                             |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                              |                                                      | bloqueultrasonido/ultrasonido0/divisorfrecgen0/CLKOUT1_1            |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                              |                                                      | picorv32/SR[0]                                                      |                3 |             10 |         3.33 |
|  BloquePWM/DivisorF/clkout                                  |                                                      | BloquePWM/pwm1/contador[10]_i_1_n_0                                 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                              | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0         | picorv32/decoded_imm[30]_i_1_n_0                                    |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                                              |                                                      | bloqueultrasonido/maquinadeestados0/divisorfrecme0/CLKOUT2_0        |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                              |                                                      | bloqueultrasonido/ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0 |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG                                              |                                                      | bloqueultrasonido/ultrasonido0/divisorfrec0/CLKOUT                  |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                              |                                                      | BloquePWM/DivisorF/clkout_0                                         |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                              | uart_rx_fifo_wrport_we__0                            |                                                                     |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                              | picorv32/uart_tx_fifo_wrport_we__0                   |                                                                     |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_xfer                                    | picorv32/mem_rdata_q[24]_i_1_n_0                                    |               10 |             18 |         1.80 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[11]_0[0]                       | int_rst                                                             |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG                                              | picorv32/count_reg_14_sn_1                           | picorv32/mem_valid_reg_0                                            |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0         | picorv32/mem_state2                                                 |                8 |             22 |         2.75 |
|  clk_IBUF_BUFG                                              |                                                      | modulo_ir/cont_ancho[7]_i_1_n_0                                     |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_div/divisor                            | picorv32/pcpi_div/divisor[30]_i_1_n_0                               |               10 |             31 |         3.10 |
|  clk_IBUF_BUFG                                              |                                                      | picorv32/mem_addr_reg[13]_2[0]                                      |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                              | picorv32/E[0]                                        | int_rst                                                             |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_div/quotient                           | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0                          |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                              | picorv32/irq_mask                                    | picorv32/mem_state2                                                 |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                              | picorv32/reg_op2[31]_i_1_n_0                         |                                                                     |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_div/quotient_msk                       | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0                          |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                              |                                                      | p_6_in                                                              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_wdata[31]_i_1_n_0                       |                                                                     |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                                              | picorv32/timer                                       | picorv32/mem_state2                                                 |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                              |                                                      | picorv32/mem_addr_reg[12]_0                                         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                              | bus_errors                                           | int_rst                                                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              | timer_update_value_re                                | int_rst                                                             |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                              |                                                      | serial_tx0_out                                                      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_div/dividend                           |                                                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_mul/pcpi_wr0                           |                                                                     |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[2]_2[0]                        | int_rst                                                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_div/divisor                            |                                                                     |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                              | picorv32/mem_wstrb_reg[2]_1[0]                       | int_rst                                                             |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                              | picorv32/reg_op1[31]_i_1_n_0                         |                                                                     |               27 |             32 |         1.19 |
|  clk_IBUF_BUFG                                              | picorv32/instr_lui0                                  |                                                                     |                9 |             34 |         3.78 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr[31]_i_1_n_0                        |                                                                     |               26 |             34 |         1.31 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_mul/reset_storage_reg[0]               | picorv32/pcpi_mul/mul_counter[6]                                    |               18 |             47 |         2.61 |
|  clk_IBUF_BUFG                                              | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0         |                                                                     |               18 |             52 |         2.89 |
|  clk_IBUF_BUFG                                              | picorv32/reg_pc                                      | picorv32/mem_state2                                                 |               24 |             64 |         2.67 |
|  clk_IBUF_BUFG                                              | picorv32/irq_delay                                   | picorv32/mem_state2                                                 |               17 |             65 |         3.82 |
|  clk_IBUF_BUFG                                              |                                                      | int_rst                                                             |               35 |             70 |         2.00 |
|  clk_IBUF_BUFG                                              |                                                      | picorv32/mem_state2                                                 |               27 |             81 |         3.00 |
|  clk_IBUF_BUFG                                              | picorv32/p_0_in__0                                   |                                                                     |               22 |             88 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_mul/reset_storage_reg[0]               |                                                                     |               40 |            166 |         4.15 |
|  clk_IBUF_BUFG                                              |                                                      |                                                                     |               91 |            182 |         2.00 |
+-------------------------------------------------------------+------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+


